
06_Heap_653.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073d4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08007574  08007574  00008574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076bc  080076bc  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080076bc  080076bc  00009010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080076bc  080076bc  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076bc  080076bc  000086bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076c0  080076c0  000086c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080076c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009010  2**0
                  CONTENTS
 10 .bss          0000912c  20000010  20000010  00009010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000913c  2000913c  00009010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 13 .debug_info   000163a0  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000329f  00000000  00000000  0001f3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001200  00000000  00000000  00022680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dcc  00000000  00000000  00023880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002442e  00000000  00000000  0002464c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000177cc  00000000  00000000  00048a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e145c  00000000  00000000  00060246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001416a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000494c  00000000  00000000  001416e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b3  00000000  00000000  00146034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800755c 	.word	0x0800755c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	0800755c 	.word	0x0800755c

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20007ac4 	.word	0x20007ac4

08000274 <BlinkTaskOff>:
  * @retval int
  */


void BlinkTaskOff(void *pvParameters)
  {
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
    (void)pvParameters;

    for(;;)
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	2120      	movs	r1, #32
 8000280:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000284:	f000 ffae 	bl	80011e4 <HAL_GPIO_WritePin>
 8000288:	e7f8      	b.n	800027c <BlinkTaskOff+0x8>

0800028a <BlinkTaskOn>:
    }
  }
  void BlinkTaskOn(void *pvParameters)
  {
 800028a:	b580      	push	{r7, lr}
 800028c:	b082      	sub	sp, #8
 800028e:	af00      	add	r7, sp, #0
 8000290:	6078      	str	r0, [r7, #4]

    (void)pvParameters;

    for(;;)
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000292:	2201      	movs	r2, #1
 8000294:	2120      	movs	r1, #32
 8000296:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800029a:	f000 ffa3 	bl	80011e4 <HAL_GPIO_WritePin>
 800029e:	e7f8      	b.n	8000292 <BlinkTaskOn+0x8>

080002a0 <main>:

    }
  }
  
int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a6:	f000 fa97 	bl	80007d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002aa:	f000 f835 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ae:	f000 f901 	bl	80004b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80002b2:	f000 f8e1 	bl	8000478 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80002b6:	f000 f8af 	bl	8000418 <MX_USART3_UART_Init>
  MX_CRC_Init();
 80002ba:	f000 f88b 	bl	80003d4 <MX_CRC_Init>
  SEGGER_SYSVIEW_Conf();
 80002be:	f006 ffd7 	bl	8007270 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 80002c2:	f006 f95d 	bl	8006580 <SEGGER_SYSVIEW_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  DWT->CTRL |= (1 << 0);
 80002c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <main+0x64>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000304 <main+0x64>)
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	6013      	str	r3, [r2, #0]
  xTaskCreate(BlinkTaskOff, "BlinkOff", 128, NULL, 1, NULL);
 80002d2:	2300      	movs	r3, #0
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2300      	movs	r3, #0
 80002dc:	2280      	movs	r2, #128	@ 0x80
 80002de:	490a      	ldr	r1, [pc, #40]	@ (8000308 <main+0x68>)
 80002e0:	480a      	ldr	r0, [pc, #40]	@ (800030c <main+0x6c>)
 80002e2:	f003 fc12 	bl	8003b0a <xTaskCreate>
  xTaskCreate(BlinkTaskOn, "BlinkOn", 128, NULL, 1, NULL);
 80002e6:	2300      	movs	r3, #0
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	2300      	movs	r3, #0
 80002f0:	2280      	movs	r2, #128	@ 0x80
 80002f2:	4907      	ldr	r1, [pc, #28]	@ (8000310 <main+0x70>)
 80002f4:	4807      	ldr	r0, [pc, #28]	@ (8000314 <main+0x74>)
 80002f6:	f003 fc08 	bl	8003b0a <xTaskCreate>

  

  vTaskStartScheduler();
 80002fa:	f003 fdbf 	bl	8003e7c <vTaskStartScheduler>
  while (1)
 80002fe:	bf00      	nop
 8000300:	e7fd      	b.n	80002fe <main+0x5e>
 8000302:	bf00      	nop
 8000304:	e0001000 	.word	0xe0001000
 8000308:	08007574 	.word	0x08007574
 800030c:	08000275 	.word	0x08000275
 8000310:	08007580 	.word	0x08007580
 8000314:	0800028b 	.word	0x0800028b

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b0a6      	sub	sp, #152	@ 0x98
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000322:	2228      	movs	r2, #40	@ 0x28
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f007 f8dd 	bl	80074e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	2258      	movs	r2, #88	@ 0x58
 8000340:	2100      	movs	r1, #0
 8000342:	4618      	mov	r0, r3
 8000344:	f007 f8cf 	bl	80074e6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000348:	2302      	movs	r3, #2
 800034a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800034c:	2301      	movs	r3, #1
 800034e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000350:	2310      	movs	r3, #16
 8000352:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000356:	2302      	movs	r3, #2
 8000358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800035c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000360:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000364:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000368:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800036c:	2300      	movs	r3, #0
 800036e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000372:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000376:	4618      	mov	r0, r3
 8000378:	f000 ff4c 	bl	8001214 <HAL_RCC_OscConfig>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000382:	f000 f90f 	bl	80005a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000386:	230f      	movs	r3, #15
 8000388:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038a:	2302      	movs	r3, #2
 800038c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800038e:	2300      	movs	r3, #0
 8000390:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000392:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000396:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800039c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003a0:	2101      	movs	r1, #1
 80003a2:	4618      	mov	r0, r3
 80003a4:	f001 ff5a 	bl	800225c <HAL_RCC_ClockConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003ae:	f000 f8f9 	bl	80005a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80003b2:	2304      	movs	r3, #4
 80003b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ba:	1d3b      	adds	r3, r7, #4
 80003bc:	4618      	mov	r0, r3
 80003be:	f002 f95f 	bl	8002680 <HAL_RCCEx_PeriphCLKConfig>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80003c8:	f000 f8ec 	bl	80005a4 <Error_Handler>
  }
}
 80003cc:	bf00      	nop
 80003ce:	3798      	adds	r7, #152	@ 0x98
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}

080003d4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80003d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <MX_CRC_Init+0x40>)
 80003dc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80003e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80003ea:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80003f0:	4b07      	ldr	r3, [pc, #28]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80003f6:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003f8:	2201      	movs	r2, #1
 80003fa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80003fc:	4804      	ldr	r0, [pc, #16]	@ (8000410 <MX_CRC_Init+0x3c>)
 80003fe:	f000 fb4f 	bl	8000aa0 <HAL_CRC_Init>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000408:	f000 f8cc 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	2000002c 	.word	0x2000002c
 8000414:	40023000 	.word	0x40023000

08000418 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800041c:	4b14      	ldr	r3, [pc, #80]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 800041e:	4a15      	ldr	r2, [pc, #84]	@ (8000474 <MX_USART3_UART_Init+0x5c>)
 8000420:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000422:	4b13      	ldr	r3, [pc, #76]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000424:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000428:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800042a:	4b11      	ldr	r3, [pc, #68]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000430:	4b0f      	ldr	r3, [pc, #60]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000436:	4b0e      	ldr	r3, [pc, #56]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800043c:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 800043e:	220c      	movs	r2, #12
 8000440:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000442:	4b0b      	ldr	r3, [pc, #44]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000444:	2200      	movs	r2, #0
 8000446:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 800044a:	2200      	movs	r2, #0
 800044c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800044e:	4b08      	ldr	r3, [pc, #32]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000450:	2200      	movs	r2, #0
 8000452:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000454:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 8000456:	2200      	movs	r2, #0
 8000458:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800045a:	4805      	ldr	r0, [pc, #20]	@ (8000470 <MX_USART3_UART_Init+0x58>)
 800045c:	f002 fb2c 	bl	8002ab8 <HAL_UART_Init>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000466:	f000 f89d 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800046a:	bf00      	nop
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	20000050 	.word	0x20000050
 8000474:	40004800 	.word	0x40004800

08000478 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800047e:	4b0c      	ldr	r3, [pc, #48]	@ (80004b0 <MX_DMA_Init+0x38>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	4a0b      	ldr	r2, [pc, #44]	@ (80004b0 <MX_DMA_Init+0x38>)
 8000484:	f043 0301 	orr.w	r3, r3, #1
 8000488:	6153      	str	r3, [r2, #20]
 800048a:	4b09      	ldr	r3, [pc, #36]	@ (80004b0 <MX_DMA_Init+0x38>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	f003 0301 	and.w	r3, r3, #1
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000496:	2200      	movs	r2, #0
 8000498:	2100      	movs	r1, #0
 800049a:	200c      	movs	r0, #12
 800049c:	f000 fac9 	bl	8000a32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80004a0:	200c      	movs	r0, #12
 80004a2:	f000 fae2 	bl	8000a6a <HAL_NVIC_EnableIRQ>

}
 80004a6:	bf00      	nop
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000

080004b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08a      	sub	sp, #40	@ 0x28
 80004b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ba:	f107 0314 	add.w	r3, r7, #20
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]
 80004c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ca:	4b34      	ldr	r3, [pc, #208]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	4a33      	ldr	r2, [pc, #204]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004d4:	6153      	str	r3, [r2, #20]
 80004d6:	4b31      	ldr	r3, [pc, #196]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80004de:	613b      	str	r3, [r7, #16]
 80004e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004e2:	4b2e      	ldr	r3, [pc, #184]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	4a2d      	ldr	r2, [pc, #180]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004ec:	6153      	str	r3, [r2, #20]
 80004ee:	4b2b      	ldr	r3, [pc, #172]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004f6:	60fb      	str	r3, [r7, #12]
 80004f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b28      	ldr	r3, [pc, #160]	@ (800059c <MX_GPIO_Init+0xe8>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	4a27      	ldr	r2, [pc, #156]	@ (800059c <MX_GPIO_Init+0xe8>)
 8000500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000504:	6153      	str	r3, [r2, #20]
 8000506:	4b25      	ldr	r3, [pc, #148]	@ (800059c <MX_GPIO_Init+0xe8>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800050e:	60bb      	str	r3, [r7, #8]
 8000510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b22      	ldr	r3, [pc, #136]	@ (800059c <MX_GPIO_Init+0xe8>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	4a21      	ldr	r2, [pc, #132]	@ (800059c <MX_GPIO_Init+0xe8>)
 8000518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800051c:	6153      	str	r3, [r2, #20]
 800051e:	4b1f      	ldr	r3, [pc, #124]	@ (800059c <MX_GPIO_Init+0xe8>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000526:	607b      	str	r3, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	2120      	movs	r1, #32
 800052e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000532:	f000 fe57 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000536:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800053a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800053c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000540:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000542:	2300      	movs	r3, #0
 8000544:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000546:	f107 0314 	add.w	r3, r7, #20
 800054a:	4619      	mov	r1, r3
 800054c:	4814      	ldr	r0, [pc, #80]	@ (80005a0 <MX_GPIO_Init+0xec>)
 800054e:	f000 fcbf 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000552:	230c      	movs	r3, #12
 8000554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000556:	2302      	movs	r3, #2
 8000558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055a:	2300      	movs	r3, #0
 800055c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055e:	2300      	movs	r3, #0
 8000560:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000562:	2307      	movs	r3, #7
 8000564:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4619      	mov	r1, r3
 800056c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000570:	f000 fcae 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000574:	2320      	movs	r3, #32
 8000576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000578:	2301      	movs	r3, #1
 800057a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000580:	2300      	movs	r3, #0
 8000582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000584:	f107 0314 	add.w	r3, r7, #20
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f000 fc9f 	bl	8000ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000592:	bf00      	nop
 8000594:	3728      	adds	r7, #40	@ 0x28
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40021000 	.word	0x40021000
 80005a0:	48000800 	.word	0x48000800

080005a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a8:	b672      	cpsid	i
}
 80005aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <Error_Handler+0x8>

080005b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b6:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <HAL_MspInit+0x44>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	@ (80005f4 <HAL_MspInit+0x44>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	6193      	str	r3, [r2, #24]
 80005c2:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <HAL_MspInit+0x44>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <HAL_MspInit+0x44>)
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	4a08      	ldr	r2, [pc, #32]	@ (80005f4 <HAL_MspInit+0x44>)
 80005d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d8:	61d3      	str	r3, [r2, #28]
 80005da:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <HAL_MspInit+0x44>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80005e6:	2007      	movs	r0, #7
 80005e8:	f000 fa18 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000

080005f8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a0a      	ldr	r2, [pc, #40]	@ (8000630 <HAL_CRC_MspInit+0x38>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d10b      	bne.n	8000622 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <HAL_CRC_MspInit+0x3c>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <HAL_CRC_MspInit+0x3c>)
 8000610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000614:	6153      	str	r3, [r2, #20]
 8000616:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <HAL_CRC_MspInit+0x3c>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000622:	bf00      	nop
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	40023000 	.word	0x40023000
 8000634:	40021000 	.word	0x40021000

08000638 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08a      	sub	sp, #40	@ 0x28
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a2a      	ldr	r2, [pc, #168]	@ (8000700 <HAL_UART_MspInit+0xc8>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d14e      	bne.n	80006f8 <HAL_UART_MspInit+0xc0>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800065a:	4b2a      	ldr	r3, [pc, #168]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a29      	ldr	r2, [pc, #164]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 8000660:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b27      	ldr	r3, [pc, #156]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a23      	ldr	r2, [pc, #140]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 8000678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800067c:	6153      	str	r3, [r2, #20]
 800067e:	4b21      	ldr	r3, [pc, #132]	@ (8000704 <HAL_UART_MspInit+0xcc>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800068a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000698:	2303      	movs	r3, #3
 800069a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800069c:	2307      	movs	r3, #7
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	4818      	ldr	r0, [pc, #96]	@ (8000708 <HAL_UART_MspInit+0xd0>)
 80006a8:	f000 fc12 	bl	8000ed0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80006ac:	4b17      	ldr	r3, [pc, #92]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006ae:	4a18      	ldr	r2, [pc, #96]	@ (8000710 <HAL_UART_MspInit+0xd8>)
 80006b0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006b2:	4b16      	ldr	r3, [pc, #88]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006b4:	2210      	movs	r2, #16
 80006b6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80006be:	4b13      	ldr	r3, [pc, #76]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006c0:	2280      	movs	r2, #128	@ 0x80
 80006c2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 80006d0:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006d2:	2220      	movs	r2, #32
 80006d4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80006d6:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006d8:	2200      	movs	r2, #0
 80006da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80006dc:	480b      	ldr	r0, [pc, #44]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006de:	f000 fad1 	bl	8000c84 <HAL_DMA_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 80006e8:	f7ff ff5c 	bl	80005a4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a07      	ldr	r2, [pc, #28]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80006f2:	4a06      	ldr	r2, [pc, #24]	@ (800070c <HAL_UART_MspInit+0xd4>)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80006f8:	bf00      	nop
 80006fa:	3728      	adds	r7, #40	@ 0x28
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40004800 	.word	0x40004800
 8000704:	40021000 	.word	0x40021000
 8000708:	48000400 	.word	0x48000400
 800070c:	200000d8 	.word	0x200000d8
 8000710:	4002001c 	.word	0x4002001c

08000714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <NMI_Handler+0x4>

0800071c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <HardFault_Handler+0x4>

08000724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <MemManage_Handler+0x4>

0800072c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <BusFault_Handler+0x4>

08000734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <UsageFault_Handler+0x4>

0800073c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000750:	4802      	ldr	r0, [pc, #8]	@ (800075c <DMA1_Channel2_IRQHandler+0x10>)
 8000752:	f000 fade 	bl	8000d12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000d8 	.word	0x200000d8

08000760 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <SystemInit+0x20>)
 8000766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800076a:	4a05      	ldr	r2, [pc, #20]	@ (8000780 <SystemInit+0x20>)
 800076c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000770:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000784:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007bc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000788:	f7ff ffea 	bl	8000760 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800078c:	480c      	ldr	r0, [pc, #48]	@ (80007c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800078e:	490d      	ldr	r1, [pc, #52]	@ (80007c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000790:	4a0d      	ldr	r2, [pc, #52]	@ (80007c8 <LoopForever+0xe>)
  movs r3, #0
 8000792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000794:	e002      	b.n	800079c <LoopCopyDataInit>

08000796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079a:	3304      	adds	r3, #4

0800079c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800079c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800079e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a0:	d3f9      	bcc.n	8000796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a2:	4a0a      	ldr	r2, [pc, #40]	@ (80007cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a4:	4c0a      	ldr	r4, [pc, #40]	@ (80007d0 <LoopForever+0x16>)
  movs r3, #0
 80007a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a8:	e001      	b.n	80007ae <LoopFillZerobss>

080007aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007ac:	3204      	adds	r2, #4

080007ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b0:	d3fb      	bcc.n	80007aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007b2:	f006 fea1 	bl	80074f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007b6:	f7ff fd73 	bl	80002a0 <main>

080007ba <LoopForever>:

LoopForever:
    b LoopForever
 80007ba:	e7fe      	b.n	80007ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007bc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80007c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80007c8:	080076c4 	.word	0x080076c4
  ldr r2, =_sbss
 80007cc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80007d0:	2000913c 	.word	0x2000913c

080007d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007d4:	e7fe      	b.n	80007d4 <ADC1_2_IRQHandler>
	...

080007d8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007dc:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <HAL_Init+0x28>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a07      	ldr	r2, [pc, #28]	@ (8000800 <HAL_Init+0x28>)
 80007e2:	f043 0310 	orr.w	r3, r3, #16
 80007e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e8:	2003      	movs	r0, #3
 80007ea:	f000 f917 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ee:	2000      	movs	r0, #0
 80007f0:	f000 f808 	bl	8000804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f4:	f7ff fedc 	bl	80005b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40022000 	.word	0x40022000

08000804 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800080c:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <HAL_InitTick+0x54>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_InitTick+0x58>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	4619      	mov	r1, r3
 8000816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800081a:	fbb3 f3f1 	udiv	r3, r3, r1
 800081e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000822:	4618      	mov	r0, r3
 8000824:	f000 f92f 	bl	8000a86 <HAL_SYSTICK_Config>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	e00e      	b.n	8000850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0f      	cmp	r3, #15
 8000836:	d80a      	bhi.n	800084e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000838:	2200      	movs	r2, #0
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000840:	f000 f8f7 	bl	8000a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000844:	4a06      	ldr	r2, [pc, #24]	@ (8000860 <HAL_InitTick+0x5c>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800084a:	2300      	movs	r3, #0
 800084c:	e000      	b.n	8000850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000000 	.word	0x20000000
 800085c:	20000008 	.word	0x20000008
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  return uwTick;  
 8000868:	4b03      	ldr	r3, [pc, #12]	@ (8000878 <HAL_GetTick+0x14>)
 800086a:	681b      	ldr	r3, [r3, #0]
}
 800086c:	4618      	mov	r0, r3
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	2000011c 	.word	0x2000011c

0800087c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800088c:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <__NVIC_SetPriorityGrouping+0x44>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000892:	68ba      	ldr	r2, [r7, #8]
 8000894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000898:	4013      	ands	r3, r2
 800089a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ae:	4a04      	ldr	r2, [pc, #16]	@ (80008c0 <__NVIC_SetPriorityGrouping+0x44>)
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	60d3      	str	r3, [r2, #12]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008c8:	4b04      	ldr	r3, [pc, #16]	@ (80008dc <__NVIC_GetPriorityGrouping+0x18>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	f003 0307 	and.w	r3, r3, #7
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db0b      	blt.n	800090a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	f003 021f 	and.w	r2, r3, #31
 80008f8:	4907      	ldr	r1, [pc, #28]	@ (8000918 <__NVIC_EnableIRQ+0x38>)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	095b      	lsrs	r3, r3, #5
 8000900:	2001      	movs	r0, #1
 8000902:	fa00 f202 	lsl.w	r2, r0, r2
 8000906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000e100 	.word	0xe000e100

0800091c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	6039      	str	r1, [r7, #0]
 8000926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092c:	2b00      	cmp	r3, #0
 800092e:	db0a      	blt.n	8000946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	b2da      	uxtb	r2, r3
 8000934:	490c      	ldr	r1, [pc, #48]	@ (8000968 <__NVIC_SetPriority+0x4c>)
 8000936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093a:	0112      	lsls	r2, r2, #4
 800093c:	b2d2      	uxtb	r2, r2
 800093e:	440b      	add	r3, r1
 8000940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000944:	e00a      	b.n	800095c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4908      	ldr	r1, [pc, #32]	@ (800096c <__NVIC_SetPriority+0x50>)
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	f003 030f 	and.w	r3, r3, #15
 8000952:	3b04      	subs	r3, #4
 8000954:	0112      	lsls	r2, r2, #4
 8000956:	b2d2      	uxtb	r2, r2
 8000958:	440b      	add	r3, r1
 800095a:	761a      	strb	r2, [r3, #24]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	e000e100 	.word	0xe000e100
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000970:	b480      	push	{r7}
 8000972:	b089      	sub	sp, #36	@ 0x24
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	f1c3 0307 	rsb	r3, r3, #7
 800098a:	2b04      	cmp	r3, #4
 800098c:	bf28      	it	cs
 800098e:	2304      	movcs	r3, #4
 8000990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	3304      	adds	r3, #4
 8000996:	2b06      	cmp	r3, #6
 8000998:	d902      	bls.n	80009a0 <NVIC_EncodePriority+0x30>
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	3b03      	subs	r3, #3
 800099e:	e000      	b.n	80009a2 <NVIC_EncodePriority+0x32>
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	43da      	mvns	r2, r3
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	401a      	ands	r2, r3
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43d9      	mvns	r1, r3
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c8:	4313      	orrs	r3, r2
         );
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3724      	adds	r7, #36	@ 0x24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009e8:	d301      	bcc.n	80009ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ea:	2301      	movs	r3, #1
 80009ec:	e00f      	b.n	8000a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <SysTick_Config+0x40>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009f6:	210f      	movs	r1, #15
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009fc:	f7ff ff8e 	bl	800091c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <SysTick_Config+0x40>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a06:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <SysTick_Config+0x40>)
 8000a08:	2207      	movs	r2, #7
 8000a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	e000e010 	.word	0xe000e010

08000a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff ff29 	bl	800087c <__NVIC_SetPriorityGrouping>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b086      	sub	sp, #24
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	4603      	mov	r3, r0
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
 8000a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a44:	f7ff ff3e 	bl	80008c4 <__NVIC_GetPriorityGrouping>
 8000a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	68b9      	ldr	r1, [r7, #8]
 8000a4e:	6978      	ldr	r0, [r7, #20]
 8000a50:	f7ff ff8e 	bl	8000970 <NVIC_EncodePriority>
 8000a54:	4602      	mov	r2, r0
 8000a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff5d 	bl	800091c <__NVIC_SetPriority>
}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff31 	bl	80008e0 <__NVIC_EnableIRQ>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b082      	sub	sp, #8
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f7ff ffa2 	bl	80009d8 <SysTick_Config>
 8000a94:	4603      	mov	r3, r0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d101      	bne.n	8000ab2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e054      	b.n	8000b5c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	7f5b      	ldrb	r3, [r3, #29]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d105      	bne.n	8000ac8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff fd98 	bl	80005f8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2202      	movs	r2, #2
 8000acc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	791b      	ldrb	r3, [r3, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10c      	bne.n	8000af0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a22      	ldr	r2, [pc, #136]	@ (8000b64 <HAL_CRC_Init+0xc4>)
 8000adc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f022 0218 	bic.w	r2, r2, #24
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	e00c      	b.n	8000b0a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6899      	ldr	r1, [r3, #8]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	461a      	mov	r2, r3
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f000 f834 	bl	8000b68 <HAL_CRCEx_Polynomial_Set>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e028      	b.n	8000b5c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	795b      	ldrb	r3, [r3, #5]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d105      	bne.n	8000b1e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b1a:	611a      	str	r2, [r3, #16]
 8000b1c:	e004      	b.n	8000b28 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	6912      	ldr	r2, [r2, #16]
 8000b26:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	695a      	ldr	r2, [r3, #20]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	699a      	ldr	r2, [r3, #24]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	430a      	orrs	r2, r1
 8000b52:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2201      	movs	r2, #1
 8000b58:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000b5a:	2300      	movs	r3, #0
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	04c11db7 	.word	0x04c11db7

08000b68 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b74:	2300      	movs	r3, #0
 8000b76:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000b78:	231f      	movs	r3, #31
 8000b7a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d102      	bne.n	8000b8c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	75fb      	strb	r3, [r7, #23]
 8000b8a:	e063      	b.n	8000c54 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000b8c:	bf00      	nop
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	1e5a      	subs	r2, r3, #1
 8000b92:	613a      	str	r2, [r7, #16]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d009      	beq.n	8000bac <HAL_CRCEx_Polynomial_Set+0x44>
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	f003 031f 	and.w	r3, r3, #31
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d0f0      	beq.n	8000b8e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b18      	cmp	r3, #24
 8000bb0:	d846      	bhi.n	8000c40 <HAL_CRCEx_Polynomial_Set+0xd8>
 8000bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8000bb8 <HAL_CRCEx_Polynomial_Set+0x50>)
 8000bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb8:	08000c47 	.word	0x08000c47
 8000bbc:	08000c41 	.word	0x08000c41
 8000bc0:	08000c41 	.word	0x08000c41
 8000bc4:	08000c41 	.word	0x08000c41
 8000bc8:	08000c41 	.word	0x08000c41
 8000bcc:	08000c41 	.word	0x08000c41
 8000bd0:	08000c41 	.word	0x08000c41
 8000bd4:	08000c41 	.word	0x08000c41
 8000bd8:	08000c35 	.word	0x08000c35
 8000bdc:	08000c41 	.word	0x08000c41
 8000be0:	08000c41 	.word	0x08000c41
 8000be4:	08000c41 	.word	0x08000c41
 8000be8:	08000c41 	.word	0x08000c41
 8000bec:	08000c41 	.word	0x08000c41
 8000bf0:	08000c41 	.word	0x08000c41
 8000bf4:	08000c41 	.word	0x08000c41
 8000bf8:	08000c29 	.word	0x08000c29
 8000bfc:	08000c41 	.word	0x08000c41
 8000c00:	08000c41 	.word	0x08000c41
 8000c04:	08000c41 	.word	0x08000c41
 8000c08:	08000c41 	.word	0x08000c41
 8000c0c:	08000c41 	.word	0x08000c41
 8000c10:	08000c41 	.word	0x08000c41
 8000c14:	08000c41 	.word	0x08000c41
 8000c18:	08000c1d 	.word	0x08000c1d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	2b06      	cmp	r3, #6
 8000c20:	d913      	bls.n	8000c4a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000c26:	e010      	b.n	8000c4a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	2b07      	cmp	r3, #7
 8000c2c:	d90f      	bls.n	8000c4e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000c32:	e00c      	b.n	8000c4e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	2b0f      	cmp	r3, #15
 8000c38:	d90b      	bls.n	8000c52 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8000c3e:	e008      	b.n	8000c52 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	75fb      	strb	r3, [r7, #23]
        break;
 8000c44:	e006      	b.n	8000c54 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000c46:	bf00      	nop
 8000c48:	e004      	b.n	8000c54 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000c4a:	bf00      	nop
 8000c4c:	e002      	b.n	8000c54 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000c4e:	bf00      	nop
 8000c50:	e000      	b.n	8000c54 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8000c52:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8000c54:	7dfb      	ldrb	r3, [r7, #23]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10d      	bne.n	8000c76 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	68ba      	ldr	r2, [r7, #8]
 8000c60:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f023 0118 	bic.w	r1, r3, #24
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	430a      	orrs	r2, r1
 8000c74:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	371c      	adds	r7, #28
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d101      	bne.n	8000c9a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e037      	b.n	8000d0a <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000cb0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000cb4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	69db      	ldr	r3, [r3, #28]
 8000cdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f000 f8b3 	bl	8000e58 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2200      	movs	r2, #0
 8000d04:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	2204      	movs	r2, #4
 8000d30:	409a      	lsls	r2, r3
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	4013      	ands	r3, r2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d024      	beq.n	8000d84 <HAL_DMA_IRQHandler+0x72>
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d01f      	beq.n	8000d84 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0320 	and.w	r3, r3, #32
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d107      	bne.n	8000d62 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f022 0204 	bic.w	r2, r2, #4
 8000d60:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d06a      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000d82:	e065      	b.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d88:	2202      	movs	r2, #2
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d02c      	beq.n	8000dee <HAL_DMA_IRQHandler+0xdc>
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d027      	beq.n	8000dee <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0320 	and.w	r3, r3, #32
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d10b      	bne.n	8000dc4 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f022 020a 	bic.w	r2, r2, #10
 8000dba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dcc:	2102      	movs	r1, #2
 8000dce:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d035      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000dec:	e030      	b.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df2:	2208      	movs	r2, #8
 8000df4:	409a      	lsls	r2, r3
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d028      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	f003 0308 	and.w	r3, r3, #8
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d023      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f022 020e 	bic.w	r2, r2, #14
 8000e16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e20:	2101      	movs	r1, #1
 8000e22:	fa01 f202 	lsl.w	r2, r1, r2
 8000e26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2201      	movs	r2, #1
 8000e32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d004      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	4798      	blx	r3
    }
  }
}
 8000e4e:	e7ff      	b.n	8000e50 <HAL_DMA_IRQHandler+0x13e>
 8000e50:	bf00      	nop
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <DMA_CalcBaseAndBitshift+0x60>)
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d80f      	bhi.n	8000e8c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <DMA_CalcBaseAndBitshift+0x64>)
 8000e74:	4413      	add	r3, r2
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <DMA_CalcBaseAndBitshift+0x68>)
 8000e78:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7c:	091b      	lsrs	r3, r3, #4
 8000e7e:	009a      	lsls	r2, r3, #2
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a0f      	ldr	r2, [pc, #60]	@ (8000ec4 <DMA_CalcBaseAndBitshift+0x6c>)
 8000e88:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000e8a:	e00e      	b.n	8000eaa <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <DMA_CalcBaseAndBitshift+0x70>)
 8000e94:	4413      	add	r3, r2
 8000e96:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec0 <DMA_CalcBaseAndBitshift+0x68>)
 8000e98:	fba2 2303 	umull	r2, r3, r2, r3
 8000e9c:	091b      	lsrs	r3, r3, #4
 8000e9e:	009a      	lsls	r2, r3, #2
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a09      	ldr	r2, [pc, #36]	@ (8000ecc <DMA_CalcBaseAndBitshift+0x74>)
 8000ea8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	40020407 	.word	0x40020407
 8000ebc:	bffdfff8 	.word	0xbffdfff8
 8000ec0:	cccccccd 	.word	0xcccccccd
 8000ec4:	40020000 	.word	0x40020000
 8000ec8:	bffdfbf8 	.word	0xbffdfbf8
 8000ecc:	40020400 	.word	0x40020400

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ede:	e160      	b.n	80011a2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 8152 	beq.w	800119c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d005      	beq.n	8000f10 <HAL_GPIO_Init+0x40>
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d130      	bne.n	8000f72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f46:	2201      	movs	r2, #1
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4013      	ands	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	091b      	lsrs	r3, r3, #4
 8000f5c:	f003 0201 	and.w	r2, r3, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0303 	and.w	r3, r3, #3
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d017      	beq.n	8000fae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	689a      	ldr	r2, [r3, #8]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 0303 	and.w	r3, r3, #3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d123      	bne.n	8001002 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	08da      	lsrs	r2, r3, #3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3208      	adds	r2, #8
 8000fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	691a      	ldr	r2, [r3, #16]
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	f003 0307 	and.w	r3, r3, #7
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	08da      	lsrs	r2, r3, #3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3208      	adds	r2, #8
 8000ffc:	6939      	ldr	r1, [r7, #16]
 8000ffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	2203      	movs	r2, #3
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 0203 	and.w	r2, r3, #3
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800103e:	2b00      	cmp	r3, #0
 8001040:	f000 80ac 	beq.w	800119c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001044:	4b5e      	ldr	r3, [pc, #376]	@ (80011c0 <HAL_GPIO_Init+0x2f0>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a5d      	ldr	r2, [pc, #372]	@ (80011c0 <HAL_GPIO_Init+0x2f0>)
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b5b      	ldr	r3, [pc, #364]	@ (80011c0 <HAL_GPIO_Init+0x2f0>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800105c:	4a59      	ldr	r2, [pc, #356]	@ (80011c4 <HAL_GPIO_Init+0x2f4>)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	089b      	lsrs	r3, r3, #2
 8001062:	3302      	adds	r3, #2
 8001064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	f003 0303 	and.w	r3, r3, #3
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	220f      	movs	r2, #15
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001086:	d025      	beq.n	80010d4 <HAL_GPIO_Init+0x204>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a4f      	ldr	r2, [pc, #316]	@ (80011c8 <HAL_GPIO_Init+0x2f8>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d01f      	beq.n	80010d0 <HAL_GPIO_Init+0x200>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a4e      	ldr	r2, [pc, #312]	@ (80011cc <HAL_GPIO_Init+0x2fc>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d019      	beq.n	80010cc <HAL_GPIO_Init+0x1fc>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a4d      	ldr	r2, [pc, #308]	@ (80011d0 <HAL_GPIO_Init+0x300>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d013      	beq.n	80010c8 <HAL_GPIO_Init+0x1f8>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a4c      	ldr	r2, [pc, #304]	@ (80011d4 <HAL_GPIO_Init+0x304>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d00d      	beq.n	80010c4 <HAL_GPIO_Init+0x1f4>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a4b      	ldr	r2, [pc, #300]	@ (80011d8 <HAL_GPIO_Init+0x308>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d007      	beq.n	80010c0 <HAL_GPIO_Init+0x1f0>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a4a      	ldr	r2, [pc, #296]	@ (80011dc <HAL_GPIO_Init+0x30c>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d101      	bne.n	80010bc <HAL_GPIO_Init+0x1ec>
 80010b8:	2306      	movs	r3, #6
 80010ba:	e00c      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010bc:	2307      	movs	r3, #7
 80010be:	e00a      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c0:	2305      	movs	r3, #5
 80010c2:	e008      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c4:	2304      	movs	r3, #4
 80010c6:	e006      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e004      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010cc:	2302      	movs	r3, #2
 80010ce:	e002      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010d0:	2301      	movs	r3, #1
 80010d2:	e000      	b.n	80010d6 <HAL_GPIO_Init+0x206>
 80010d4:	2300      	movs	r3, #0
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	f002 0203 	and.w	r2, r2, #3
 80010dc:	0092      	lsls	r2, r2, #2
 80010de:	4093      	lsls	r3, r2
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010e6:	4937      	ldr	r1, [pc, #220]	@ (80011c4 <HAL_GPIO_Init+0x2f4>)
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010f4:	4b3a      	ldr	r3, [pc, #232]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001118:	4a31      	ldr	r2, [pc, #196]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800111e:	4b30      	ldr	r3, [pc, #192]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	43db      	mvns	r3, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4313      	orrs	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001142:	4a27      	ldr	r2, [pc, #156]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001148:	4b25      	ldr	r3, [pc, #148]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800116c:	4a1c      	ldr	r2, [pc, #112]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001172:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001196:	4a12      	ldr	r2, [pc, #72]	@ (80011e0 <HAL_GPIO_Init+0x310>)
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	3301      	adds	r3, #1
 80011a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f47f ae97 	bne.w	8000ee0 <HAL_GPIO_Init+0x10>
  }
}
 80011b2:	bf00      	nop
 80011b4:	bf00      	nop
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40010000 	.word	0x40010000
 80011c8:	48000400 	.word	0x48000400
 80011cc:	48000800 	.word	0x48000800
 80011d0:	48000c00 	.word	0x48000c00
 80011d4:	48001000 	.word	0x48001000
 80011d8:	48001400 	.word	0x48001400
 80011dc:	48001800 	.word	0x48001800
 80011e0:	40010400 	.word	0x40010400

080011e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
 80011f0:	4613      	mov	r3, r2
 80011f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011f4:	787b      	ldrb	r3, [r7, #1]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001200:	e002      	b.n	8001208 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001202:	887a      	ldrh	r2, [r7, #2]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800121a:	af00      	add	r7, sp, #0
 800121c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001220:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001224:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001226:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800122a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	f001 b80a 	b.w	800224e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800123a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800123e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	f000 8161 	beq.w	8001512 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001250:	4bae      	ldr	r3, [pc, #696]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 030c 	and.w	r3, r3, #12
 8001258:	2b04      	cmp	r3, #4
 800125a:	d00c      	beq.n	8001276 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800125c:	4bab      	ldr	r3, [pc, #684]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 030c 	and.w	r3, r3, #12
 8001264:	2b08      	cmp	r3, #8
 8001266:	d157      	bne.n	8001318 <HAL_RCC_OscConfig+0x104>
 8001268:	4ba8      	ldr	r3, [pc, #672]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001274:	d150      	bne.n	8001318 <HAL_RCC_OscConfig+0x104>
 8001276:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800127a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001282:	fa93 f3a3 	rbit	r3, r3
 8001286:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800128a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800128e:	fab3 f383 	clz	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b3f      	cmp	r3, #63	@ 0x3f
 8001296:	d802      	bhi.n	800129e <HAL_RCC_OscConfig+0x8a>
 8001298:	4b9c      	ldr	r3, [pc, #624]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	e015      	b.n	80012ca <HAL_RCC_OscConfig+0xb6>
 800129e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012a2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80012aa:	fa93 f3a3 	rbit	r3, r3
 80012ae:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80012b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012b6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80012ba:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80012be:	fa93 f3a3 	rbit	r3, r3
 80012c2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80012c6:	4b91      	ldr	r3, [pc, #580]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 80012c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012ce:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80012d2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80012d6:	fa92 f2a2 	rbit	r2, r2
 80012da:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80012de:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80012e2:	fab2 f282 	clz	r2, r2
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	f042 0220 	orr.w	r2, r2, #32
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	f002 021f 	and.w	r2, r2, #31
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f000 8108 	beq.w	8001510 <HAL_RCC_OscConfig+0x2fc>
 8001300:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001304:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	f040 80ff 	bne.w	8001510 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	f000 bf9b 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001318:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800131c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001328:	d106      	bne.n	8001338 <HAL_RCC_OscConfig+0x124>
 800132a:	4b78      	ldr	r3, [pc, #480]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a77      	ldr	r2, [pc, #476]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e036      	b.n	80013a6 <HAL_RCC_OscConfig+0x192>
 8001338:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800133c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10c      	bne.n	8001362 <HAL_RCC_OscConfig+0x14e>
 8001348:	4b70      	ldr	r3, [pc, #448]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a6f      	ldr	r2, [pc, #444]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800134e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b6d      	ldr	r3, [pc, #436]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a6c      	ldr	r2, [pc, #432]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800135a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e021      	b.n	80013a6 <HAL_RCC_OscConfig+0x192>
 8001362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001366:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001372:	d10c      	bne.n	800138e <HAL_RCC_OscConfig+0x17a>
 8001374:	4b65      	ldr	r3, [pc, #404]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a64      	ldr	r2, [pc, #400]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800137a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b62      	ldr	r3, [pc, #392]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a61      	ldr	r2, [pc, #388]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001386:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	e00b      	b.n	80013a6 <HAL_RCC_OscConfig+0x192>
 800138e:	4b5f      	ldr	r3, [pc, #380]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a5e      	ldr	r2, [pc, #376]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	4b5c      	ldr	r3, [pc, #368]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a5b      	ldr	r2, [pc, #364]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 80013a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013a4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d054      	beq.n	8001460 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b6:	f7ff fa55 	bl	8000864 <HAL_GetTick>
 80013ba:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013be:	e00a      	b.n	80013d6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c0:	f7ff fa50 	bl	8000864 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b64      	cmp	r3, #100	@ 0x64
 80013ce:	d902      	bls.n	80013d6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	f000 bf3c 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 80013d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013da:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013de:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80013e2:	fa93 f3a3 	rbit	r3, r3
 80013e6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80013ea:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ee:	fab3 f383 	clz	r3, r3
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80013f6:	d802      	bhi.n	80013fe <HAL_RCC_OscConfig+0x1ea>
 80013f8:	4b44      	ldr	r3, [pc, #272]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	e015      	b.n	800142a <HAL_RCC_OscConfig+0x216>
 80013fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001402:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001406:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800140a:	fa93 f3a3 	rbit	r3, r3
 800140e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001412:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001416:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800141a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800141e:	fa93 f3a3 	rbit	r3, r3
 8001422:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001426:	4b39      	ldr	r3, [pc, #228]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 8001428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800142a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800142e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001432:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001436:	fa92 f2a2 	rbit	r2, r2
 800143a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800143e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001442:	fab2 f282 	clz	r2, r2
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	f042 0220 	orr.w	r2, r2, #32
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	f002 021f 	and.w	r2, r2, #31
 8001452:	2101      	movs	r1, #1
 8001454:	fa01 f202 	lsl.w	r2, r1, r2
 8001458:	4013      	ands	r3, r2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0b0      	beq.n	80013c0 <HAL_RCC_OscConfig+0x1ac>
 800145e:	e058      	b.n	8001512 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001460:	f7ff fa00 	bl	8000864 <HAL_GetTick>
 8001464:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001468:	e00a      	b.n	8001480 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800146a:	f7ff f9fb 	bl	8000864 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	@ 0x64
 8001478:	d902      	bls.n	8001480 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	f000 bee7 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 8001480:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001484:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001488:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800148c:	fa93 f3a3 	rbit	r3, r3
 8001490:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001494:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001498:	fab3 f383 	clz	r3, r3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b3f      	cmp	r3, #63	@ 0x3f
 80014a0:	d802      	bhi.n	80014a8 <HAL_RCC_OscConfig+0x294>
 80014a2:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	e015      	b.n	80014d4 <HAL_RCC_OscConfig+0x2c0>
 80014a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014ac:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80014b4:	fa93 f3a3 	rbit	r3, r3
 80014b8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80014bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014c0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80014c4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80014c8:	fa93 f3a3 	rbit	r3, r3
 80014cc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80014d0:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <HAL_RCC_OscConfig+0x2f8>)
 80014d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014d8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80014dc:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80014e0:	fa92 f2a2 	rbit	r2, r2
 80014e4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80014e8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80014ec:	fab2 f282 	clz	r2, r2
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	f042 0220 	orr.w	r2, r2, #32
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	f002 021f 	and.w	r2, r2, #31
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	4013      	ands	r3, r2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1b0      	bne.n	800146a <HAL_RCC_OscConfig+0x256>
 8001508:	e003      	b.n	8001512 <HAL_RCC_OscConfig+0x2fe>
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001512:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001516:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 816d 	beq.w	8001802 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001528:	4bcd      	ldr	r3, [pc, #820]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 030c 	and.w	r3, r3, #12
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00c      	beq.n	800154e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001534:	4bca      	ldr	r3, [pc, #808]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 030c 	and.w	r3, r3, #12
 800153c:	2b08      	cmp	r3, #8
 800153e:	d16e      	bne.n	800161e <HAL_RCC_OscConfig+0x40a>
 8001540:	4bc7      	ldr	r3, [pc, #796]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001548:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800154c:	d167      	bne.n	800161e <HAL_RCC_OscConfig+0x40a>
 800154e:	2302      	movs	r3, #2
 8001550:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001554:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001558:	fa93 f3a3 	rbit	r3, r3
 800155c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001560:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001564:	fab3 f383 	clz	r3, r3
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b3f      	cmp	r3, #63	@ 0x3f
 800156c:	d802      	bhi.n	8001574 <HAL_RCC_OscConfig+0x360>
 800156e:	4bbc      	ldr	r3, [pc, #752]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	e013      	b.n	800159c <HAL_RCC_OscConfig+0x388>
 8001574:	2302      	movs	r3, #2
 8001576:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800157e:	fa93 f3a3 	rbit	r3, r3
 8001582:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001586:	2302      	movs	r3, #2
 8001588:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800158c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001590:	fa93 f3a3 	rbit	r3, r3
 8001594:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001598:	4bb1      	ldr	r3, [pc, #708]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 800159a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159c:	2202      	movs	r2, #2
 800159e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80015a2:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80015a6:	fa92 f2a2 	rbit	r2, r2
 80015aa:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80015ae:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80015b2:	fab2 f282 	clz	r2, r2
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	f042 0220 	orr.w	r2, r2, #32
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	f002 021f 	and.w	r2, r2, #31
 80015c2:	2101      	movs	r1, #1
 80015c4:	fa01 f202 	lsl.w	r2, r1, r2
 80015c8:	4013      	ands	r3, r2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d00a      	beq.n	80015e4 <HAL_RCC_OscConfig+0x3d0>
 80015ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d002      	beq.n	80015e4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	f000 be35 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	4b9e      	ldr	r3, [pc, #632]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	21f8      	movs	r1, #248	@ 0xf8
 80015fa:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001602:	fa91 f1a1 	rbit	r1, r1
 8001606:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800160a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800160e:	fab1 f181 	clz	r1, r1
 8001612:	b2c9      	uxtb	r1, r1
 8001614:	408b      	lsls	r3, r1
 8001616:	4992      	ldr	r1, [pc, #584]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 8001618:	4313      	orrs	r3, r2
 800161a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161c:	e0f1      	b.n	8001802 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800161e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001622:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8083 	beq.w	8001736 <HAL_RCC_OscConfig+0x522>
 8001630:	2301      	movs	r3, #1
 8001632:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001636:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800163a:	fa93 f3a3 	rbit	r3, r3
 800163e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001642:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001646:	fab3 f383 	clz	r3, r3
 800164a:	b2db      	uxtb	r3, r3
 800164c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001650:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	461a      	mov	r2, r3
 8001658:	2301      	movs	r3, #1
 800165a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165c:	f7ff f902 	bl	8000864 <HAL_GetTick>
 8001660:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001664:	e00a      	b.n	800167c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001666:	f7ff f8fd 	bl	8000864 <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d902      	bls.n	800167c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	f000 bde9 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 800167c:	2302      	movs	r3, #2
 800167e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001682:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001686:	fa93 f3a3 	rbit	r3, r3
 800168a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800168e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001692:	fab3 f383 	clz	r3, r3
 8001696:	b2db      	uxtb	r3, r3
 8001698:	2b3f      	cmp	r3, #63	@ 0x3f
 800169a:	d802      	bhi.n	80016a2 <HAL_RCC_OscConfig+0x48e>
 800169c:	4b70      	ldr	r3, [pc, #448]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	e013      	b.n	80016ca <HAL_RCC_OscConfig+0x4b6>
 80016a2:	2302      	movs	r3, #2
 80016a4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80016ac:	fa93 f3a3 	rbit	r3, r3
 80016b0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80016b4:	2302      	movs	r3, #2
 80016b6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80016ba:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80016be:	fa93 f3a3 	rbit	r3, r3
 80016c2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80016c6:	4b66      	ldr	r3, [pc, #408]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 80016c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ca:	2202      	movs	r2, #2
 80016cc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80016d0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80016d4:	fa92 f2a2 	rbit	r2, r2
 80016d8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80016dc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80016e0:	fab2 f282 	clz	r2, r2
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	f042 0220 	orr.w	r2, r2, #32
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	f002 021f 	and.w	r2, r2, #31
 80016f0:	2101      	movs	r1, #1
 80016f2:	fa01 f202 	lsl.w	r2, r1, r2
 80016f6:	4013      	ands	r3, r2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0b4      	beq.n	8001666 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fc:	4b58      	ldr	r3, [pc, #352]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001708:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	21f8      	movs	r1, #248	@ 0xf8
 8001712:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001716:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800171a:	fa91 f1a1 	rbit	r1, r1
 800171e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001722:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001726:	fab1 f181 	clz	r1, r1
 800172a:	b2c9      	uxtb	r1, r1
 800172c:	408b      	lsls	r3, r1
 800172e:	494c      	ldr	r1, [pc, #304]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 8001730:	4313      	orrs	r3, r2
 8001732:	600b      	str	r3, [r1, #0]
 8001734:	e065      	b.n	8001802 <HAL_RCC_OscConfig+0x5ee>
 8001736:	2301      	movs	r3, #1
 8001738:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800173c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001740:	fa93 f3a3 	rbit	r3, r3
 8001744:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001748:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800174c:	fab3 f383 	clz	r3, r3
 8001750:	b2db      	uxtb	r3, r3
 8001752:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001756:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	461a      	mov	r2, r3
 800175e:	2300      	movs	r3, #0
 8001760:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001762:	f7ff f87f 	bl	8000864 <HAL_GetTick>
 8001766:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800176a:	e00a      	b.n	8001782 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176c:	f7ff f87a 	bl	8000864 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d902      	bls.n	8001782 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	f000 bd66 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 8001782:	2302      	movs	r3, #2
 8001784:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001788:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800178c:	fa93 f3a3 	rbit	r3, r3
 8001790:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001794:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001798:	fab3 f383 	clz	r3, r3
 800179c:	b2db      	uxtb	r3, r3
 800179e:	2b3f      	cmp	r3, #63	@ 0x3f
 80017a0:	d802      	bhi.n	80017a8 <HAL_RCC_OscConfig+0x594>
 80017a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	e013      	b.n	80017d0 <HAL_RCC_OscConfig+0x5bc>
 80017a8:	2302      	movs	r3, #2
 80017aa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80017b2:	fa93 f3a3 	rbit	r3, r3
 80017b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80017c0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017c4:	fa93 f3a3 	rbit	r3, r3
 80017c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80017cc:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <HAL_RCC_OscConfig+0x64c>)
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	2202      	movs	r2, #2
 80017d2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80017d6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80017da:	fa92 f2a2 	rbit	r2, r2
 80017de:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80017e2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80017e6:	fab2 f282 	clz	r2, r2
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	f042 0220 	orr.w	r2, r2, #32
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	f002 021f 	and.w	r2, r2, #31
 80017f6:	2101      	movs	r1, #1
 80017f8:	fa01 f202 	lsl.w	r2, r1, r2
 80017fc:	4013      	ands	r3, r2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1b4      	bne.n	800176c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001802:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001806:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8119 	beq.w	8001a4a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001818:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800181c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	695b      	ldr	r3, [r3, #20]
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 8082 	beq.w	800192e <HAL_RCC_OscConfig+0x71a>
 800182a:	2301      	movs	r3, #1
 800182c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001834:	fa93 f3a3 	rbit	r3, r3
 8001838:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800183c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001840:	fab3 f383 	clz	r3, r3
 8001844:	b2db      	uxtb	r3, r3
 8001846:	461a      	mov	r2, r3
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <HAL_RCC_OscConfig+0x650>)
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	461a      	mov	r2, r3
 8001850:	2301      	movs	r3, #1
 8001852:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001854:	f7ff f806 	bl	8000864 <HAL_GetTick>
 8001858:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185c:	e00f      	b.n	800187e <HAL_RCC_OscConfig+0x66a>
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000
 8001864:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001868:	f7fe fffc 	bl	8000864 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d902      	bls.n	800187e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	f000 bce8 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 800187e:	2302      	movs	r3, #2
 8001880:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001884:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001888:	fa93 f2a3 	rbit	r2, r3
 800188c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001890:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800189a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800189e:	2202      	movs	r2, #2
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	fa93 f2a3 	rbit	r2, r3
 80018b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018c2:	2202      	movs	r2, #2
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	fa93 f2a3 	rbit	r2, r3
 80018d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80018dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018de:	4bb0      	ldr	r3, [pc, #704]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 80018e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018ea:	2102      	movs	r1, #2
 80018ec:	6019      	str	r1, [r3, #0]
 80018ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	fa93 f1a3 	rbit	r1, r3
 80018fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001900:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001904:	6019      	str	r1, [r3, #0]
  return result;
 8001906:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800190a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	fab3 f383 	clz	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800191a:	b2db      	uxtb	r3, r3
 800191c:	f003 031f 	and.w	r3, r3, #31
 8001920:	2101      	movs	r1, #1
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d09d      	beq.n	8001868 <HAL_RCC_OscConfig+0x654>
 800192c:	e08d      	b.n	8001a4a <HAL_RCC_OscConfig+0x836>
 800192e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001932:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001936:	2201      	movs	r2, #1
 8001938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800193e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	fa93 f2a3 	rbit	r2, r3
 8001948:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800194c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001950:	601a      	str	r2, [r3, #0]
  return result;
 8001952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001956:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800195a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800195c:	fab3 f383 	clz	r3, r3
 8001960:	b2db      	uxtb	r3, r3
 8001962:	461a      	mov	r2, r3
 8001964:	4b8f      	ldr	r3, [pc, #572]	@ (8001ba4 <HAL_RCC_OscConfig+0x990>)
 8001966:	4413      	add	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	461a      	mov	r2, r3
 800196c:	2300      	movs	r3, #0
 800196e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7fe ff78 	bl	8000864 <HAL_GetTick>
 8001974:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001978:	e00a      	b.n	8001990 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800197a:	f7fe ff73 	bl	8000864 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d902      	bls.n	8001990 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	f000 bc5f 	b.w	800224e <HAL_RCC_OscConfig+0x103a>
 8001990:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001994:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001998:	2202      	movs	r2, #2
 800199a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	fa93 f2a3 	rbit	r2, r3
 80019aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80019bc:	2202      	movs	r2, #2
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	fa93 f2a3 	rbit	r2, r3
 80019ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019e0:	2202      	movs	r2, #2
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	fa93 f2a3 	rbit	r2, r3
 80019f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80019fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019fc:	4b68      	ldr	r3, [pc, #416]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 80019fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a04:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a08:	2102      	movs	r1, #2
 8001a0a:	6019      	str	r1, [r3, #0]
 8001a0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	fa93 f1a3 	rbit	r1, r3
 8001a1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a22:	6019      	str	r1, [r3, #0]
  return result;
 8001a24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a28:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	fab3 f383 	clz	r3, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	f003 031f 	and.w	r3, r3, #31
 8001a3e:	2101      	movs	r1, #1
 8001a40:	fa01 f303 	lsl.w	r3, r1, r3
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d197      	bne.n	800197a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0304 	and.w	r3, r3, #4
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 819c 	beq.w	8001d98 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a66:	4b4e      	ldr	r3, [pc, #312]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d116      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b4b      	ldr	r3, [pc, #300]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a7c:	61d3      	str	r3, [r2, #28]
 8001a7e:	4b48      	ldr	r3, [pc, #288]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a98:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	4b41      	ldr	r3, [pc, #260]	@ (8001ba8 <HAL_RCC_OscConfig+0x994>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d11a      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aac:	4b3e      	ldr	r3, [pc, #248]	@ (8001ba8 <HAL_RCC_OscConfig+0x994>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a3d      	ldr	r2, [pc, #244]	@ (8001ba8 <HAL_RCC_OscConfig+0x994>)
 8001ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab8:	f7fe fed4 	bl	8000864 <HAL_GetTick>
 8001abc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac0:	e009      	b.n	8001ad6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac2:	f7fe fecf 	bl	8000864 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e3bb      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad6:	4b34      	ldr	r3, [pc, #208]	@ (8001ba8 <HAL_RCC_OscConfig+0x994>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0ef      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ae6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d106      	bne.n	8001b00 <HAL_RCC_OscConfig+0x8ec>
 8001af2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4a2a      	ldr	r2, [pc, #168]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6213      	str	r3, [r2, #32]
 8001afe:	e035      	b.n	8001b6c <HAL_RCC_OscConfig+0x958>
 8001b00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b04:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d10c      	bne.n	8001b2a <HAL_RCC_OscConfig+0x916>
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	4a22      	ldr	r2, [pc, #136]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b16:	f023 0301 	bic.w	r3, r3, #1
 8001b1a:	6213      	str	r3, [r2, #32]
 8001b1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b22:	f023 0304 	bic.w	r3, r3, #4
 8001b26:	6213      	str	r3, [r2, #32]
 8001b28:	e020      	b.n	8001b6c <HAL_RCC_OscConfig+0x958>
 8001b2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	2b05      	cmp	r3, #5
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x940>
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	4a18      	ldr	r2, [pc, #96]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6213      	str	r3, [r2, #32]
 8001b46:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	4a15      	ldr	r2, [pc, #84]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6213      	str	r3, [r2, #32]
 8001b52:	e00b      	b.n	8001b6c <HAL_RCC_OscConfig+0x958>
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	4a11      	ldr	r2, [pc, #68]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b5a:	f023 0301 	bic.w	r3, r3, #1
 8001b5e:	6213      	str	r3, [r2, #32]
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba0 <HAL_RCC_OscConfig+0x98c>)
 8001b66:	f023 0304 	bic.w	r3, r3, #4
 8001b6a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 8085 	beq.w	8001c88 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7e:	f7fe fe71 	bl	8000864 <HAL_GetTick>
 8001b82:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b86:	e011      	b.n	8001bac <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b88:	f7fe fe6c 	bl	8000864 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d907      	bls.n	8001bac <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e356      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	10908120 	.word	0x10908120
 8001ba8:	40007000 	.word	0x40007000
 8001bac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bb0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bbc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	fa93 f2a3 	rbit	r2, r3
 8001bc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bca:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001bd8:	2202      	movs	r2, #2
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001be0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	fa93 f2a3 	rbit	r2, r3
 8001bea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bee:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001bf2:	601a      	str	r2, [r3, #0]
  return result;
 8001bf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001bfc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfe:	fab3 f383 	clz	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <HAL_RCC_OscConfig+0xa00>
 8001c0e:	4b98      	ldr	r3, [pc, #608]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	e013      	b.n	8001c3c <HAL_RCC_OscConfig+0xa28>
 8001c14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c18:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c24:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	fa93 f2a3 	rbit	r2, r3
 8001c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c32:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	4b8d      	ldr	r3, [pc, #564]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c40:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c44:	2102      	movs	r1, #2
 8001c46:	6011      	str	r1, [r2, #0]
 8001c48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c4c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	fa92 f1a2 	rbit	r1, r2
 8001c56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c5a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c5e:	6011      	str	r1, [r2, #0]
  return result;
 8001c60:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c64:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	fab2 f282 	clz	r2, r2
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	f002 021f 	and.w	r2, r2, #31
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d080      	beq.n	8001b88 <HAL_RCC_OscConfig+0x974>
 8001c86:	e07d      	b.n	8001d84 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7fe fdec 	bl	8000864 <HAL_GetTick>
 8001c8c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c90:	e00b      	b.n	8001caa <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c92:	f7fe fde7 	bl	8000864 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e2d1      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 8001caa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cba:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	fa93 f2a3 	rbit	r2, r3
 8001cc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cc8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cde:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cec:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001cf0:	601a      	str	r2, [r3, #0]
  return result;
 8001cf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001cfa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d102      	bne.n	8001d12 <HAL_RCC_OscConfig+0xafe>
 8001d0c:	4b58      	ldr	r3, [pc, #352]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	e013      	b.n	8001d3a <HAL_RCC_OscConfig+0xb26>
 8001d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d16:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d1a:	2202      	movs	r2, #2
 8001d1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d22:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	fa93 f2a3 	rbit	r2, r3
 8001d2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d30:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	4b4e      	ldr	r3, [pc, #312]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d3e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d42:	2102      	movs	r1, #2
 8001d44:	6011      	str	r1, [r2, #0]
 8001d46:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d4a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	fa92 f1a2 	rbit	r1, r2
 8001d54:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d58:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d5c:	6011      	str	r1, [r2, #0]
  return result;
 8001d5e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d62:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001d66:	6812      	ldr	r2, [r2, #0]
 8001d68:	fab2 f282 	clz	r2, r2
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	f002 021f 	and.w	r2, r2, #31
 8001d78:	2101      	movs	r1, #1
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d186      	bne.n	8001c92 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d84:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d105      	bne.n	8001d98 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8c:	4b38      	ldr	r3, [pc, #224]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001d8e:	69db      	ldr	r3, [r3, #28]
 8001d90:	4a37      	ldr	r2, [pc, #220]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d96:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 8251 	beq.w	800224c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001daa:	4b31      	ldr	r3, [pc, #196]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 030c 	and.w	r3, r3, #12
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	f000 820f 	beq.w	80021d6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dbc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	f040 8165 	bne.w	8002094 <HAL_RCC_OscConfig+0xe80>
 8001dca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dce:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001dd2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001dd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ddc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	fa93 f2a3 	rbit	r2, r3
 8001de6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dea:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001dee:	601a      	str	r2, [r3, #0]
  return result;
 8001df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001df8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfa:	fab3 f383 	clz	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e04:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7fe fd28 	bl	8000864 <HAL_GetTick>
 8001e14:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e18:	e009      	b.n	8001e2e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e1a:	f7fe fd23 	bl	8000864 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e20f      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 8001e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e32:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e40:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	fa93 f2a3 	rbit	r2, r3
 8001e4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e4e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e52:	601a      	str	r2, [r3, #0]
  return result;
 8001e54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e58:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001e5c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e66:	d805      	bhi.n	8001e74 <HAL_RCC_OscConfig+0xc60>
 8001e68:	4b01      	ldr	r3, [pc, #4]	@ (8001e70 <HAL_RCC_OscConfig+0xc5c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	e02a      	b.n	8001ec4 <HAL_RCC_OscConfig+0xcb0>
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000
 8001e74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e78:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e86:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	fa93 f2a3 	rbit	r2, r3
 8001e90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e94:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e9e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001ea2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eac:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	fa93 f2a3 	rbit	r2, r3
 8001eb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eba:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	4bca      	ldr	r3, [pc, #808]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ec8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001ecc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ed0:	6011      	str	r1, [r2, #0]
 8001ed2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ed6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	fa92 f1a2 	rbit	r1, r2
 8001ee0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ee4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ee8:	6011      	str	r1, [r2, #0]
  return result;
 8001eea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001eee:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	fab2 f282 	clz	r2, r2
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	f042 0220 	orr.w	r2, r2, #32
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	f002 021f 	and.w	r2, r2, #31
 8001f04:	2101      	movs	r1, #1
 8001f06:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d184      	bne.n	8001e1a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f10:	4bb6      	ldr	r3, [pc, #728]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f14:	f023 020f 	bic.w	r2, r3, #15
 8001f18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f1c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f24:	49b1      	ldr	r1, [pc, #708]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001f2a:	4bb0      	ldr	r3, [pc, #704]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001f32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6a19      	ldr	r1, [r3, #32]
 8001f3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	430b      	orrs	r3, r1
 8001f4c:	49a7      	ldr	r1, [pc, #668]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	604b      	str	r3, [r1, #4]
 8001f52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f56:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f5a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f64:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	fa93 f2a3 	rbit	r2, r3
 8001f6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f72:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f76:	601a      	str	r2, [r3, #0]
  return result;
 8001f78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f7c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f80:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f82:	fab3 f383 	clz	r3, r3
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f8c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	461a      	mov	r2, r3
 8001f94:	2301      	movs	r3, #1
 8001f96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7fe fc64 	bl	8000864 <HAL_GetTick>
 8001f9c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa0:	e009      	b.n	8001fb6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa2:	f7fe fc5f 	bl	8000864 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e14b      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 8001fb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fba:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	fa93 f2a3 	rbit	r2, r3
 8001fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fd6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001fda:	601a      	str	r2, [r3, #0]
  return result;
 8001fdc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fe0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001fe4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe6:	fab3 f383 	clz	r3, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fee:	d802      	bhi.n	8001ff6 <HAL_RCC_OscConfig+0xde2>
 8001ff0:	4b7e      	ldr	r3, [pc, #504]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	e027      	b.n	8002046 <HAL_RCC_OscConfig+0xe32>
 8001ff6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ffa:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001ffe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002002:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002004:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002008:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	fa93 f2a3 	rbit	r2, r3
 8002012:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002016:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002020:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002024:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800202e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	fa93 f2a3 	rbit	r2, r3
 8002038:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800203c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	4b6a      	ldr	r3, [pc, #424]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800204a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800204e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002052:	6011      	str	r1, [r2, #0]
 8002054:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002058:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	fa92 f1a2 	rbit	r1, r2
 8002062:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002066:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800206a:	6011      	str	r1, [r2, #0]
  return result;
 800206c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002070:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	fab2 f282 	clz	r2, r2
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	f042 0220 	orr.w	r2, r2, #32
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	f002 021f 	and.w	r2, r2, #31
 8002086:	2101      	movs	r1, #1
 8002088:	fa01 f202 	lsl.w	r2, r1, r2
 800208c:	4013      	ands	r3, r2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d087      	beq.n	8001fa2 <HAL_RCC_OscConfig+0xd8e>
 8002092:	e0db      	b.n	800224c <HAL_RCC_OscConfig+0x1038>
 8002094:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002098:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800209c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	fa93 f2a3 	rbit	r2, r3
 80020b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020b8:	601a      	str	r2, [r3, #0]
  return result;
 80020ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020be:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020c2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c4:	fab3 f383 	clz	r3, r3
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	461a      	mov	r2, r3
 80020d6:	2300      	movs	r3, #0
 80020d8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7fe fbc3 	bl	8000864 <HAL_GetTick>
 80020de:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e2:	e009      	b.n	80020f8 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e4:	f7fe fbbe 	bl	8000864 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e0aa      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 80020f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020fc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002100:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002104:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002106:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800210a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	fa93 f2a3 	rbit	r2, r3
 8002114:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002118:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800211c:	601a      	str	r2, [r3, #0]
  return result;
 800211e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002122:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002126:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002128:	fab3 f383 	clz	r3, r3
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002130:	d802      	bhi.n	8002138 <HAL_RCC_OscConfig+0xf24>
 8002132:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	e027      	b.n	8002188 <HAL_RCC_OscConfig+0xf74>
 8002138:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800213c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002140:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002144:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800214a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	fa93 f2a3 	rbit	r2, r3
 8002154:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002158:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002162:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002166:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002170:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	fa93 f2a3 	rbit	r2, r3
 800217a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800217e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <HAL_RCC_OscConfig+0xfd8>)
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800218c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002190:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002194:	6011      	str	r1, [r2, #0]
 8002196:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800219a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	fa92 f1a2 	rbit	r1, r2
 80021a4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021a8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021ac:	6011      	str	r1, [r2, #0]
  return result;
 80021ae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021b2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	fab2 f282 	clz	r2, r2
 80021bc:	b2d2      	uxtb	r2, r2
 80021be:	f042 0220 	orr.w	r2, r2, #32
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	f002 021f 	and.w	r2, r2, #31
 80021c8:	2101      	movs	r1, #1
 80021ca:	fa01 f202 	lsl.w	r2, r1, r2
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d187      	bne.n	80020e4 <HAL_RCC_OscConfig+0xed0>
 80021d4:	e03a      	b.n	800224c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d104      	bne.n	80021f0 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e031      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021f0:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <HAL_RCC_OscConfig+0x1044>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80021f8:	4b17      	ldr	r3, [pc, #92]	@ (8002258 <HAL_RCC_OscConfig+0x1044>)
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002200:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002204:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002208:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800220c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	429a      	cmp	r2, r3
 8002216:	d117      	bne.n	8002248 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002218:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800221c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002224:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800222c:	429a      	cmp	r2, r3
 800222e:	d10b      	bne.n	8002248 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002234:	f003 020f 	and.w	r2, r3, #15
 8002238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800223c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b09e      	sub	sp, #120	@ 0x78
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e154      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002274:	4b89      	ldr	r3, [pc, #548]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	429a      	cmp	r2, r3
 8002280:	d910      	bls.n	80022a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002282:	4b86      	ldr	r3, [pc, #536]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f023 0207 	bic.w	r2, r3, #7
 800228a:	4984      	ldr	r1, [pc, #528]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	4313      	orrs	r3, r2
 8002290:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002292:	4b82      	ldr	r3, [pc, #520]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	d001      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e13c      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b0:	4b7b      	ldr	r3, [pc, #492]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	4978      	ldr	r1, [pc, #480]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 80cd 	beq.w	800246a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d137      	bne.n	8002348 <HAL_RCC_ClockConfig+0xec>
 80022d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80022e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e8:	fab3 f383 	clz	r3, r3
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80022f0:	d802      	bhi.n	80022f8 <HAL_RCC_ClockConfig+0x9c>
 80022f2:	4b6b      	ldr	r3, [pc, #428]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	e00f      	b.n	8002318 <HAL_RCC_ClockConfig+0xbc>
 80022f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002300:	fa93 f3a3 	rbit	r3, r3
 8002304:	667b      	str	r3, [r7, #100]	@ 0x64
 8002306:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800230a:	663b      	str	r3, [r7, #96]	@ 0x60
 800230c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800230e:	fa93 f3a3 	rbit	r3, r3
 8002312:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002314:	4b62      	ldr	r3, [pc, #392]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 8002316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002318:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800231c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800231e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002320:	fa92 f2a2 	rbit	r2, r2
 8002324:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002326:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002328:	fab2 f282 	clz	r2, r2
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	f042 0220 	orr.w	r2, r2, #32
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	f002 021f 	and.w	r2, r2, #31
 8002338:	2101      	movs	r1, #1
 800233a:	fa01 f202 	lsl.w	r2, r1, r2
 800233e:	4013      	ands	r3, r2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d171      	bne.n	8002428 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0ea      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b02      	cmp	r3, #2
 800234e:	d137      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x164>
 8002350:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002354:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002358:	fa93 f3a3 	rbit	r3, r3
 800235c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800235e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002360:	fab3 f383 	clz	r3, r3
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b3f      	cmp	r3, #63	@ 0x3f
 8002368:	d802      	bhi.n	8002370 <HAL_RCC_ClockConfig+0x114>
 800236a:	4b4d      	ldr	r3, [pc, #308]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	e00f      	b.n	8002390 <HAL_RCC_ClockConfig+0x134>
 8002370:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002374:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002378:	fa93 f3a3 	rbit	r3, r3
 800237c:	647b      	str	r3, [r7, #68]	@ 0x44
 800237e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002382:	643b      	str	r3, [r7, #64]	@ 0x40
 8002384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002386:	fa93 f3a3 	rbit	r3, r3
 800238a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800238c:	4b44      	ldr	r3, [pc, #272]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002394:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002396:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002398:	fa92 f2a2 	rbit	r2, r2
 800239c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800239e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023a0:	fab2 f282 	clz	r2, r2
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	f042 0220 	orr.w	r2, r2, #32
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f002 021f 	and.w	r2, r2, #31
 80023b0:	2101      	movs	r1, #1
 80023b2:	fa01 f202 	lsl.w	r2, r1, r2
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d135      	bne.n	8002428 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0ae      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
 80023c0:	2302      	movs	r3, #2
 80023c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023c6:	fa93 f3a3 	rbit	r3, r3
 80023ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80023cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ce:	fab3 f383 	clz	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80023d6:	d802      	bhi.n	80023de <HAL_RCC_ClockConfig+0x182>
 80023d8:	4b31      	ldr	r3, [pc, #196]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	e00d      	b.n	80023fa <HAL_RCC_ClockConfig+0x19e>
 80023de:	2302      	movs	r3, #2
 80023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e4:	fa93 f3a3 	rbit	r3, r3
 80023e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ea:	2302      	movs	r3, #2
 80023ec:	623b      	str	r3, [r7, #32]
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	fa93 f3a3 	rbit	r3, r3
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	4b2a      	ldr	r3, [pc, #168]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	2202      	movs	r2, #2
 80023fc:	61ba      	str	r2, [r7, #24]
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	fa92 f2a2 	rbit	r2, r2
 8002404:	617a      	str	r2, [r7, #20]
  return result;
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	fab2 f282 	clz	r2, r2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	f042 0220 	orr.w	r2, r2, #32
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	f002 021f 	and.w	r2, r2, #31
 8002418:	2101      	movs	r1, #1
 800241a:	fa01 f202 	lsl.w	r2, r1, r2
 800241e:	4013      	ands	r3, r2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e07a      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002428:	4b1d      	ldr	r3, [pc, #116]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f023 0203 	bic.w	r2, r3, #3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	491a      	ldr	r1, [pc, #104]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 8002436:	4313      	orrs	r3, r2
 8002438:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800243a:	f7fe fa13 	bl	8000864 <HAL_GetTick>
 800243e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002440:	e00a      	b.n	8002458 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002442:	f7fe fa0f 	bl	8000864 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002450:	4293      	cmp	r3, r2
 8002452:	d901      	bls.n	8002458 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e062      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002458:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <HAL_RCC_ClockConfig+0x244>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 020c 	and.w	r2, r3, #12
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	429a      	cmp	r2, r3
 8002468:	d1eb      	bne.n	8002442 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d215      	bcs.n	80024a4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002478:	4b08      	ldr	r3, [pc, #32]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f023 0207 	bic.w	r2, r3, #7
 8002480:	4906      	ldr	r1, [pc, #24]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002488:	4b04      	ldr	r3, [pc, #16]	@ (800249c <HAL_RCC_ClockConfig+0x240>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d006      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e041      	b.n	800251e <HAL_RCC_ClockConfig+0x2c2>
 800249a:	bf00      	nop
 800249c:	40022000 	.word	0x40022000
 80024a0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0304 	and.w	r3, r3, #4
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d008      	beq.n	80024c2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002528 <HAL_RCC_ClockConfig+0x2cc>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	491a      	ldr	r1, [pc, #104]	@ (8002528 <HAL_RCC_ClockConfig+0x2cc>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d009      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ce:	4b16      	ldr	r3, [pc, #88]	@ (8002528 <HAL_RCC_ClockConfig+0x2cc>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4912      	ldr	r1, [pc, #72]	@ (8002528 <HAL_RCC_ClockConfig+0x2cc>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024e2:	f000 f829 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 80024e6:	4601      	mov	r1, r0
 80024e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002528 <HAL_RCC_ClockConfig+0x2cc>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024f0:	22f0      	movs	r2, #240	@ 0xf0
 80024f2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	fa92 f2a2 	rbit	r2, r2
 80024fa:	60fa      	str	r2, [r7, #12]
  return result;
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	fab2 f282 	clz	r2, r2
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	40d3      	lsrs	r3, r2
 8002506:	4a09      	ldr	r2, [pc, #36]	@ (800252c <HAL_RCC_ClockConfig+0x2d0>)
 8002508:	5cd3      	ldrb	r3, [r2, r3]
 800250a:	fa21 f303 	lsr.w	r3, r1, r3
 800250e:	4a08      	ldr	r2, [pc, #32]	@ (8002530 <HAL_RCC_ClockConfig+0x2d4>)
 8002510:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <HAL_RCC_ClockConfig+0x2d8>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe f974 	bl	8000804 <HAL_InitTick>
  
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3778      	adds	r7, #120	@ 0x78
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40021000 	.word	0x40021000
 800252c:	08007658 	.word	0x08007658
 8002530:	20000000 	.word	0x20000000
 8002534:	20000004 	.word	0x20000004

08002538 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002538:	b480      	push	{r7}
 800253a:	b087      	sub	sp, #28
 800253c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	2300      	movs	r3, #0
 8002544:	60bb      	str	r3, [r7, #8]
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
 800254a:	2300      	movs	r3, #0
 800254c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002552:	4b1f      	ldr	r3, [pc, #124]	@ (80025d0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 030c 	and.w	r3, r3, #12
 800255e:	2b04      	cmp	r3, #4
 8002560:	d002      	beq.n	8002568 <HAL_RCC_GetSysClockFreq+0x30>
 8002562:	2b08      	cmp	r3, #8
 8002564:	d003      	beq.n	800256e <HAL_RCC_GetSysClockFreq+0x36>
 8002566:	e029      	b.n	80025bc <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002568:	4b1a      	ldr	r3, [pc, #104]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800256a:	613b      	str	r3, [r7, #16]
      break;
 800256c:	e029      	b.n	80025c2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	0c9b      	lsrs	r3, r3, #18
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	4a18      	ldr	r2, [pc, #96]	@ (80025d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002578:	5cd3      	ldrb	r3, [r2, r3]
 800257a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800257c:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	f003 030f 	and.w	r3, r3, #15
 8002584:	4a15      	ldr	r2, [pc, #84]	@ (80025dc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002586:	5cd3      	ldrb	r3, [r2, r3]
 8002588:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002594:	4a0f      	ldr	r2, [pc, #60]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	fbb2 f2f3 	udiv	r2, r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e007      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80025a6:	4a0b      	ldr	r2, [pc, #44]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	fb02 f303 	mul.w	r3, r2, r3
 80025b4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	613b      	str	r3, [r7, #16]
      break;
 80025ba:	e002      	b.n	80025c2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025bc:	4b05      	ldr	r3, [pc, #20]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025be:	613b      	str	r3, [r7, #16]
      break;
 80025c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025c2:	693b      	ldr	r3, [r7, #16]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	371c      	adds	r7, #28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	40021000 	.word	0x40021000
 80025d4:	007a1200 	.word	0x007a1200
 80025d8:	08007670 	.word	0x08007670
 80025dc:	08007680 	.word	0x08007680

080025e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025e4:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80025e6:	681b      	ldr	r3, [r3, #0]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000000 	.word	0x20000000

080025f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025fe:	f7ff ffef 	bl	80025e0 <HAL_RCC_GetHCLKFreq>
 8002602:	4601      	mov	r1, r0
 8002604:	4b0b      	ldr	r3, [pc, #44]	@ (8002634 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800260c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002610:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	fa92 f2a2 	rbit	r2, r2
 8002618:	603a      	str	r2, [r7, #0]
  return result;
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	fab2 f282 	clz	r2, r2
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	40d3      	lsrs	r3, r2
 8002624:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002626:	5cd3      	ldrb	r3, [r2, r3]
 8002628:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40021000 	.word	0x40021000
 8002638:	08007668 	.word	0x08007668

0800263c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002642:	f7ff ffcd 	bl	80025e0 <HAL_RCC_GetHCLKFreq>
 8002646:	4601      	mov	r1, r0
 8002648:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002650:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002654:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	fa92 f2a2 	rbit	r2, r2
 800265c:	603a      	str	r2, [r7, #0]
  return result;
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	fab2 f282 	clz	r2, r2
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	40d3      	lsrs	r3, r2
 8002668:	4a04      	ldr	r2, [pc, #16]	@ (800267c <HAL_RCC_GetPCLK2Freq+0x40>)
 800266a:	5cd3      	ldrb	r3, [r2, r3]
 800266c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	08007668 	.word	0x08007668

08002680 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b092      	sub	sp, #72	@ 0x48
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800268c:	2300      	movs	r3, #0
 800268e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 80d2 	beq.w	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a4:	4b4d      	ldr	r3, [pc, #308]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10e      	bne.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b0:	4b4a      	ldr	r3, [pc, #296]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	4a49      	ldr	r2, [pc, #292]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ba:	61d3      	str	r3, [r2, #28]
 80026bc:	4b47      	ldr	r3, [pc, #284]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026c8:	2301      	movs	r3, #1
 80026ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ce:	4b44      	ldr	r3, [pc, #272]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d118      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026da:	4b41      	ldr	r3, [pc, #260]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a40      	ldr	r2, [pc, #256]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e6:	f7fe f8bd 	bl	8000864 <HAL_GetTick>
 80026ea:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ec:	e008      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ee:	f7fe f8b9 	bl	8000864 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b64      	cmp	r3, #100	@ 0x64
 80026fa:	d901      	bls.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e1d4      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002700:	4b37      	ldr	r3, [pc, #220]	@ (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800270c:	4b33      	ldr	r3, [pc, #204]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002714:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 8082 	beq.w	8002822 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002726:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002728:	429a      	cmp	r2, r3
 800272a:	d07a      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800272c:	4b2b      	ldr	r3, [pc, #172]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002736:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800273a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273e:	fa93 f3a3 	rbit	r3, r3
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002746:	fab3 f383 	clz	r3, r3
 800274a:	b2db      	uxtb	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	4b25      	ldr	r3, [pc, #148]	@ (80027e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002750:	4413      	add	r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	461a      	mov	r2, r3
 8002756:	2301      	movs	r3, #1
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800275e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002762:	fa93 f3a3 	rbit	r3, r3
 8002766:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800276a:	fab3 f383 	clz	r3, r3
 800276e:	b2db      	uxtb	r3, r3
 8002770:	461a      	mov	r2, r3
 8002772:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	461a      	mov	r2, r3
 800277a:	2300      	movs	r3, #0
 800277c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800277e:	4a17      	ldr	r2, [pc, #92]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002782:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d049      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278e:	f7fe f869 	bl	8000864 <HAL_GetTick>
 8002792:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002794:	e00a      	b.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002796:	f7fe f865 	bl	8000864 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d901      	bls.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e17e      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80027ac:	2302      	movs	r3, #2
 80027ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80027b8:	2302      	movs	r3, #2
 80027ba:	623b      	str	r3, [r7, #32]
 80027bc:	6a3b      	ldr	r3, [r7, #32]
 80027be:	fa93 f3a3 	rbit	r3, r3
 80027c2:	61fb      	str	r3, [r7, #28]
  return result;
 80027c4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c6:	fab3 f383 	clz	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d108      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80027d6:	4b01      	ldr	r3, [pc, #4]	@ (80027dc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	e00d      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80027dc:	40021000 	.word	0x40021000
 80027e0:	40007000 	.word	0x40007000
 80027e4:	10908100 	.word	0x10908100
 80027e8:	2302      	movs	r3, #2
 80027ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	617b      	str	r3, [r7, #20]
 80027f4:	4b9a      	ldr	r3, [pc, #616]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f8:	2202      	movs	r2, #2
 80027fa:	613a      	str	r2, [r7, #16]
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	fa92 f2a2 	rbit	r2, r2
 8002802:	60fa      	str	r2, [r7, #12]
  return result;
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	fab2 f282 	clz	r2, r2
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	f002 021f 	and.w	r2, r2, #31
 8002816:	2101      	movs	r1, #1
 8002818:	fa01 f202 	lsl.w	r2, r1, r2
 800281c:	4013      	ands	r3, r2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0b9      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002822:	4b8f      	ldr	r3, [pc, #572]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	498c      	ldr	r1, [pc, #560]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002830:	4313      	orrs	r3, r2
 8002832:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002834:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002838:	2b01      	cmp	r3, #1
 800283a:	d105      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800283c:	4b88      	ldr	r3, [pc, #544]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	4a87      	ldr	r2, [pc, #540]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002846:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d008      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002854:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	f023 0203 	bic.w	r2, r3, #3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	497f      	ldr	r1, [pc, #508]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002862:	4313      	orrs	r3, r2
 8002864:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d008      	beq.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002872:	4b7b      	ldr	r3, [pc, #492]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	4978      	ldr	r1, [pc, #480]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002880:	4313      	orrs	r3, r2
 8002882:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d008      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002890:	4b73      	ldr	r3, [pc, #460]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002894:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	4970      	ldr	r1, [pc, #448]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0320 	and.w	r3, r3, #32
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d008      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028ae:	4b6c      	ldr	r3, [pc, #432]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	f023 0210 	bic.w	r2, r3, #16
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	4969      	ldr	r1, [pc, #420]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80028cc:	4b64      	ldr	r3, [pc, #400]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d8:	4961      	ldr	r1, [pc, #388]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d008      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f023 0220 	bic.w	r2, r3, #32
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	495a      	ldr	r1, [pc, #360]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d008      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002908:	4b55      	ldr	r3, [pc, #340]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	4952      	ldr	r1, [pc, #328]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002916:	4313      	orrs	r3, r2
 8002918:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0308 	and.w	r3, r3, #8
 8002922:	2b00      	cmp	r3, #0
 8002924:	d008      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002926:	4b4e      	ldr	r3, [pc, #312]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	494b      	ldr	r1, [pc, #300]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002934:	4313      	orrs	r3, r2
 8002936:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	d008      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002944:	4b46      	ldr	r3, [pc, #280]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002948:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	4943      	ldr	r1, [pc, #268]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002952:	4313      	orrs	r3, r2
 8002954:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800295e:	2b00      	cmp	r3, #0
 8002960:	d008      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002962:	4b3f      	ldr	r3, [pc, #252]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	493c      	ldr	r1, [pc, #240]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800297c:	2b00      	cmp	r3, #0
 800297e:	d008      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002980:	4b37      	ldr	r3, [pc, #220]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002984:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	4934      	ldr	r1, [pc, #208]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800298e:	4313      	orrs	r3, r2
 8002990:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800299a:	2b00      	cmp	r3, #0
 800299c:	d008      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800299e:	4b30      	ldr	r3, [pc, #192]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	492d      	ldr	r1, [pc, #180]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80029bc:	4b28      	ldr	r3, [pc, #160]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c8:	4925      	ldr	r1, [pc, #148]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80029da:	4b21      	ldr	r3, [pc, #132]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	491e      	ldr	r1, [pc, #120]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80029f8:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a04:	4916      	ldr	r1, [pc, #88]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d008      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002a16:	4b12      	ldr	r3, [pc, #72]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a22:	490f      	ldr	r1, [pc, #60]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d008      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a38:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a40:	4907      	ldr	r1, [pc, #28]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00c      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002a52:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	e002      	b.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002a5e:	bf00      	nop
 8002a60:	40021000 	.word	0x40021000
 8002a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a66:	4913      	ldr	r1, [pc, #76]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d008      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002a78:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a84:	490b      	ldr	r1, [pc, #44]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002a96:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aa2:	4904      	ldr	r1, [pc, #16]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3748      	adds	r7, #72	@ 0x48
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e040      	b.n	8002b4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d106      	bne.n	8002ae0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fd fdac 	bl	8000638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2224      	movs	r2, #36	@ 0x24
 8002ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d002      	beq.n	8002b04 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f9fc 	bl	8002efc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f825 	bl	8002b54 <UART_SetConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e01b      	b.n	8002b4c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689a      	ldr	r2, [r3, #8]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fa7b 	bl	8003040 <UART_CheckIdleState>
 8002b4a:	4603      	mov	r3, r0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69db      	ldr	r3, [r3, #28]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	4b92      	ldr	r3, [pc, #584]	@ (8002dc8 <UART_SetConfig+0x274>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	6979      	ldr	r1, [r7, #20]
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a80      	ldr	r2, [pc, #512]	@ (8002dcc <UART_SetConfig+0x278>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d120      	bne.n	8002c12 <UART_SetConfig+0xbe>
 8002bd0:	4b7f      	ldr	r3, [pc, #508]	@ (8002dd0 <UART_SetConfig+0x27c>)
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d817      	bhi.n	8002c0c <UART_SetConfig+0xb8>
 8002bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8002be4 <UART_SetConfig+0x90>)
 8002bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be2:	bf00      	nop
 8002be4:	08002bf5 	.word	0x08002bf5
 8002be8:	08002c01 	.word	0x08002c01
 8002bec:	08002c07 	.word	0x08002c07
 8002bf0:	08002bfb 	.word	0x08002bfb
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	77fb      	strb	r3, [r7, #31]
 8002bf8:	e0b5      	b.n	8002d66 <UART_SetConfig+0x212>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	77fb      	strb	r3, [r7, #31]
 8002bfe:	e0b2      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c00:	2304      	movs	r3, #4
 8002c02:	77fb      	strb	r3, [r7, #31]
 8002c04:	e0af      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c06:	2308      	movs	r3, #8
 8002c08:	77fb      	strb	r3, [r7, #31]
 8002c0a:	e0ac      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c0c:	2310      	movs	r3, #16
 8002c0e:	77fb      	strb	r3, [r7, #31]
 8002c10:	e0a9      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a6f      	ldr	r2, [pc, #444]	@ (8002dd4 <UART_SetConfig+0x280>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d124      	bne.n	8002c66 <UART_SetConfig+0x112>
 8002c1c:	4b6c      	ldr	r3, [pc, #432]	@ (8002dd0 <UART_SetConfig+0x27c>)
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c28:	d011      	beq.n	8002c4e <UART_SetConfig+0xfa>
 8002c2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c2e:	d817      	bhi.n	8002c60 <UART_SetConfig+0x10c>
 8002c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c34:	d011      	beq.n	8002c5a <UART_SetConfig+0x106>
 8002c36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c3a:	d811      	bhi.n	8002c60 <UART_SetConfig+0x10c>
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <UART_SetConfig+0xf4>
 8002c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c44:	d006      	beq.n	8002c54 <UART_SetConfig+0x100>
 8002c46:	e00b      	b.n	8002c60 <UART_SetConfig+0x10c>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	77fb      	strb	r3, [r7, #31]
 8002c4c:	e08b      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	77fb      	strb	r3, [r7, #31]
 8002c52:	e088      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c54:	2304      	movs	r3, #4
 8002c56:	77fb      	strb	r3, [r7, #31]
 8002c58:	e085      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c5a:	2308      	movs	r3, #8
 8002c5c:	77fb      	strb	r3, [r7, #31]
 8002c5e:	e082      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c60:	2310      	movs	r3, #16
 8002c62:	77fb      	strb	r3, [r7, #31]
 8002c64:	e07f      	b.n	8002d66 <UART_SetConfig+0x212>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a5b      	ldr	r2, [pc, #364]	@ (8002dd8 <UART_SetConfig+0x284>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d124      	bne.n	8002cba <UART_SetConfig+0x166>
 8002c70:	4b57      	ldr	r3, [pc, #348]	@ (8002dd0 <UART_SetConfig+0x27c>)
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002c78:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002c7c:	d011      	beq.n	8002ca2 <UART_SetConfig+0x14e>
 8002c7e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002c82:	d817      	bhi.n	8002cb4 <UART_SetConfig+0x160>
 8002c84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c88:	d011      	beq.n	8002cae <UART_SetConfig+0x15a>
 8002c8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c8e:	d811      	bhi.n	8002cb4 <UART_SetConfig+0x160>
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <UART_SetConfig+0x148>
 8002c94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c98:	d006      	beq.n	8002ca8 <UART_SetConfig+0x154>
 8002c9a:	e00b      	b.n	8002cb4 <UART_SetConfig+0x160>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	77fb      	strb	r3, [r7, #31]
 8002ca0:	e061      	b.n	8002d66 <UART_SetConfig+0x212>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	77fb      	strb	r3, [r7, #31]
 8002ca6:	e05e      	b.n	8002d66 <UART_SetConfig+0x212>
 8002ca8:	2304      	movs	r3, #4
 8002caa:	77fb      	strb	r3, [r7, #31]
 8002cac:	e05b      	b.n	8002d66 <UART_SetConfig+0x212>
 8002cae:	2308      	movs	r3, #8
 8002cb0:	77fb      	strb	r3, [r7, #31]
 8002cb2:	e058      	b.n	8002d66 <UART_SetConfig+0x212>
 8002cb4:	2310      	movs	r3, #16
 8002cb6:	77fb      	strb	r3, [r7, #31]
 8002cb8:	e055      	b.n	8002d66 <UART_SetConfig+0x212>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a47      	ldr	r2, [pc, #284]	@ (8002ddc <UART_SetConfig+0x288>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d124      	bne.n	8002d0e <UART_SetConfig+0x1ba>
 8002cc4:	4b42      	ldr	r3, [pc, #264]	@ (8002dd0 <UART_SetConfig+0x27c>)
 8002cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002ccc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002cd0:	d011      	beq.n	8002cf6 <UART_SetConfig+0x1a2>
 8002cd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002cd6:	d817      	bhi.n	8002d08 <UART_SetConfig+0x1b4>
 8002cd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cdc:	d011      	beq.n	8002d02 <UART_SetConfig+0x1ae>
 8002cde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ce2:	d811      	bhi.n	8002d08 <UART_SetConfig+0x1b4>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <UART_SetConfig+0x19c>
 8002ce8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cec:	d006      	beq.n	8002cfc <UART_SetConfig+0x1a8>
 8002cee:	e00b      	b.n	8002d08 <UART_SetConfig+0x1b4>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	77fb      	strb	r3, [r7, #31]
 8002cf4:	e037      	b.n	8002d66 <UART_SetConfig+0x212>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	77fb      	strb	r3, [r7, #31]
 8002cfa:	e034      	b.n	8002d66 <UART_SetConfig+0x212>
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	77fb      	strb	r3, [r7, #31]
 8002d00:	e031      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d02:	2308      	movs	r3, #8
 8002d04:	77fb      	strb	r3, [r7, #31]
 8002d06:	e02e      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d08:	2310      	movs	r3, #16
 8002d0a:	77fb      	strb	r3, [r7, #31]
 8002d0c:	e02b      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a33      	ldr	r2, [pc, #204]	@ (8002de0 <UART_SetConfig+0x28c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d124      	bne.n	8002d62 <UART_SetConfig+0x20e>
 8002d18:	4b2d      	ldr	r3, [pc, #180]	@ (8002dd0 <UART_SetConfig+0x27c>)
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002d20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d24:	d011      	beq.n	8002d4a <UART_SetConfig+0x1f6>
 8002d26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d2a:	d817      	bhi.n	8002d5c <UART_SetConfig+0x208>
 8002d2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d30:	d011      	beq.n	8002d56 <UART_SetConfig+0x202>
 8002d32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d36:	d811      	bhi.n	8002d5c <UART_SetConfig+0x208>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d003      	beq.n	8002d44 <UART_SetConfig+0x1f0>
 8002d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d40:	d006      	beq.n	8002d50 <UART_SetConfig+0x1fc>
 8002d42:	e00b      	b.n	8002d5c <UART_SetConfig+0x208>
 8002d44:	2300      	movs	r3, #0
 8002d46:	77fb      	strb	r3, [r7, #31]
 8002d48:	e00d      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	77fb      	strb	r3, [r7, #31]
 8002d4e:	e00a      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d50:	2304      	movs	r3, #4
 8002d52:	77fb      	strb	r3, [r7, #31]
 8002d54:	e007      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d56:	2308      	movs	r3, #8
 8002d58:	77fb      	strb	r3, [r7, #31]
 8002d5a:	e004      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d5c:	2310      	movs	r3, #16
 8002d5e:	77fb      	strb	r3, [r7, #31]
 8002d60:	e001      	b.n	8002d66 <UART_SetConfig+0x212>
 8002d62:	2310      	movs	r3, #16
 8002d64:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d6e:	d16b      	bne.n	8002e48 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8002d70:	7ffb      	ldrb	r3, [r7, #31]
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d838      	bhi.n	8002de8 <UART_SetConfig+0x294>
 8002d76:	a201      	add	r2, pc, #4	@ (adr r2, 8002d7c <UART_SetConfig+0x228>)
 8002d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7c:	08002da1 	.word	0x08002da1
 8002d80:	08002da9 	.word	0x08002da9
 8002d84:	08002db1 	.word	0x08002db1
 8002d88:	08002de9 	.word	0x08002de9
 8002d8c:	08002db7 	.word	0x08002db7
 8002d90:	08002de9 	.word	0x08002de9
 8002d94:	08002de9 	.word	0x08002de9
 8002d98:	08002de9 	.word	0x08002de9
 8002d9c:	08002dbf 	.word	0x08002dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002da0:	f7ff fc2a 	bl	80025f8 <HAL_RCC_GetPCLK1Freq>
 8002da4:	61b8      	str	r0, [r7, #24]
        break;
 8002da6:	e024      	b.n	8002df2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002da8:	f7ff fc48 	bl	800263c <HAL_RCC_GetPCLK2Freq>
 8002dac:	61b8      	str	r0, [r7, #24]
        break;
 8002dae:	e020      	b.n	8002df2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002db0:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <UART_SetConfig+0x290>)
 8002db2:	61bb      	str	r3, [r7, #24]
        break;
 8002db4:	e01d      	b.n	8002df2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002db6:	f7ff fbbf 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8002dba:	61b8      	str	r0, [r7, #24]
        break;
 8002dbc:	e019      	b.n	8002df2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dc2:	61bb      	str	r3, [r7, #24]
        break;
 8002dc4:	e015      	b.n	8002df2 <UART_SetConfig+0x29e>
 8002dc6:	bf00      	nop
 8002dc8:	efff69f3 	.word	0xefff69f3
 8002dcc:	40013800 	.word	0x40013800
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40004400 	.word	0x40004400
 8002dd8:	40004800 	.word	0x40004800
 8002ddc:	40004c00 	.word	0x40004c00
 8002de0:	40005000 	.word	0x40005000
 8002de4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	77bb      	strb	r3, [r7, #30]
        break;
 8002df0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d073      	beq.n	8002ee0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	005a      	lsls	r2, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	441a      	add	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	2b0f      	cmp	r3, #15
 8002e12:	d916      	bls.n	8002e42 <UART_SetConfig+0x2ee>
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e1a:	d212      	bcs.n	8002e42 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	f023 030f 	bic.w	r3, r3, #15
 8002e24:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	085b      	lsrs	r3, r3, #1
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	89fb      	ldrh	r3, [r7, #14]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	89fa      	ldrh	r2, [r7, #14]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	e04e      	b.n	8002ee0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	77bb      	strb	r3, [r7, #30]
 8002e46:	e04b      	b.n	8002ee0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e48:	7ffb      	ldrb	r3, [r7, #31]
 8002e4a:	2b08      	cmp	r3, #8
 8002e4c:	d827      	bhi.n	8002e9e <UART_SetConfig+0x34a>
 8002e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e54 <UART_SetConfig+0x300>)
 8002e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e54:	08002e79 	.word	0x08002e79
 8002e58:	08002e81 	.word	0x08002e81
 8002e5c:	08002e89 	.word	0x08002e89
 8002e60:	08002e9f 	.word	0x08002e9f
 8002e64:	08002e8f 	.word	0x08002e8f
 8002e68:	08002e9f 	.word	0x08002e9f
 8002e6c:	08002e9f 	.word	0x08002e9f
 8002e70:	08002e9f 	.word	0x08002e9f
 8002e74:	08002e97 	.word	0x08002e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e78:	f7ff fbbe 	bl	80025f8 <HAL_RCC_GetPCLK1Freq>
 8002e7c:	61b8      	str	r0, [r7, #24]
        break;
 8002e7e:	e013      	b.n	8002ea8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e80:	f7ff fbdc 	bl	800263c <HAL_RCC_GetPCLK2Freq>
 8002e84:	61b8      	str	r0, [r7, #24]
        break;
 8002e86:	e00f      	b.n	8002ea8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef8 <UART_SetConfig+0x3a4>)
 8002e8a:	61bb      	str	r3, [r7, #24]
        break;
 8002e8c:	e00c      	b.n	8002ea8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e8e:	f7ff fb53 	bl	8002538 <HAL_RCC_GetSysClockFreq>
 8002e92:	61b8      	str	r0, [r7, #24]
        break;
 8002e94:	e008      	b.n	8002ea8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e9a:	61bb      	str	r3, [r7, #24]
        break;
 8002e9c:	e004      	b.n	8002ea8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	77bb      	strb	r3, [r7, #30]
        break;
 8002ea6:	bf00      	nop
    }

    if (pclk != 0U)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d018      	beq.n	8002ee0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	085a      	lsrs	r2, r3, #1
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	441a      	add	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	2b0f      	cmp	r3, #15
 8002ec6:	d909      	bls.n	8002edc <UART_SetConfig+0x388>
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ece:	d205      	bcs.n	8002edc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	e001      	b.n	8002ee0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002eec:	7fbb      	ldrb	r3, [r7, #30]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3720      	adds	r7, #32
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	007a1200 	.word	0x007a1200

08002efc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00a      	beq.n	8002f26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00a      	beq.n	8002f6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00a      	beq.n	8002fae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb2:	f003 0320 	and.w	r3, r3, #32
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01a      	beq.n	8003012 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ffa:	d10a      	bne.n	8003012 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	605a      	str	r2, [r3, #4]
  }
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b098      	sub	sp, #96	@ 0x60
 8003044:	af02      	add	r7, sp, #8
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003050:	f7fd fc08 	bl	8000864 <HAL_GetTick>
 8003054:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b08      	cmp	r3, #8
 8003062:	d12e      	bne.n	80030c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003064:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800306c:	2200      	movs	r2, #0
 800306e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f88c 	bl	8003190 <UART_WaitOnFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d021      	beq.n	80030c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003086:	e853 3f00 	ldrex	r3, [r3]
 800308a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800308c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800308e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003092:	653b      	str	r3, [r7, #80]	@ 0x50
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800309c:	647b      	str	r3, [r7, #68]	@ 0x44
 800309e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030a4:	e841 2300 	strex	r3, r2, [r1]
 80030a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1e6      	bne.n	800307e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2220      	movs	r2, #32
 80030b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e062      	b.n	8003188 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d149      	bne.n	8003164 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d8:	2200      	movs	r2, #0
 80030da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f856 	bl	8003190 <UART_WaitOnFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d03c      	beq.n	8003164 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	e853 3f00 	ldrex	r3, [r3]
 80030f6:	623b      	str	r3, [r7, #32]
   return(result);
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003108:	633b      	str	r3, [r7, #48]	@ 0x30
 800310a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800310e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003110:	e841 2300 	strex	r3, r2, [r1]
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e6      	bne.n	80030ea <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	3308      	adds	r3, #8
 8003122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	e853 3f00 	ldrex	r3, [r3]
 800312a:	60fb      	str	r3, [r7, #12]
   return(result);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f023 0301 	bic.w	r3, r3, #1
 8003132:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3308      	adds	r3, #8
 800313a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800313c:	61fa      	str	r2, [r7, #28]
 800313e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003140:	69b9      	ldr	r1, [r7, #24]
 8003142:	69fa      	ldr	r2, [r7, #28]
 8003144:	e841 2300 	strex	r3, r2, [r1]
 8003148:	617b      	str	r3, [r7, #20]
   return(result);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1e5      	bne.n	800311c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e011      	b.n	8003188 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3758      	adds	r7, #88	@ 0x58
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	603b      	str	r3, [r7, #0]
 800319c:	4613      	mov	r3, r2
 800319e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a0:	e04f      	b.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031a8:	d04b      	beq.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031aa:	f7fd fb5b 	bl	8000864 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d302      	bcc.n	80031c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e04e      	b.n	8003262 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d037      	beq.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	2b80      	cmp	r3, #128	@ 0x80
 80031d6:	d034      	beq.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b40      	cmp	r3, #64	@ 0x40
 80031dc:	d031      	beq.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d110      	bne.n	800320e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2208      	movs	r2, #8
 80031f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 f838 	bl	800326a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2208      	movs	r2, #8
 80031fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e029      	b.n	8003262 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800321c:	d111      	bne.n	8003242 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f000 f81e 	bl	800326a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2220      	movs	r2, #32
 8003232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e00f      	b.n	8003262 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	69da      	ldr	r2, [r3, #28]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4013      	ands	r3, r2
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	429a      	cmp	r2, r3
 8003250:	bf0c      	ite	eq
 8003252:	2301      	moveq	r3, #1
 8003254:	2300      	movne	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	461a      	mov	r2, r3
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	429a      	cmp	r2, r3
 800325e:	d0a0      	beq.n	80031a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800326a:	b480      	push	{r7}
 800326c:	b095      	sub	sp, #84	@ 0x54
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800327a:	e853 3f00 	ldrex	r3, [r3]
 800327e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003282:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003290:	643b      	str	r3, [r7, #64]	@ 0x40
 8003292:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003294:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003296:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003298:	e841 2300 	strex	r3, r2, [r1]
 800329c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800329e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1e6      	bne.n	8003272 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	3308      	adds	r3, #8
 80032aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ac:	6a3b      	ldr	r3, [r7, #32]
 80032ae:	e853 3f00 	ldrex	r3, [r3]
 80032b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3308      	adds	r3, #8
 80032c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032cc:	e841 2300 	strex	r3, r2, [r1]
 80032d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1e5      	bne.n	80032a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d118      	bne.n	8003312 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	e853 3f00 	ldrex	r3, [r3]
 80032ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f023 0310 	bic.w	r3, r3, #16
 80032f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032fe:	61bb      	str	r3, [r7, #24]
 8003300:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003302:	6979      	ldr	r1, [r7, #20]
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	e841 2300 	strex	r3, r2, [r1]
 800330a:	613b      	str	r3, [r7, #16]
   return(result);
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1e6      	bne.n	80032e0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2220      	movs	r2, #32
 8003316:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003326:	bf00      	nop
 8003328:	3754      	adds	r7, #84	@ 0x54
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f103 0208 	add.w	r2, r3, #8
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800334a:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f103 0208 	add.w	r2, r3, #8
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f103 0208 	add.w	r2, r3, #8
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8003366:	f240 1019 	movw	r0, #281	@ 0x119
 800336a:	f003 fc4b 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8003384:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8003388:	f003 fc3c 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033aa:	d103      	bne.n	80033b4 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	e00c      	b.n	80033ce <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3308      	adds	r3, #8
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	e002      	b.n	80033c2 <vListInsert+0x2e>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d2f6      	bcs.n	80033bc <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 80033fa:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 80033fe:	f003 fc01 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003402:	bf00      	nop
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6892      	ldr	r2, [r2, #8]
 8003420:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6852      	ldr	r2, [r2, #4]
 800342a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	d103      	bne.n	800343e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	1e5a      	subs	r2, r3, #1
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4619      	mov	r1, r3
 8003454:	f240 101d 	movw	r0, #285	@ 0x11d
 8003458:	f003 fc10 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003472:	2301      	movs	r3, #1
 8003474:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003484:	f383 8811 	msr	BASEPRI, r3
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003492:	bf00      	nop
 8003494:	bf00      	nop
 8003496:	e7fd      	b.n	8003494 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d05d      	beq.n	800355a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d059      	beq.n	800355a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ae:	2100      	movs	r1, #0
 80034b0:	fba3 2302 	umull	r2, r3, r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d000      	beq.n	80034ba <xQueueGenericReset+0x52>
 80034b8:	2101      	movs	r1, #1
 80034ba:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d14c      	bne.n	800355a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80034c0:	f001 ff68 	bl	8005394 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034cc:	6939      	ldr	r1, [r7, #16]
 80034ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80034d0:	fb01 f303 	mul.w	r3, r1, r3
 80034d4:	441a      	add	r2, r3
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	2200      	movs	r2, #0
 80034de:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f0:	3b01      	subs	r3, #1
 80034f2:	6939      	ldr	r1, [r7, #16]
 80034f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80034f6:	fb01 f303 	mul.w	r3, r1, r3
 80034fa:	441a      	add	r2, r3
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	22ff      	movs	r2, #255	@ 0xff
 8003504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	22ff      	movs	r2, #255	@ 0xff
 800350c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d114      	bne.n	8003540 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d01a      	beq.n	8003554 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	3310      	adds	r3, #16
 8003522:	4618      	mov	r0, r3
 8003524:	f001 f84c 	bl	80045c0 <xTaskRemoveFromEventList>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d012      	beq.n	8003554 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800352e:	4b18      	ldr	r3, [pc, #96]	@ (8003590 <xQueueGenericReset+0x128>)
 8003530:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	f3bf 8f4f 	dsb	sy
 800353a:	f3bf 8f6f 	isb	sy
 800353e:	e009      	b.n	8003554 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	3310      	adds	r3, #16
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff fef4 	bl	8003332 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	3324      	adds	r3, #36	@ 0x24
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff feef 	bl	8003332 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003554:	f001 ff50 	bl	80053f8 <vPortExitCritical>
 8003558:	e001      	b.n	800355e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10b      	bne.n	800357c <xQueueGenericReset+0x114>
    __asm volatile
 8003564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003568:	f383 8811 	msr	BASEPRI, r3
 800356c:	f3bf 8f6f 	isb	sy
 8003570:	f3bf 8f4f 	dsb	sy
 8003574:	60bb      	str	r3, [r7, #8]
}
 8003576:	bf00      	nop
 8003578:	bf00      	nop
 800357a:	e7fd      	b.n	8003578 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	4619      	mov	r1, r3
 8003580:	2096      	movs	r0, #150	@ 0x96
 8003582:	f003 fb7b 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8003586:	697b      	ldr	r3, [r7, #20]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	e000ed04 	.word	0xe000ed04

08003594 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003594:	b580      	push	{r7, lr}
 8003596:	b08a      	sub	sp, #40	@ 0x28
 8003598:	af02      	add	r7, sp, #8
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	4613      	mov	r3, r2
 80035a0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d02e      	beq.n	800360a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80035ac:	2100      	movs	r1, #0
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	fba3 2302 	umull	r2, r3, r3, r2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d000      	beq.n	80035bc <xQueueGenericCreate+0x28>
 80035ba:	2101      	movs	r1, #1
 80035bc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d123      	bne.n	800360a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80035ca:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80035ce:	d81c      	bhi.n	800360a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	fb02 f303 	mul.w	r3, r2, r3
 80035d8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	3350      	adds	r3, #80	@ 0x50
 80035de:	4618      	mov	r0, r3
 80035e0:	f002 f806 	bl	80055f0 <pvPortMalloc>
 80035e4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01d      	beq.n	8003628 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	3350      	adds	r3, #80	@ 0x50
 80035f4:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035f6:	79fa      	ldrb	r2, [r7, #7]
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	4613      	mov	r3, r2
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	68b9      	ldr	r1, [r7, #8]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f81e 	bl	8003644 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003608:	e00e      	b.n	8003628 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10b      	bne.n	8003628 <xQueueGenericCreate+0x94>
    __asm volatile
 8003610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003614:	f383 8811 	msr	BASEPRI, r3
 8003618:	f3bf 8f6f 	isb	sy
 800361c:	f3bf 8f4f 	dsb	sy
 8003620:	613b      	str	r3, [r7, #16]
}
 8003622:	bf00      	nop
 8003624:	bf00      	nop
 8003626:	e7fd      	b.n	8003624 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	4618      	mov	r0, r3
 800362c:	f003 fcc0 	bl	8006fb0 <SEGGER_SYSVIEW_ShrinkId>
 8003630:	4603      	mov	r3, r0
 8003632:	4619      	mov	r1, r3
 8003634:	2098      	movs	r0, #152	@ 0x98
 8003636:	f003 fb21 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800363a:	69fb      	ldr	r3, [r7, #28]
    }
 800363c:	4618      	mov	r0, r3
 800363e:	3720      	adds	r7, #32
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d103      	bne.n	8003660 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	e002      	b.n	8003666 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003672:	2101      	movs	r1, #1
 8003674:	69b8      	ldr	r0, [r7, #24]
 8003676:	f7ff fef7 	bl	8003468 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003682:	bf00      	nop
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08c      	sub	sp, #48	@ 0x30
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003698:	2300      	movs	r3, #0
 800369a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80036a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10b      	bne.n	80036be <xQueueReceive+0x32>
    __asm volatile
 80036a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036aa:	f383 8811 	msr	BASEPRI, r3
 80036ae:	f3bf 8f6f 	isb	sy
 80036b2:	f3bf 8f4f 	dsb	sy
 80036b6:	623b      	str	r3, [r7, #32]
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	e7fd      	b.n	80036ba <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d103      	bne.n	80036cc <xQueueReceive+0x40>
 80036c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <xQueueReceive+0x44>
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <xQueueReceive+0x46>
 80036d0:	2300      	movs	r3, #0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10b      	bne.n	80036ee <xQueueReceive+0x62>
    __asm volatile
 80036d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036da:	f383 8811 	msr	BASEPRI, r3
 80036de:	f3bf 8f6f 	isb	sy
 80036e2:	f3bf 8f4f 	dsb	sy
 80036e6:	61fb      	str	r3, [r7, #28]
}
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
 80036ec:	e7fd      	b.n	80036ea <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036ee:	f001 f989 	bl	8004a04 <xTaskGetSchedulerState>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <xQueueReceive+0x72>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <xQueueReceive+0x76>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <xQueueReceive+0x78>
 8003702:	2300      	movs	r3, #0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10b      	bne.n	8003720 <xQueueReceive+0x94>
    __asm volatile
 8003708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800370c:	f383 8811 	msr	BASEPRI, r3
 8003710:	f3bf 8f6f 	isb	sy
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	61bb      	str	r3, [r7, #24]
}
 800371a:	bf00      	nop
 800371c:	bf00      	nop
 800371e:	e7fd      	b.n	800371c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003720:	f001 fe38 	bl	8005394 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	2b00      	cmp	r3, #0
 800372e:	d023      	beq.n	8003778 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003734:	f000 f898 	bl	8003868 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373a:	1e5a      	subs	r2, r3, #1
 800373c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00f      	beq.n	8003768 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800374a:	3310      	adds	r3, #16
 800374c:	4618      	mov	r0, r3
 800374e:	f000 ff37 	bl	80045c0 <xTaskRemoveFromEventList>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d007      	beq.n	8003768 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003758:	4b42      	ldr	r3, [pc, #264]	@ (8003864 <xQueueReceive+0x1d8>)
 800375a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f3bf 8f4f 	dsb	sy
 8003764:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003768:	f001 fe46 	bl	80053f8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 800376c:	2101      	movs	r1, #1
 800376e:	20a4      	movs	r0, #164	@ 0xa4
 8003770:	f003 fa84 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8003774:	2301      	movs	r3, #1
 8003776:	e071      	b.n	800385c <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800377e:	f001 fe3b 	bl	80053f8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8003782:	2100      	movs	r1, #0
 8003784:	20a4      	movs	r0, #164	@ 0xa4
 8003786:	f003 fa79 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 800378a:	2300      	movs	r3, #0
 800378c:	e066      	b.n	800385c <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003794:	f107 0310 	add.w	r3, r7, #16
 8003798:	4618      	mov	r0, r3
 800379a:	f000 fff1 	bl	8004780 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800379e:	2301      	movs	r3, #1
 80037a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80037a2:	f001 fe29 	bl	80053f8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80037a6:	f000 fbc3 	bl	8003f30 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80037aa:	f001 fdf3 	bl	8005394 <vPortEnterCritical>
 80037ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037b4:	b25b      	sxtb	r3, r3
 80037b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037ba:	d103      	bne.n	80037c4 <xQueueReceive+0x138>
 80037bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037ca:	b25b      	sxtb	r3, r3
 80037cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037d0:	d103      	bne.n	80037da <xQueueReceive+0x14e>
 80037d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037da:	f001 fe0d 	bl	80053f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037de:	1d3a      	adds	r2, r7, #4
 80037e0:	f107 0310 	add.w	r3, r7, #16
 80037e4:	4611      	mov	r1, r2
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 ffe2 	bl	80047b0 <xTaskCheckForTimeOut>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d123      	bne.n	800383a <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037f4:	f000 f8b0 	bl	8003958 <prvIsQueueEmpty>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d017      	beq.n	800382e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80037fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003800:	3324      	adds	r3, #36	@ 0x24
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	4611      	mov	r1, r2
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fe68 	bl	80044dc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800380c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800380e:	f000 f851 	bl	80038b4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003812:	f000 fb9b 	bl	8003f4c <xTaskResumeAll>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d181      	bne.n	8003720 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800381c:	4b11      	ldr	r3, [pc, #68]	@ (8003864 <xQueueReceive+0x1d8>)
 800381e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	f3bf 8f4f 	dsb	sy
 8003828:	f3bf 8f6f 	isb	sy
 800382c:	e778      	b.n	8003720 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800382e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003830:	f000 f840 	bl	80038b4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003834:	f000 fb8a 	bl	8003f4c <xTaskResumeAll>
 8003838:	e772      	b.n	8003720 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800383a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800383c:	f000 f83a 	bl	80038b4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003840:	f000 fb84 	bl	8003f4c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003844:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003846:	f000 f887 	bl	8003958 <prvIsQueueEmpty>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	f43f af67 	beq.w	8003720 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8003852:	2100      	movs	r1, #0
 8003854:	20a4      	movs	r0, #164	@ 0xa4
 8003856:	f003 fa11 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 800385a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800385c:	4618      	mov	r0, r3
 800385e:	3730      	adds	r7, #48	@ 0x30
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	e000ed04 	.word	0xe000ed04

08003868 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	2b00      	cmp	r3, #0
 8003878:	d018      	beq.n	80038ac <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	441a      	add	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	429a      	cmp	r2, r3
 8003892:	d303      	bcc.n	800389c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68d9      	ldr	r1, [r3, #12]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	461a      	mov	r2, r3
 80038a6:	6838      	ldr	r0, [r7, #0]
 80038a8:	f003 fe4a 	bl	8007540 <memcpy>
    }
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80038bc:	f001 fd6a 	bl	8005394 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038c6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80038c8:	e011      	b.n	80038ee <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d012      	beq.n	80038f8 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3324      	adds	r3, #36	@ 0x24
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fe72 	bl	80045c0 <xTaskRemoveFromEventList>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80038e2:	f000 ffd1 	bl	8004888 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80038ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	dce9      	bgt.n	80038ca <prvUnlockQueue+0x16>
 80038f6:	e000      	b.n	80038fa <prvUnlockQueue+0x46>
                    break;
 80038f8:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	22ff      	movs	r2, #255	@ 0xff
 80038fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8003902:	f001 fd79 	bl	80053f8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003906:	f001 fd45 	bl	8005394 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003910:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003912:	e011      	b.n	8003938 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d012      	beq.n	8003942 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3310      	adds	r3, #16
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fe4d 	bl	80045c0 <xTaskRemoveFromEventList>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800392c:	f000 ffac 	bl	8004888 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003930:	7bbb      	ldrb	r3, [r7, #14]
 8003932:	3b01      	subs	r3, #1
 8003934:	b2db      	uxtb	r3, r3
 8003936:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003938:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800393c:	2b00      	cmp	r3, #0
 800393e:	dce9      	bgt.n	8003914 <prvUnlockQueue+0x60>
 8003940:	e000      	b.n	8003944 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003942:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	22ff      	movs	r2, #255	@ 0xff
 8003948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800394c:	f001 fd54 	bl	80053f8 <vPortExitCritical>
}
 8003950:	bf00      	nop
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003960:	f001 fd18 	bl	8005394 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	2b00      	cmp	r3, #0
 800396a:	d102      	bne.n	8003972 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800396c:	2301      	movs	r3, #1
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	e001      	b.n	8003976 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003976:	f001 fd3f 	bl	80053f8 <vPortExitCritical>

    return xReturn;
 800397a:	68fb      	ldr	r3, [r7, #12]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800398e:	2300      	movs	r3, #0
 8003990:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10b      	bne.n	80039b0 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8003998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	60fb      	str	r3, [r7, #12]
}
 80039aa:	bf00      	nop
 80039ac:	bf00      	nop
 80039ae:	e7fd      	b.n	80039ac <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d024      	beq.n	8003a00 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	e01e      	b.n	80039fa <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80039bc:	4a18      	ldr	r2, [pc, #96]	@ (8003a20 <vQueueAddToRegistry+0x9c>)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4413      	add	r3, r2
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d105      	bne.n	80039d8 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4a13      	ldr	r2, [pc, #76]	@ (8003a20 <vQueueAddToRegistry+0x9c>)
 80039d2:	4413      	add	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
                    break;
 80039d6:	e013      	b.n	8003a00 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10a      	bne.n	80039f4 <vQueueAddToRegistry+0x70>
 80039de:	4a10      	ldr	r2, [pc, #64]	@ (8003a20 <vQueueAddToRegistry+0x9c>)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d104      	bne.n	80039f4 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003a20 <vQueueAddToRegistry+0x9c>)
 80039f0:	4413      	add	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	3301      	adds	r3, #1
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	2b07      	cmp	r3, #7
 80039fe:	d9dd      	bls.n	80039bc <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d005      	beq.n	8003a12 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8003a12:	20b6      	movs	r0, #182	@ 0xb6
 8003a14:	f003 f8f6 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003a18:	bf00      	nop
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20000120 	.word	0x20000120

08003a24 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003a34:	f001 fcae 	bl	8005394 <vPortEnterCritical>
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a3e:	b25b      	sxtb	r3, r3
 8003a40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a44:	d103      	bne.n	8003a4e <vQueueWaitForMessageRestricted+0x2a>
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a54:	b25b      	sxtb	r3, r3
 8003a56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a5a:	d103      	bne.n	8003a64 <vQueueWaitForMessageRestricted+0x40>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a64:	f001 fcc8 	bl	80053f8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d106      	bne.n	8003a7e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	3324      	adds	r3, #36	@ 0x24
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	68b9      	ldr	r1, [r7, #8]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 fd57 	bl	800452c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003a7e:	6978      	ldr	r0, [r7, #20]
 8003a80:	f7ff ff18 	bl	80038b4 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8003a84:	20b9      	movs	r0, #185	@ 0xb9
 8003a86:	f003 f8bd 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003a8a:	bf00      	nop
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b08a      	sub	sp, #40	@ 0x28
 8003a96:	af04      	add	r7, sp, #16
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f001 fda3 	bl	80055f0 <pvPortMalloc>
 8003aaa:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d013      	beq.n	8003ada <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003ab2:	2058      	movs	r0, #88	@ 0x58
 8003ab4:	f001 fd9c 	bl	80055f0 <pvPortMalloc>
 8003ab8:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003ac0:	2258      	movs	r2, #88	@ 0x58
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	6978      	ldr	r0, [r7, #20]
 8003ac6:	f003 fd0e 	bl	80074e6 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ad0:	e005      	b.n	8003ade <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003ad2:	6938      	ldr	r0, [r7, #16]
 8003ad4:	f001 febe 	bl	8005854 <vPortFree>
 8003ad8:	e001      	b.n	8003ade <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00d      	beq.n	8003b00 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	9303      	str	r3, [sp, #12]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	9302      	str	r3, [sp, #8]
 8003aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aee:	9301      	str	r3, [sp, #4]
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	68b9      	ldr	r1, [r7, #8]
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 f82d 	bl	8003b5a <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8003b00:	697b      	ldr	r3, [r7, #20]
    }
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b088      	sub	sp, #32
 8003b0e:	af02      	add	r7, sp, #8
 8003b10:	60f8      	str	r0, [r7, #12]
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8003b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1a:	9301      	str	r3, [sp, #4]
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	68b9      	ldr	r1, [r7, #8]
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f7ff ffb3 	bl	8003a92 <prvCreateTask>
 8003b2c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8003b34:	6938      	ldr	r0, [r7, #16]
 8003b36:	f000 f8a1 	bl	8003c7c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	e002      	b.n	8003b46 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b44:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	20c2      	movs	r0, #194	@ 0xc2
 8003b4c:	f003 f896 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003b50:	697b      	ldr	r3, [r7, #20]
    }
 8003b52:	4618      	mov	r0, r3
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b088      	sub	sp, #32
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
 8003b66:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8003b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	461a      	mov	r2, r3
 8003b72:	21a5      	movs	r1, #165	@ 0xa5
 8003b74:	f003 fcb7 	bl	80074e6 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8003b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b82:	3b01      	subs	r3, #1
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	f023 0307 	bic.w	r3, r3, #7
 8003b90:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00b      	beq.n	8003bb4 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8003b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba0:	f383 8811 	msr	BASEPRI, r3
 8003ba4:	f3bf 8f6f 	isb	sy
 8003ba8:	f3bf 8f4f 	dsb	sy
 8003bac:	617b      	str	r3, [r7, #20]
}
 8003bae:	bf00      	nop
 8003bb0:	bf00      	nop
 8003bb2:	e7fd      	b.n	8003bb0 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01e      	beq.n	8003bf8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	e012      	b.n	8003be6 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	7819      	ldrb	r1, [r3, #0]
 8003bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	4413      	add	r3, r2
 8003bce:	3334      	adds	r3, #52	@ 0x34
 8003bd0:	460a      	mov	r2, r1
 8003bd2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	4413      	add	r3, r2
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d006      	beq.n	8003bee <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	3301      	adds	r3, #1
 8003be4:	61fb      	str	r3, [r7, #28]
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	2b09      	cmp	r3, #9
 8003bea:	d9e9      	bls.n	8003bc0 <prvInitialiseNewTask+0x66>
 8003bec:	e000      	b.n	8003bf0 <prvInitialiseNewTask+0x96>
            {
                break;
 8003bee:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8003bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d90b      	bls.n	8003c16 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8003bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	613b      	str	r3, [r7, #16]
}
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	e7fd      	b.n	8003c12 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d901      	bls.n	8003c20 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c1c:	2304      	movs	r3, #4
 8003c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c24:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c2a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff fba0 	bl	8003376 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	3318      	adds	r3, #24
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fb9b 	bl	8003376 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c44:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8003c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c48:	f1c3 0205 	rsb	r2, r3, #5
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c54:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	68f9      	ldr	r1, [r7, #12]
 8003c5a:	69b8      	ldr	r0, [r7, #24]
 8003c5c:	f001 fa1a 	bl	8005094 <pxPortInitialiseStack>
 8003c60:	4602      	mov	r2, r0
 8003c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c64:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8003c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c70:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003c72:	bf00      	nop
 8003c74:	3720      	adds	r7, #32
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8003c7c:	b5b0      	push	{r4, r5, r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8003c84:	f001 fb86 	bl	8005394 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8003c88:	4b50      	ldr	r3, [pc, #320]	@ (8003dcc <prvAddNewTaskToReadyList+0x150>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	4a4f      	ldr	r2, [pc, #316]	@ (8003dcc <prvAddNewTaskToReadyList+0x150>)
 8003c90:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8003c92:	4b4f      	ldr	r3, [pc, #316]	@ (8003dd0 <prvAddNewTaskToReadyList+0x154>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d109      	bne.n	8003cae <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8003c9a:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd0 <prvAddNewTaskToReadyList+0x154>)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8003dcc <prvAddNewTaskToReadyList+0x150>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d110      	bne.n	8003cca <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8003ca8:	f000 fe12 	bl	80048d0 <prvInitialiseTaskLists>
 8003cac:	e00d      	b.n	8003cca <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8003cae:	4b49      	ldr	r3, [pc, #292]	@ (8003dd4 <prvAddNewTaskToReadyList+0x158>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003cb6:	4b46      	ldr	r3, [pc, #280]	@ (8003dd0 <prvAddNewTaskToReadyList+0x154>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d802      	bhi.n	8003cca <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8003cc4:	4a42      	ldr	r2, [pc, #264]	@ (8003dd0 <prvAddNewTaskToReadyList+0x154>)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8003cca:	4b43      	ldr	r3, [pc, #268]	@ (8003dd8 <prvAddNewTaskToReadyList+0x15c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	4a41      	ldr	r2, [pc, #260]	@ (8003dd8 <prvAddNewTaskToReadyList+0x15c>)
 8003cd2:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003cd4:	4b40      	ldr	r3, [pc, #256]	@ (8003dd8 <prvAddNewTaskToReadyList+0x15c>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d016      	beq.n	8003d10 <prvAddNewTaskToReadyList+0x94>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f003 f83d 	bl	8006d64 <SEGGER_SYSVIEW_OnTaskCreate>
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfa:	461d      	mov	r5, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	461c      	mov	r4, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d06:	1ae3      	subs	r3, r4, r3
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	462b      	mov	r3, r5
 8003d0c:	f003 fb52 	bl	80073b4 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f003 f8aa 	bl	8006e6c <SEGGER_SYSVIEW_OnTaskStartReady>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	4b2e      	ldr	r3, [pc, #184]	@ (8003ddc <prvAddNewTaskToReadyList+0x160>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	4a2d      	ldr	r2, [pc, #180]	@ (8003ddc <prvAddNewTaskToReadyList+0x160>)
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d2e:	492c      	ldr	r1, [pc, #176]	@ (8003de0 <prvAddNewTaskToReadyList+0x164>)
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	609a      	str	r2, [r3, #8]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	60da      	str	r2, [r3, #12]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	3204      	adds	r2, #4
 8003d56:	605a      	str	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	1d1a      	adds	r2, r3, #4
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8003de0 <prvAddNewTaskToReadyList+0x164>)
 8003d6e:	441a      	add	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	615a      	str	r2, [r3, #20]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d78:	4919      	ldr	r1, [pc, #100]	@ (8003de0 <prvAddNewTaskToReadyList+0x164>)
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d8a:	1c59      	adds	r1, r3, #1
 8003d8c:	4814      	ldr	r0, [pc, #80]	@ (8003de0 <prvAddNewTaskToReadyList+0x164>)
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4403      	add	r3, r0
 8003d98:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8003d9a:	f001 fb2d 	bl	80053f8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8003d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd4 <prvAddNewTaskToReadyList+0x158>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00e      	beq.n	8003dc4 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8003da6:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd0 <prvAddNewTaskToReadyList+0x154>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d207      	bcs.n	8003dc4 <prvAddNewTaskToReadyList+0x148>
 8003db4:	4b0b      	ldr	r3, [pc, #44]	@ (8003de4 <prvAddNewTaskToReadyList+0x168>)
 8003db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	f3bf 8f4f 	dsb	sy
 8003dc0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bdb0      	pop	{r4, r5, r7, pc}
 8003dcc:	20000238 	.word	0x20000238
 8003dd0:	20000160 	.word	0x20000160
 8003dd4:	20000244 	.word	0x20000244
 8003dd8:	20000254 	.word	0x20000254
 8003ddc:	20000240 	.word	0x20000240
 8003de0:	20000164 	.word	0x20000164
 8003de4:	e000ed04 	.word	0xe000ed04

08003de8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08a      	sub	sp, #40	@ 0x28
 8003dec:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8003dee:	2301      	movs	r3, #1
 8003df0:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	e011      	b.n	8003e20 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8003dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8003e70 <prvCreateIdleTasks+0x88>)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	4413      	add	r3, r2
 8003e02:	7819      	ldrb	r1, [r3, #0]
 8003e04:	1d3a      	adds	r2, r7, #4
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	4413      	add	r3, r2
 8003e0a:	460a      	mov	r2, r1
 8003e0c:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8003e0e:	1d3a      	adds	r2, r7, #4
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	4413      	add	r3, r2
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d006      	beq.n	8003e28 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	2b09      	cmp	r3, #9
 8003e24:	ddea      	ble.n	8003dfc <prvCreateIdleTasks+0x14>
 8003e26:	e000      	b.n	8003e2a <prvCreateIdleTasks+0x42>
        {
            break;
 8003e28:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	e015      	b.n	8003e5c <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8003e30:	4b10      	ldr	r3, [pc, #64]	@ (8003e74 <prvCreateIdleTasks+0x8c>)
 8003e32:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4a0f      	ldr	r2, [pc, #60]	@ (8003e78 <prvCreateIdleTasks+0x90>)
 8003e3a:	4413      	add	r3, r2
 8003e3c:	1d39      	adds	r1, r7, #4
 8003e3e:	9301      	str	r3, [sp, #4]
 8003e40:	2300      	movs	r3, #0
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	2300      	movs	r3, #0
 8003e46:	2282      	movs	r2, #130	@ 0x82
 8003e48:	6938      	ldr	r0, [r7, #16]
 8003e4a:	f7ff fe5e 	bl	8003b0a <xTaskCreate>
 8003e4e:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d006      	beq.n	8003e64 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	61bb      	str	r3, [r7, #24]
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	dde6      	ble.n	8003e30 <prvCreateIdleTasks+0x48>
 8003e62:	e000      	b.n	8003e66 <prvCreateIdleTasks+0x7e>
        {
            break;
 8003e64:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8003e66:	69fb      	ldr	r3, [r7, #28]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3720      	adds	r7, #32
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	08007588 	.word	0x08007588
 8003e74:	080048a1 	.word	0x080048a1
 8003e78:	2000025c 	.word	0x2000025c

08003e7c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8003e82:	f7ff ffb1 	bl	8003de8 <prvCreateIdleTasks>
 8003e86:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d102      	bne.n	8003e94 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8003e8e:	f000 fe69 	bl	8004b64 <xTimerCreateTimerTask>
 8003e92:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d124      	bne.n	8003ee4 <vTaskStartScheduler+0x68>
    __asm volatile
 8003e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e9e:	f383 8811 	msr	BASEPRI, r3
 8003ea2:	f3bf 8f6f 	isb	sy
 8003ea6:	f3bf 8f4f 	dsb	sy
 8003eaa:	60bb      	str	r3, [r7, #8]
}
 8003eac:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003eae:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <vTaskStartScheduler+0x9c>)
 8003eb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003eb4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003eb6:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <vTaskStartScheduler+0xa0>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ebc:	4b18      	ldr	r3, [pc, #96]	@ (8003f20 <vTaskStartScheduler+0xa4>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003ec2:	4b18      	ldr	r3, [pc, #96]	@ (8003f24 <vTaskStartScheduler+0xa8>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	4b18      	ldr	r3, [pc, #96]	@ (8003f28 <vTaskStartScheduler+0xac>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d102      	bne.n	8003ed4 <vTaskStartScheduler+0x58>
 8003ece:	f002 ff2d 	bl	8006d2c <SEGGER_SYSVIEW_OnIdle>
 8003ed2:	e004      	b.n	8003ede <vTaskStartScheduler+0x62>
 8003ed4:	4b14      	ldr	r3, [pc, #80]	@ (8003f28 <vTaskStartScheduler+0xac>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f002 ff85 	bl	8006de8 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8003ede:	f001 f969 	bl	80051b4 <xPortStartScheduler>
 8003ee2:	e00f      	b.n	8003f04 <vTaskStartScheduler+0x88>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003eea:	d10b      	bne.n	8003f04 <vTaskStartScheduler+0x88>
    __asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	607b      	str	r3, [r7, #4]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <vTaskStartScheduler+0x84>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003f04:	4b09      	ldr	r3, [pc, #36]	@ (8003f2c <vTaskStartScheduler+0xb0>)
 8003f06:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8003f08:	20cd      	movs	r0, #205	@ 0xcd
 8003f0a:	f002 fe7b 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003f0e:	bf00      	nop
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20000258 	.word	0x20000258
 8003f1c:	20000244 	.word	0x20000244
 8003f20:	2000023c 	.word	0x2000023c
 8003f24:	2000025c 	.word	0x2000025c
 8003f28:	20000160 	.word	0x20000160
 8003f2c:	08007690 	.word	0x08007690

08003f30 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8003f34:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <vTaskSuspendAll+0x18>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	4a03      	ldr	r2, [pc, #12]	@ (8003f48 <vTaskSuspendAll+0x18>)
 8003f3c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8003f3e:	20cf      	movs	r0, #207	@ 0xcf
 8003f40:	f002 fe60 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20000260 	.word	0x20000260

08003f4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8003f5a:	f001 fa1b 	bl	8005394 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8003f5e:	2300      	movs	r3, #0
 8003f60:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8003f62:	4b7a      	ldr	r3, [pc, #488]	@ (800414c <xTaskResumeAll+0x200>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10b      	bne.n	8003f82 <xTaskResumeAll+0x36>
    __asm volatile
 8003f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	603b      	str	r3, [r7, #0]
}
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	e7fd      	b.n	8003f7e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8003f82:	4b72      	ldr	r3, [pc, #456]	@ (800414c <xTaskResumeAll+0x200>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	4a70      	ldr	r2, [pc, #448]	@ (800414c <xTaskResumeAll+0x200>)
 8003f8a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003f8c:	4b6f      	ldr	r3, [pc, #444]	@ (800414c <xTaskResumeAll+0x200>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f040 80ce 	bne.w	8004132 <xTaskResumeAll+0x1e6>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f96:	4b6e      	ldr	r3, [pc, #440]	@ (8004150 <xTaskResumeAll+0x204>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 80c9 	beq.w	8004132 <xTaskResumeAll+0x1e6>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fa0:	e092      	b.n	80040c8 <xTaskResumeAll+0x17c>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003fa2:	4b6c      	ldr	r3, [pc, #432]	@ (8004154 <xTaskResumeAll+0x208>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	6a12      	ldr	r2, [r2, #32]
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	69d2      	ldr	r2, [r2, #28]
 8003fc2:	605a      	str	r2, [r3, #4]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	3318      	adds	r3, #24
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d103      	bne.n	8003fd8 <xTaskResumeAll+0x8c>
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	6a1a      	ldr	r2, [r3, #32]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	605a      	str	r2, [r3, #4]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	1e5a      	subs	r2, r3, #1
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	60bb      	str	r3, [r7, #8]
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	68d2      	ldr	r2, [r2, #12]
 8003ff6:	609a      	str	r2, [r3, #8]
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	6892      	ldr	r2, [r2, #8]
 8004000:	605a      	str	r2, [r3, #4]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	3304      	adds	r3, #4
 800400a:	429a      	cmp	r2, r3
 800400c:	d103      	bne.n	8004016 <xTaskResumeAll+0xca>
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	605a      	str	r2, [r3, #4]
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	2200      	movs	r2, #0
 800401a:	615a      	str	r2, [r3, #20]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	1e5a      	subs	r2, r3, #1
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	4618      	mov	r0, r3
 800402a:	f002 ff1f 	bl	8006e6c <SEGGER_SYSVIEW_OnTaskStartReady>
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	2201      	movs	r2, #1
 8004034:	409a      	lsls	r2, r3
 8004036:	4b48      	ldr	r3, [pc, #288]	@ (8004158 <xTaskResumeAll+0x20c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4313      	orrs	r3, r2
 800403c:	4a46      	ldr	r2, [pc, #280]	@ (8004158 <xTaskResumeAll+0x20c>)
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004044:	4945      	ldr	r1, [pc, #276]	@ (800415c <xTaskResumeAll+0x210>)
 8004046:	4613      	mov	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	4413      	add	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	3304      	adds	r3, #4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	607b      	str	r3, [r7, #4]
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	609a      	str	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	60da      	str	r2, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	3204      	adds	r2, #4
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	1d1a      	adds	r2, r3, #4
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	609a      	str	r2, [r3, #8]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4a36      	ldr	r2, [pc, #216]	@ (800415c <xTaskResumeAll+0x210>)
 8004084:	441a      	add	r2, r3
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	615a      	str	r2, [r3, #20]
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800408e:	4933      	ldr	r1, [pc, #204]	@ (800415c <xTaskResumeAll+0x210>)
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80040a0:	1c59      	adds	r1, r3, #1
 80040a2:	482e      	ldr	r0, [pc, #184]	@ (800415c <xTaskResumeAll+0x210>)
 80040a4:	4613      	mov	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4403      	add	r3, r0
 80040ae:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004160 <xTaskResumeAll+0x214>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d904      	bls.n	80040c8 <xTaskResumeAll+0x17c>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80040be:	4a29      	ldr	r2, [pc, #164]	@ (8004164 <xTaskResumeAll+0x218>)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	2101      	movs	r1, #1
 80040c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040c8:	4b22      	ldr	r3, [pc, #136]	@ (8004154 <xTaskResumeAll+0x208>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f47f af68 	bne.w	8003fa2 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <xTaskResumeAll+0x190>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80040d8:	f000 fc78 	bl	80049cc <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040dc:	4b22      	ldr	r3, [pc, #136]	@ (8004168 <xTaskResumeAll+0x21c>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d012      	beq.n	800410e <xTaskResumeAll+0x1c2>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80040e8:	f000 f86a 	bl	80041c0 <xTaskIncrementTick>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d004      	beq.n	80040fc <xTaskResumeAll+0x1b0>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80040f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004164 <xTaskResumeAll+0x218>)
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	2101      	movs	r1, #1
 80040f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	3b01      	subs	r3, #1
 8004100:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1ef      	bne.n	80040e8 <xTaskResumeAll+0x19c>

                            xPendedTicks = 0;
 8004108:	4b17      	ldr	r3, [pc, #92]	@ (8004168 <xTaskResumeAll+0x21c>)
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800410e:	4a15      	ldr	r2, [pc, #84]	@ (8004164 <xTaskResumeAll+0x218>)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <xTaskResumeAll+0x1e6>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800411a:	2301      	movs	r3, #1
 800411c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800411e:	4b10      	ldr	r3, [pc, #64]	@ (8004160 <xTaskResumeAll+0x214>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4b12      	ldr	r3, [pc, #72]	@ (800416c <xTaskResumeAll+0x220>)
 8004124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	f3bf 8f4f 	dsb	sy
 800412e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004132:	f001 f961 	bl	80053f8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	4619      	mov	r1, r3
 800413a:	20d0      	movs	r0, #208	@ 0xd0
 800413c:	f002 fd9e 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8004140:	69bb      	ldr	r3, [r7, #24]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3720      	adds	r7, #32
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000260 	.word	0x20000260
 8004150:	20000238 	.word	0x20000238
 8004154:	200001f8 	.word	0x200001f8
 8004158:	20000240 	.word	0x20000240
 800415c:	20000164 	.word	0x20000164
 8004160:	20000160 	.word	0x20000160
 8004164:	2000024c 	.word	0x2000024c
 8004168:	20000248 	.word	0x20000248
 800416c:	e000ed04 	.word	0xe000ed04

08004170 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004176:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <xTaskGetTickCount+0x20>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 800417c:	6879      	ldr	r1, [r7, #4]
 800417e:	20d1      	movs	r0, #209	@ 0xd1
 8004180:	f002 fd7c 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8004184:	687b      	ldr	r3, [r7, #4]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	2000023c 	.word	0x2000023c

08004194 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800419a:	f001 f9e7 	bl	800556c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800419e:	2300      	movs	r3, #0
 80041a0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80041a2:	4b06      	ldr	r3, [pc, #24]	@ (80041bc <xTaskGetTickCountFromISR+0x28>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 80041a8:	6839      	ldr	r1, [r7, #0]
 80041aa:	20d2      	movs	r0, #210	@ 0xd2
 80041ac:	f002 fd66 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80041b0:	683b      	ldr	r3, [r7, #0]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	2000023c 	.word	0x2000023c

080041c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08a      	sub	sp, #40	@ 0x28
 80041c4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80041c6:	2300      	movs	r3, #0
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80041ca:	4b83      	ldr	r3, [pc, #524]	@ (80043d8 <xTaskIncrementTick+0x218>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f040 80f3 	bne.w	80043ba <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041d4:	4b81      	ldr	r3, [pc, #516]	@ (80043dc <xTaskIncrementTick+0x21c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	3301      	adds	r3, #1
 80041da:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80041dc:	4a7f      	ldr	r2, [pc, #508]	@ (80043dc <xTaskIncrementTick+0x21c>)
 80041de:	6a3b      	ldr	r3, [r7, #32]
 80041e0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d121      	bne.n	800422c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80041e8:	4b7d      	ldr	r3, [pc, #500]	@ (80043e0 <xTaskIncrementTick+0x220>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00b      	beq.n	800420a <xTaskIncrementTick+0x4a>
    __asm volatile
 80041f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f6:	f383 8811 	msr	BASEPRI, r3
 80041fa:	f3bf 8f6f 	isb	sy
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	607b      	str	r3, [r7, #4]
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop
 8004208:	e7fd      	b.n	8004206 <xTaskIncrementTick+0x46>
 800420a:	4b75      	ldr	r3, [pc, #468]	@ (80043e0 <xTaskIncrementTick+0x220>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	61fb      	str	r3, [r7, #28]
 8004210:	4b74      	ldr	r3, [pc, #464]	@ (80043e4 <xTaskIncrementTick+0x224>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a72      	ldr	r2, [pc, #456]	@ (80043e0 <xTaskIncrementTick+0x220>)
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	4a72      	ldr	r2, [pc, #456]	@ (80043e4 <xTaskIncrementTick+0x224>)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	4b72      	ldr	r3, [pc, #456]	@ (80043e8 <xTaskIncrementTick+0x228>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	4a70      	ldr	r2, [pc, #448]	@ (80043e8 <xTaskIncrementTick+0x228>)
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	f000 fbd0 	bl	80049cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800422c:	4b6f      	ldr	r3, [pc, #444]	@ (80043ec <xTaskIncrementTick+0x22c>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6a3a      	ldr	r2, [r7, #32]
 8004232:	429a      	cmp	r2, r3
 8004234:	f0c0 80ac 	bcc.w	8004390 <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004238:	4b69      	ldr	r3, [pc, #420]	@ (80043e0 <xTaskIncrementTick+0x220>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d104      	bne.n	800424c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004242:	4b6a      	ldr	r3, [pc, #424]	@ (80043ec <xTaskIncrementTick+0x22c>)
 8004244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004248:	601a      	str	r2, [r3, #0]
                    break;
 800424a:	e0a1      	b.n	8004390 <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800424c:	4b64      	ldr	r3, [pc, #400]	@ (80043e0 <xTaskIncrementTick+0x220>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800425c:	6a3a      	ldr	r2, [r7, #32]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	429a      	cmp	r2, r3
 8004262:	d203      	bcs.n	800426c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004264:	4a61      	ldr	r2, [pc, #388]	@ (80043ec <xTaskIncrementTick+0x22c>)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	6013      	str	r3, [r2, #0]
                        break;
 800426a:	e091      	b.n	8004390 <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	613b      	str	r3, [r7, #16]
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	68d2      	ldr	r2, [r2, #12]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	6892      	ldr	r2, [r2, #8]
 8004284:	605a      	str	r2, [r3, #4]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	3304      	adds	r3, #4
 800428e:	429a      	cmp	r2, r3
 8004290:	d103      	bne.n	800429a <xTaskIncrementTick+0xda>
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	605a      	str	r2, [r3, #4]
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	2200      	movs	r2, #0
 800429e:	615a      	str	r2, [r3, #20]
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	1e5a      	subs	r2, r3, #1
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d01e      	beq.n	80042f0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	6a12      	ldr	r2, [r2, #32]
 80042c0:	609a      	str	r2, [r3, #8]
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	69d2      	ldr	r2, [r2, #28]
 80042ca:	605a      	str	r2, [r3, #4]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	3318      	adds	r3, #24
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d103      	bne.n	80042e0 <xTaskIncrementTick+0x120>
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	6a1a      	ldr	r2, [r3, #32]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	605a      	str	r2, [r3, #4]
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2200      	movs	r2, #0
 80042e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	1e5a      	subs	r2, r3, #1
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f002 fdba 	bl	8006e6c <SEGGER_SYSVIEW_OnTaskStartReady>
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	2201      	movs	r2, #1
 80042fe:	409a      	lsls	r2, r3
 8004300:	4b3b      	ldr	r3, [pc, #236]	@ (80043f0 <xTaskIncrementTick+0x230>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4313      	orrs	r3, r2
 8004306:	4a3a      	ldr	r2, [pc, #232]	@ (80043f0 <xTaskIncrementTick+0x230>)
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800430e:	4939      	ldr	r1, [pc, #228]	@ (80043f4 <xTaskIncrementTick+0x234>)
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	3304      	adds	r3, #4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60bb      	str	r3, [r7, #8]
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	609a      	str	r2, [r3, #8]
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	689a      	ldr	r2, [r3, #8]
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	60da      	str	r2, [r3, #12]
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	3204      	adds	r2, #4
 8004336:	605a      	str	r2, [r3, #4]
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1d1a      	adds	r2, r3, #4
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	609a      	str	r2, [r3, #8]
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004344:	4613      	mov	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4a29      	ldr	r2, [pc, #164]	@ (80043f4 <xTaskIncrementTick+0x234>)
 800434e:	441a      	add	r2, r3
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	615a      	str	r2, [r3, #20]
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004358:	4926      	ldr	r1, [pc, #152]	@ (80043f4 <xTaskIncrementTick+0x234>)
 800435a:	4613      	mov	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800436a:	1c59      	adds	r1, r3, #1
 800436c:	4821      	ldr	r0, [pc, #132]	@ (80043f4 <xTaskIncrementTick+0x234>)
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4403      	add	r3, r0
 8004378:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800437e:	4b1e      	ldr	r3, [pc, #120]	@ (80043f8 <xTaskIncrementTick+0x238>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004384:	429a      	cmp	r2, r3
 8004386:	f67f af57 	bls.w	8004238 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800438a:	2301      	movs	r3, #1
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800438e:	e753      	b.n	8004238 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004390:	4b19      	ldr	r3, [pc, #100]	@ (80043f8 <xTaskIncrementTick+0x238>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004396:	4917      	ldr	r1, [pc, #92]	@ (80043f4 <xTaskIncrementTick+0x234>)
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d901      	bls.n	80043ac <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 80043a8:	2301      	movs	r3, #1
 80043aa:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80043ac:	4b13      	ldr	r3, [pc, #76]	@ (80043fc <xTaskIncrementTick+0x23c>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d007      	beq.n	80043c4 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 80043b4:	2301      	movs	r3, #1
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043b8:	e004      	b.n	80043c4 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80043ba:	4b11      	ldr	r3, [pc, #68]	@ (8004400 <xTaskIncrementTick+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	3301      	adds	r3, #1
 80043c0:	4a0f      	ldr	r2, [pc, #60]	@ (8004400 <xTaskIncrementTick+0x240>)
 80043c2:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80043c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c6:	4619      	mov	r1, r3
 80043c8:	20db      	movs	r0, #219	@ 0xdb
 80043ca:	f002 fc57 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3728      	adds	r7, #40	@ 0x28
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20000260 	.word	0x20000260
 80043dc:	2000023c 	.word	0x2000023c
 80043e0:	200001f0 	.word	0x200001f0
 80043e4:	200001f4 	.word	0x200001f4
 80043e8:	20000250 	.word	0x20000250
 80043ec:	20000258 	.word	0x20000258
 80043f0:	20000240 	.word	0x20000240
 80043f4:	20000164 	.word	0x20000164
 80043f8:	20000160 	.word	0x20000160
 80043fc:	2000024c 	.word	0x2000024c
 8004400:	20000248 	.word	0x20000248

08004404 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800440a:	4b2e      	ldr	r3, [pc, #184]	@ (80044c4 <vTaskSwitchContext+0xc0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004412:	4b2d      	ldr	r3, [pc, #180]	@ (80044c8 <vTaskSwitchContext+0xc4>)
 8004414:	2201      	movs	r2, #1
 8004416:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004418:	e04f      	b.n	80044ba <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 800441a:	4b2b      	ldr	r3, [pc, #172]	@ (80044c8 <vTaskSwitchContext+0xc4>)
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004420:	4b2a      	ldr	r3, [pc, #168]	@ (80044cc <vTaskSwitchContext+0xc8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800442e:	7afb      	ldrb	r3, [r7, #11]
 8004430:	f1c3 031f 	rsb	r3, r3, #31
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	4926      	ldr	r1, [pc, #152]	@ (80044d0 <vTaskSwitchContext+0xcc>)
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4613      	mov	r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10b      	bne.n	8004462 <vTaskSwitchContext+0x5e>
    __asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	607b      	str	r3, [r7, #4]
}
 800445c:	bf00      	nop
 800445e:	bf00      	nop
 8004460:	e7fd      	b.n	800445e <vTaskSwitchContext+0x5a>
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	4613      	mov	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4a18      	ldr	r2, [pc, #96]	@ (80044d0 <vTaskSwitchContext+0xcc>)
 800446e:	4413      	add	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	605a      	str	r2, [r3, #4]
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	3308      	adds	r3, #8
 8004484:	429a      	cmp	r2, r3
 8004486:	d103      	bne.n	8004490 <vTaskSwitchContext+0x8c>
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	68da      	ldr	r2, [r3, #12]
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	605a      	str	r2, [r3, #4]
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	4a0f      	ldr	r2, [pc, #60]	@ (80044d4 <vTaskSwitchContext+0xd0>)
 8004498:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800449a:	4b0f      	ldr	r3, [pc, #60]	@ (80044d8 <vTaskSwitchContext+0xd4>)
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	4b0d      	ldr	r3, [pc, #52]	@ (80044d4 <vTaskSwitchContext+0xd0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d102      	bne.n	80044ac <vTaskSwitchContext+0xa8>
 80044a6:	f002 fc41 	bl	8006d2c <SEGGER_SYSVIEW_OnIdle>
 80044aa:	e004      	b.n	80044b6 <vTaskSwitchContext+0xb2>
 80044ac:	4b09      	ldr	r3, [pc, #36]	@ (80044d4 <vTaskSwitchContext+0xd0>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f002 fc99 	bl	8006de8 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80044b6:	4b07      	ldr	r3, [pc, #28]	@ (80044d4 <vTaskSwitchContext+0xd0>)
 80044b8:	681b      	ldr	r3, [r3, #0]
    }
 80044ba:	bf00      	nop
 80044bc:	3718      	adds	r7, #24
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20000260 	.word	0x20000260
 80044c8:	2000024c 	.word	0x2000024c
 80044cc:	20000240 	.word	0x20000240
 80044d0:	20000164 	.word	0x20000164
 80044d4:	20000160 	.word	0x20000160
 80044d8:	2000025c 	.word	0x2000025c

080044dc <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10b      	bne.n	8004504 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80044ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f0:	f383 8811 	msr	BASEPRI, r3
 80044f4:	f3bf 8f6f 	isb	sy
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	60fb      	str	r3, [r7, #12]
}
 80044fe:	bf00      	nop
 8004500:	bf00      	nop
 8004502:	e7fd      	b.n	8004500 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004504:	4b08      	ldr	r3, [pc, #32]	@ (8004528 <vTaskPlaceOnEventList+0x4c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	3318      	adds	r3, #24
 800450a:	4619      	mov	r1, r3
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7fe ff41 	bl	8003394 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004512:	2101      	movs	r1, #1
 8004514:	6838      	ldr	r0, [r7, #0]
 8004516:	f000 fa97 	bl	8004a48 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800451a:	20e1      	movs	r0, #225	@ 0xe1
 800451c:	f002 fb72 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004520:	bf00      	nop
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000160 	.word	0x20000160

0800452c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d10b      	bne.n	8004556 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800453e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	613b      	str	r3, [r7, #16]
}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	e7fd      	b.n	8004552 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	4b17      	ldr	r3, [pc, #92]	@ (80045bc <vTaskPlaceOnEventListRestricted+0x90>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	61da      	str	r2, [r3, #28]
 8004564:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <vTaskPlaceOnEventListRestricted+0x90>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	6892      	ldr	r2, [r2, #8]
 800456c:	621a      	str	r2, [r3, #32]
 800456e:	4b13      	ldr	r3, [pc, #76]	@ (80045bc <vTaskPlaceOnEventListRestricted+0x90>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	3218      	adds	r2, #24
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	4b10      	ldr	r3, [pc, #64]	@ (80045bc <vTaskPlaceOnEventListRestricted+0x90>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f103 0218 	add.w	r2, r3, #24
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	609a      	str	r2, [r3, #8]
 8004586:	4b0d      	ldr	r3, [pc, #52]	@ (80045bc <vTaskPlaceOnEventListRestricted+0x90>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	629a      	str	r2, [r3, #40]	@ 0x28
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800459e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80045a2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	68b8      	ldr	r0, [r7, #8]
 80045a8:	f000 fa4e 	bl	8004a48 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 80045ac:	20e3      	movs	r0, #227	@ 0xe3
 80045ae:	f002 fb29 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80045b2:	bf00      	nop
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	20000160 	.word	0x20000160

080045c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08a      	sub	sp, #40	@ 0x28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10b      	bne.n	80045ee <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 80045d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045da:	f383 8811 	msr	BASEPRI, r3
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f3bf 8f4f 	dsb	sy
 80045e6:	60fb      	str	r3, [r7, #12]
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	e7fd      	b.n	80045ea <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f2:	61fb      	str	r3, [r7, #28]
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	6a3a      	ldr	r2, [r7, #32]
 80045fa:	6a12      	ldr	r2, [r2, #32]
 80045fc:	609a      	str	r2, [r3, #8]
 80045fe:	6a3b      	ldr	r3, [r7, #32]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	6a3a      	ldr	r2, [r7, #32]
 8004604:	69d2      	ldr	r2, [r2, #28]
 8004606:	605a      	str	r2, [r3, #4]
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	3318      	adds	r3, #24
 8004610:	429a      	cmp	r2, r3
 8004612:	d103      	bne.n	800461c <xTaskRemoveFromEventList+0x5c>
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	6a1a      	ldr	r2, [r3, #32]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	605a      	str	r2, [r3, #4]
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	2200      	movs	r2, #0
 8004620:	629a      	str	r2, [r3, #40]	@ 0x28
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	1e5a      	subs	r2, r3, #1
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800462c:	4b4e      	ldr	r3, [pc, #312]	@ (8004768 <xTaskRemoveFromEventList+0x1a8>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d164      	bne.n	80046fe <xTaskRemoveFromEventList+0x13e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	617b      	str	r3, [r7, #20]
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	6a3a      	ldr	r2, [r7, #32]
 8004640:	68d2      	ldr	r2, [r2, #12]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	6a3a      	ldr	r2, [r7, #32]
 800464a:	6892      	ldr	r2, [r2, #8]
 800464c:	605a      	str	r2, [r3, #4]
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	6a3b      	ldr	r3, [r7, #32]
 8004654:	3304      	adds	r3, #4
 8004656:	429a      	cmp	r2, r3
 8004658:	d103      	bne.n	8004662 <xTaskRemoveFromEventList+0xa2>
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	605a      	str	r2, [r3, #4]
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	2200      	movs	r2, #0
 8004666:	615a      	str	r2, [r3, #20]
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	1e5a      	subs	r2, r3, #1
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	4618      	mov	r0, r3
 8004676:	f002 fbf9 	bl	8006e6c <SEGGER_SYSVIEW_OnTaskStartReady>
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467e:	2201      	movs	r2, #1
 8004680:	409a      	lsls	r2, r3
 8004682:	4b3a      	ldr	r3, [pc, #232]	@ (800476c <xTaskRemoveFromEventList+0x1ac>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4313      	orrs	r3, r2
 8004688:	4a38      	ldr	r2, [pc, #224]	@ (800476c <xTaskRemoveFromEventList+0x1ac>)
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	6a3b      	ldr	r3, [r7, #32]
 800468e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004690:	4937      	ldr	r1, [pc, #220]	@ (8004770 <xTaskRemoveFromEventList+0x1b0>)
 8004692:	4613      	mov	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4413      	add	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	440b      	add	r3, r1
 800469c:	3304      	adds	r3, #4
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	613b      	str	r3, [r7, #16]
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	609a      	str	r2, [r3, #8]
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	60da      	str	r2, [r3, #12]
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	6a3a      	ldr	r2, [r7, #32]
 80046b6:	3204      	adds	r2, #4
 80046b8:	605a      	str	r2, [r3, #4]
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	1d1a      	adds	r2, r3, #4
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	609a      	str	r2, [r3, #8]
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c6:	4613      	mov	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4a28      	ldr	r2, [pc, #160]	@ (8004770 <xTaskRemoveFromEventList+0x1b0>)
 80046d0:	441a      	add	r2, r3
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	615a      	str	r2, [r3, #20]
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046da:	4925      	ldr	r1, [pc, #148]	@ (8004770 <xTaskRemoveFromEventList+0x1b0>)
 80046dc:	4613      	mov	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	4413      	add	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6a3a      	ldr	r2, [r7, #32]
 80046ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80046ec:	1c59      	adds	r1, r3, #1
 80046ee:	4820      	ldr	r0, [pc, #128]	@ (8004770 <xTaskRemoveFromEventList+0x1b0>)
 80046f0:	4613      	mov	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4403      	add	r3, r0
 80046fa:	6019      	str	r1, [r3, #0]
 80046fc:	e01b      	b.n	8004736 <xTaskRemoveFromEventList+0x176>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80046fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004774 <xTaskRemoveFromEventList+0x1b4>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	61bb      	str	r3, [r7, #24]
 8004704:	6a3b      	ldr	r3, [r7, #32]
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	61da      	str	r2, [r3, #28]
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	689a      	ldr	r2, [r3, #8]
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	621a      	str	r2, [r3, #32]
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	6a3a      	ldr	r2, [r7, #32]
 8004718:	3218      	adds	r2, #24
 800471a:	605a      	str	r2, [r3, #4]
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	f103 0218 	add.w	r2, r3, #24
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	609a      	str	r2, [r3, #8]
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	4a12      	ldr	r2, [pc, #72]	@ (8004774 <xTaskRemoveFromEventList+0x1b4>)
 800472a:	629a      	str	r2, [r3, #40]	@ 0x28
 800472c:	4b11      	ldr	r3, [pc, #68]	@ (8004774 <xTaskRemoveFromEventList+0x1b4>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	3301      	adds	r3, #1
 8004732:	4a10      	ldr	r2, [pc, #64]	@ (8004774 <xTaskRemoveFromEventList+0x1b4>)
 8004734:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004736:	6a3b      	ldr	r3, [r7, #32]
 8004738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473a:	4b0f      	ldr	r3, [pc, #60]	@ (8004778 <xTaskRemoveFromEventList+0x1b8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004740:	429a      	cmp	r2, r3
 8004742:	d905      	bls.n	8004750 <xTaskRemoveFromEventList+0x190>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004744:	2301      	movs	r3, #1
 8004746:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004748:	4b0c      	ldr	r3, [pc, #48]	@ (800477c <xTaskRemoveFromEventList+0x1bc>)
 800474a:	2201      	movs	r2, #1
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	e001      	b.n	8004754 <xTaskRemoveFromEventList+0x194>
        }
        else
        {
            xReturn = pdFALSE;
 8004750:	2300      	movs	r3, #0
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8004754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004756:	4619      	mov	r1, r3
 8004758:	20e4      	movs	r0, #228	@ 0xe4
 800475a:	f002 fa8f 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800475e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004760:	4618      	mov	r0, r3
 8004762:	3728      	adds	r7, #40	@ 0x28
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20000260 	.word	0x20000260
 800476c:	20000240 	.word	0x20000240
 8004770:	20000164 	.word	0x20000164
 8004774:	200001f8 	.word	0x200001f8
 8004778:	20000160 	.word	0x20000160
 800477c:	2000024c 	.word	0x2000024c

08004780 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004788:	4b07      	ldr	r3, [pc, #28]	@ (80047a8 <vTaskInternalSetTimeOutState+0x28>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004790:	4b06      	ldr	r3, [pc, #24]	@ (80047ac <vTaskInternalSetTimeOutState+0x2c>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8004798:	20e7      	movs	r0, #231	@ 0xe7
 800479a:	f002 fa33 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 800479e:	bf00      	nop
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000250 	.word	0x20000250
 80047ac:	2000023c 	.word	0x2000023c

080047b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b088      	sub	sp, #32
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10b      	bne.n	80047d8 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	613b      	str	r3, [r7, #16]
}
 80047d2:	bf00      	nop
 80047d4:	bf00      	nop
 80047d6:	e7fd      	b.n	80047d4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10b      	bne.n	80047f6 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	60fb      	str	r3, [r7, #12]
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	e7fd      	b.n	80047f2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80047f6:	f000 fdcd 	bl	8005394 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80047fa:	4b21      	ldr	r3, [pc, #132]	@ (8004880 <xTaskCheckForTimeOut+0xd0>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004812:	d102      	bne.n	800481a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004814:	2300      	movs	r3, #0
 8004816:	61fb      	str	r3, [r7, #28]
 8004818:	e026      	b.n	8004868 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	4b19      	ldr	r3, [pc, #100]	@ (8004884 <xTaskCheckForTimeOut+0xd4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	429a      	cmp	r2, r3
 8004824:	d00a      	beq.n	800483c <xTaskCheckForTimeOut+0x8c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	429a      	cmp	r2, r3
 800482e:	d305      	bcc.n	800483c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004830:	2301      	movs	r3, #1
 8004832:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	e015      	b.n	8004868 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	429a      	cmp	r2, r3
 8004844:	d20b      	bcs.n	800485e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	1ad2      	subs	r2, r2, r3
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7ff ff94 	bl	8004780 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	e004      	b.n	8004868 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004864:	2301      	movs	r3, #1
 8004866:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004868:	f000 fdc6 	bl	80053f8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	4619      	mov	r1, r3
 8004870:	20e8      	movs	r0, #232	@ 0xe8
 8004872:	f002 fa03 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8004876:	69fb      	ldr	r3, [r7, #28]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3720      	adds	r7, #32
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	2000023c 	.word	0x2000023c
 8004884:	20000250 	.word	0x20000250

08004888 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800488c:	4b03      	ldr	r3, [pc, #12]	@ (800489c <vTaskMissedYield+0x14>)
 800488e:	2201      	movs	r2, #1
 8004890:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8004892:	20e9      	movs	r0, #233	@ 0xe9
 8004894:	f002 f9b6 	bl	8006c04 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004898:	bf00      	nop
 800489a:	bd80      	pop	{r7, pc}
 800489c:	2000024c 	.word	0x2000024c

080048a0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80048a8:	f000 f852 	bl	8004950 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80048ac:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <prvIdleTask+0x28>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d9f9      	bls.n	80048a8 <prvIdleTask+0x8>
            {
                taskYIELD();
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <prvIdleTask+0x2c>)
 80048b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	f3bf 8f4f 	dsb	sy
 80048c0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80048c4:	e7f0      	b.n	80048a8 <prvIdleTask+0x8>
 80048c6:	bf00      	nop
 80048c8:	20000164 	.word	0x20000164
 80048cc:	e000ed04 	.word	0xe000ed04

080048d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	e00c      	b.n	80048f6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	4613      	mov	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4a12      	ldr	r2, [pc, #72]	@ (8004930 <prvInitialiseTaskLists+0x60>)
 80048e8:	4413      	add	r3, r2
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe fd21 	bl	8003332 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3301      	adds	r3, #1
 80048f4:	607b      	str	r3, [r7, #4]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d9ef      	bls.n	80048dc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80048fc:	480d      	ldr	r0, [pc, #52]	@ (8004934 <prvInitialiseTaskLists+0x64>)
 80048fe:	f7fe fd18 	bl	8003332 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004902:	480d      	ldr	r0, [pc, #52]	@ (8004938 <prvInitialiseTaskLists+0x68>)
 8004904:	f7fe fd15 	bl	8003332 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004908:	480c      	ldr	r0, [pc, #48]	@ (800493c <prvInitialiseTaskLists+0x6c>)
 800490a:	f7fe fd12 	bl	8003332 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800490e:	480c      	ldr	r0, [pc, #48]	@ (8004940 <prvInitialiseTaskLists+0x70>)
 8004910:	f7fe fd0f 	bl	8003332 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004914:	480b      	ldr	r0, [pc, #44]	@ (8004944 <prvInitialiseTaskLists+0x74>)
 8004916:	f7fe fd0c 	bl	8003332 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800491a:	4b0b      	ldr	r3, [pc, #44]	@ (8004948 <prvInitialiseTaskLists+0x78>)
 800491c:	4a05      	ldr	r2, [pc, #20]	@ (8004934 <prvInitialiseTaskLists+0x64>)
 800491e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004920:	4b0a      	ldr	r3, [pc, #40]	@ (800494c <prvInitialiseTaskLists+0x7c>)
 8004922:	4a05      	ldr	r2, [pc, #20]	@ (8004938 <prvInitialiseTaskLists+0x68>)
 8004924:	601a      	str	r2, [r3, #0]
}
 8004926:	bf00      	nop
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	20000164 	.word	0x20000164
 8004934:	200001c8 	.word	0x200001c8
 8004938:	200001dc 	.word	0x200001dc
 800493c:	200001f8 	.word	0x200001f8
 8004940:	2000020c 	.word	0x2000020c
 8004944:	20000224 	.word	0x20000224
 8004948:	200001f0 	.word	0x200001f0
 800494c:	200001f4 	.word	0x200001f4

08004950 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004956:	e019      	b.n	800498c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8004958:	f000 fd1c 	bl	8005394 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800495c:	4b10      	ldr	r3, [pc, #64]	@ (80049a0 <prvCheckTasksWaitingTermination+0x50>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3304      	adds	r3, #4
 8004968:	4618      	mov	r0, r3
 800496a:	f7fe fd4e 	bl	800340a <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800496e:	4b0d      	ldr	r3, [pc, #52]	@ (80049a4 <prvCheckTasksWaitingTermination+0x54>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3b01      	subs	r3, #1
 8004974:	4a0b      	ldr	r2, [pc, #44]	@ (80049a4 <prvCheckTasksWaitingTermination+0x54>)
 8004976:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8004978:	4b0b      	ldr	r3, [pc, #44]	@ (80049a8 <prvCheckTasksWaitingTermination+0x58>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3b01      	subs	r3, #1
 800497e:	4a0a      	ldr	r2, [pc, #40]	@ (80049a8 <prvCheckTasksWaitingTermination+0x58>)
 8004980:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8004982:	f000 fd39 	bl	80053f8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f810 	bl	80049ac <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800498c:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <prvCheckTasksWaitingTermination+0x58>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e1      	bne.n	8004958 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004994:	bf00      	nop
 8004996:	bf00      	nop
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	2000020c 	.word	0x2000020c
 80049a4:	20000238 	.word	0x20000238
 80049a8:	20000220 	.word	0x20000220

080049ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 ff4b 	bl	8005854 <vPortFree>
            vPortFree( pxTCB );
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 ff48 	bl	8005854 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80049c4:	bf00      	nop
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049d0:	4b0a      	ldr	r3, [pc, #40]	@ (80049fc <prvResetNextTaskUnblockTime+0x30>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d104      	bne.n	80049e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80049da:	4b09      	ldr	r3, [pc, #36]	@ (8004a00 <prvResetNextTaskUnblockTime+0x34>)
 80049dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80049e2:	e005      	b.n	80049f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80049e4:	4b05      	ldr	r3, [pc, #20]	@ (80049fc <prvResetNextTaskUnblockTime+0x30>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a04      	ldr	r2, [pc, #16]	@ (8004a00 <prvResetNextTaskUnblockTime+0x34>)
 80049ee:	6013      	str	r3, [r2, #0]
}
 80049f0:	bf00      	nop
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	200001f0 	.word	0x200001f0
 8004a00:	20000258 	.word	0x20000258

08004a04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8004a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a40 <xTaskGetSchedulerState+0x3c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d102      	bne.n	8004a18 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004a12:	2301      	movs	r3, #1
 8004a14:	607b      	str	r3, [r7, #4]
 8004a16:	e008      	b.n	8004a2a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004a18:	4b0a      	ldr	r3, [pc, #40]	@ (8004a44 <xTaskGetSchedulerState+0x40>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d102      	bne.n	8004a26 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8004a20:	2302      	movs	r3, #2
 8004a22:	607b      	str	r3, [r7, #4]
 8004a24:	e001      	b.n	8004a2a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8004a26:	2300      	movs	r3, #0
 8004a28:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	20f5      	movs	r0, #245	@ 0xf5
 8004a30:	f002 f924 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004a34:	687b      	ldr	r3, [r7, #4]
    }
 8004a36:	4618      	mov	r0, r3
 8004a38:	3708      	adds	r7, #8
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	20000244 	.word	0x20000244
 8004a44:	20000260 	.word	0x20000260

08004a48 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004a52:	4b3d      	ldr	r3, [pc, #244]	@ (8004b48 <prvAddCurrentTaskToDelayedList+0x100>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8004a58:	4b3c      	ldr	r3, [pc, #240]	@ (8004b4c <prvAddCurrentTaskToDelayedList+0x104>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8004a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0x108>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a64:	4b3b      	ldr	r3, [pc, #236]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3304      	adds	r3, #4
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fe fccd 	bl	800340a <uxListRemove>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10b      	bne.n	8004a8e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004a76:	4b37      	ldr	r3, [pc, #220]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43da      	mvns	r2, r3
 8004a84:	4b34      	ldr	r3, [pc, #208]	@ (8004b58 <prvAddCurrentTaskToDelayedList+0x110>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4013      	ands	r3, r2
 8004a8a:	4a33      	ldr	r2, [pc, #204]	@ (8004b58 <prvAddCurrentTaskToDelayedList+0x110>)
 8004a8c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a94:	d124      	bne.n	8004ae0 <prvAddCurrentTaskToDelayedList+0x98>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d021      	beq.n	8004ae0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8004b5c <prvAddCurrentTaskToDelayedList+0x114>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	609a      	str	r2, [r3, #8]
 8004aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	6892      	ldr	r2, [r2, #8]
 8004ab2:	60da      	str	r2, [r3, #12]
 8004ab4:	4b27      	ldr	r3, [pc, #156]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	3204      	adds	r2, #4
 8004abe:	605a      	str	r2, [r3, #4]
 8004ac0:	4b24      	ldr	r3, [pc, #144]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	1d1a      	adds	r2, r3, #4
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	609a      	str	r2, [r3, #8]
 8004aca:	4b22      	ldr	r3, [pc, #136]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a23      	ldr	r2, [pc, #140]	@ (8004b5c <prvAddCurrentTaskToDelayedList+0x114>)
 8004ad0:	615a      	str	r2, [r3, #20]
 8004ad2:	4b22      	ldr	r3, [pc, #136]	@ (8004b5c <prvAddCurrentTaskToDelayedList+0x114>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	4a20      	ldr	r2, [pc, #128]	@ (8004b5c <prvAddCurrentTaskToDelayedList+0x114>)
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004ade:	e02e      	b.n	8004b3e <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004ae0:	69fa      	ldr	r2, [r7, #28]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d20d      	bcs.n	8004b14 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8004af8:	4b16      	ldr	r3, [pc, #88]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2104      	movs	r1, #4
 8004afe:	4618      	mov	r0, r3
 8004b00:	f002 f9f6 	bl	8006ef0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004b04:	4b13      	ldr	r3, [pc, #76]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	3304      	adds	r3, #4
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	6978      	ldr	r0, [r7, #20]
 8004b0e:	f7fe fc41 	bl	8003394 <vListInsert>
}
 8004b12:	e014      	b.n	8004b3e <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8004b14:	4b0f      	ldr	r3, [pc, #60]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2104      	movs	r1, #4
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f002 f9e8 	bl	8006ef0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004b20:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3304      	adds	r3, #4
 8004b26:	4619      	mov	r1, r3
 8004b28:	69b8      	ldr	r0, [r7, #24]
 8004b2a:	f7fe fc33 	bl	8003394 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004b60 <prvAddCurrentTaskToDelayedList+0x118>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d202      	bcs.n	8004b3e <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 8004b38:	4a09      	ldr	r2, [pc, #36]	@ (8004b60 <prvAddCurrentTaskToDelayedList+0x118>)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6013      	str	r3, [r2, #0]
}
 8004b3e:	bf00      	nop
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	2000023c 	.word	0x2000023c
 8004b4c:	200001f0 	.word	0x200001f0
 8004b50:	200001f4 	.word	0x200001f4
 8004b54:	20000160 	.word	0x20000160
 8004b58:	20000240 	.word	0x20000240
 8004b5c:	20000224 	.word	0x20000224
 8004b60:	20000258 	.word	0x20000258

08004b64 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004b6e:	f000 fa5b 	bl	8005028 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004b72:	4b15      	ldr	r3, [pc, #84]	@ (8004bc8 <xTimerCreateTimerTask+0x64>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00b      	beq.n	8004b92 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004b7a:	4b14      	ldr	r3, [pc, #80]	@ (8004bcc <xTimerCreateTimerTask+0x68>)
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	2302      	movs	r3, #2
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	2300      	movs	r3, #0
 8004b84:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004b88:	4911      	ldr	r1, [pc, #68]	@ (8004bd0 <xTimerCreateTimerTask+0x6c>)
 8004b8a:	4812      	ldr	r0, [pc, #72]	@ (8004bd4 <xTimerCreateTimerTask+0x70>)
 8004b8c:	f7fe ffbd 	bl	8003b0a <xTaskCreate>
 8004b90:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10b      	bne.n	8004bb0 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8004b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b9c:	f383 8811 	msr	BASEPRI, r3
 8004ba0:	f3bf 8f6f 	isb	sy
 8004ba4:	f3bf 8f4f 	dsb	sy
 8004ba8:	603b      	str	r3, [r7, #0]
}
 8004baa:	bf00      	nop
 8004bac:	bf00      	nop
 8004bae:	e7fd      	b.n	8004bac <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8004bb8:	f002 f860 	bl	8006c7c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004bbc:	687b      	ldr	r3, [r7, #4]
    }
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	20000294 	.word	0x20000294
 8004bcc:	20000298 	.word	0x20000298
 8004bd0:	08007590 	.word	0x08007590
 8004bd4:	08004c7d 	.word	0x08004c7d

08004bd8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004be4:	e008      	b.n	8004bf8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	4413      	add	r3, r2
 8004bee:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	699a      	ldr	r2, [r3, #24]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	18d1      	adds	r1, r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f000 f8df 	bl	8004dc8 <prvInsertTimerInActiveList>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1ea      	bne.n	8004be6 <prvReloadTimer+0xe>
        }
    }
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c26:	4b14      	ldr	r3, [pc, #80]	@ (8004c78 <prvProcessExpiredTimer+0x5c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3304      	adds	r3, #4
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fe fbe8 	bl	800340a <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f7ff ffc3 	bl	8004bd8 <prvReloadTimer>
 8004c52:	e008      	b.n	8004c66 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	4798      	blx	r3
    }
 8004c6e:	bf00      	nop
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	2000028c 	.word	0x2000028c

08004c7c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c84:	f107 0308 	add.w	r3, r7, #8
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f000 f859 	bl	8004d40 <prvGetNextExpireTime>
 8004c8e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4619      	mov	r1, r3
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 f805 	bl	8004ca4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004c9a:	f000 f8d7 	bl	8004e4c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c9e:	bf00      	nop
 8004ca0:	e7f0      	b.n	8004c84 <prvTimerTask+0x8>
	...

08004ca4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004cae:	f7ff f93f 	bl	8003f30 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cb2:	f107 0308 	add.w	r3, r7, #8
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f866 	bl	8004d88 <prvSampleTimeNow>
 8004cbc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d130      	bne.n	8004d26 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10a      	bne.n	8004ce0 <prvProcessTimerOrBlockTask+0x3c>
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d806      	bhi.n	8004ce0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004cd2:	f7ff f93b 	bl	8003f4c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004cd6:	68f9      	ldr	r1, [r7, #12]
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f7ff ff9f 	bl	8004c1c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004cde:	e024      	b.n	8004d2a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d008      	beq.n	8004cf8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004ce6:	4b13      	ldr	r3, [pc, #76]	@ (8004d34 <prvProcessTimerOrBlockTask+0x90>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <prvProcessTimerOrBlockTask+0x50>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e000      	b.n	8004cf6 <prvProcessTimerOrBlockTask+0x52>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d38 <prvProcessTimerOrBlockTask+0x94>)
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	4619      	mov	r1, r3
 8004d06:	f7fe fe8d 	bl	8003a24 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004d0a:	f7ff f91f 	bl	8003f4c <xTaskResumeAll>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10a      	bne.n	8004d2a <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <prvProcessTimerOrBlockTask+0x98>)
 8004d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	f3bf 8f4f 	dsb	sy
 8004d20:	f3bf 8f6f 	isb	sy
    }
 8004d24:	e001      	b.n	8004d2a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004d26:	f7ff f911 	bl	8003f4c <xTaskResumeAll>
    }
 8004d2a:	bf00      	nop
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000290 	.word	0x20000290
 8004d38:	20000294 	.word	0x20000294
 8004d3c:	e000ed04 	.word	0xe000ed04

08004d40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004d48:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <prvGetNextExpireTime+0x44>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <prvGetNextExpireTime+0x16>
 8004d52:	2201      	movs	r2, #1
 8004d54:	e000      	b.n	8004d58 <prvGetNextExpireTime+0x18>
 8004d56:	2200      	movs	r2, #0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d105      	bne.n	8004d70 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d64:	4b07      	ldr	r3, [pc, #28]	@ (8004d84 <prvGetNextExpireTime+0x44>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	e001      	b.n	8004d74 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004d74:	68fb      	ldr	r3, [r7, #12]
    }
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	2000028c 	.word	0x2000028c

08004d88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8004d90:	f7ff f9ee 	bl	8004170 <xTaskGetTickCount>
 8004d94:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004d96:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <prvSampleTimeNow+0x3c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d205      	bcs.n	8004dac <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004da0:	f000 f91c 	bl	8004fdc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	601a      	str	r2, [r3, #0]
 8004daa:	e002      	b.n	8004db2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004db2:	4a04      	ldr	r2, [pc, #16]	@ (8004dc4 <prvSampleTimeNow+0x3c>)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004db8:	68fb      	ldr	r3, [r7, #12]
    }
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	2000029c 	.word	0x2000029c

08004dc8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d812      	bhi.n	8004e14 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	1ad2      	subs	r2, r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d302      	bcc.n	8004e02 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	617b      	str	r3, [r7, #20]
 8004e00:	e01b      	b.n	8004e3a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e02:	4b10      	ldr	r3, [pc, #64]	@ (8004e44 <prvInsertTimerInActiveList+0x7c>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	3304      	adds	r3, #4
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f7fe fac1 	bl	8003394 <vListInsert>
 8004e12:	e012      	b.n	8004e3a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d206      	bcs.n	8004e2a <prvInsertTimerInActiveList+0x62>
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d302      	bcc.n	8004e2a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004e24:	2301      	movs	r3, #1
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	e007      	b.n	8004e3a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e2a:	4b07      	ldr	r3, [pc, #28]	@ (8004e48 <prvInsertTimerInActiveList+0x80>)
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	3304      	adds	r3, #4
 8004e32:	4619      	mov	r1, r3
 8004e34:	4610      	mov	r0, r2
 8004e36:	f7fe faad 	bl	8003394 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004e3a:	697b      	ldr	r3, [r7, #20]
    }
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	20000290 	.word	0x20000290
 8004e48:	2000028c 	.word	0x2000028c

08004e4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8004e52:	f107 0308 	add.w	r3, r7, #8
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	605a      	str	r2, [r3, #4]
 8004e5c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004e5e:	e0a9      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f2c0 80a6 	blt.w	8004fb4 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d004      	beq.n	8004e7e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	3304      	adds	r3, #4
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7fe fac6 	bl	800340a <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e7e:	1d3b      	adds	r3, r7, #4
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff ff81 	bl	8004d88 <prvSampleTimeNow>
 8004e86:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	2b08      	cmp	r3, #8
 8004e8e:	f200 808e 	bhi.w	8004fae <prvProcessReceivedCommands+0x162>
 8004e92:	a201      	add	r2, pc, #4	@ (adr r2, 8004e98 <prvProcessReceivedCommands+0x4c>)
 8004e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e98:	08004ebd 	.word	0x08004ebd
 8004e9c:	08004ebd 	.word	0x08004ebd
 8004ea0:	08004f25 	.word	0x08004f25
 8004ea4:	08004f39 	.word	0x08004f39
 8004ea8:	08004f85 	.word	0x08004f85
 8004eac:	08004ebd 	.word	0x08004ebd
 8004eb0:	08004ebd 	.word	0x08004ebd
 8004eb4:	08004f25 	.word	0x08004f25
 8004eb8:	08004f39 	.word	0x08004f39
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ec2:	f043 0301 	orr.w	r3, r3, #1
 8004ec6:	b2da      	uxtb	r2, r3
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	18d1      	adds	r1, r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	69f8      	ldr	r0, [r7, #28]
 8004edc:	f7ff ff74 	bl	8004dc8 <prvInsertTimerInActiveList>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d065      	beq.n	8004fb2 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d009      	beq.n	8004f08 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	4413      	add	r3, r2
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4619      	mov	r1, r3
 8004f00:	69f8      	ldr	r0, [r7, #28]
 8004f02:	f7ff fe69 	bl	8004bd8 <prvReloadTimer>
 8004f06:	e008      	b.n	8004f1a <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f0e:	f023 0301 	bic.w	r3, r3, #1
 8004f12:	b2da      	uxtb	r2, r3
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	69f8      	ldr	r0, [r7, #28]
 8004f20:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004f22:	e046      	b.n	8004fb2 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f2a:	f023 0301 	bic.w	r3, r3, #1
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004f36:	e03d      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10b      	bne.n	8004f70 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8004f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5c:	f383 8811 	msr	BASEPRI, r3
 8004f60:	f3bf 8f6f 	isb	sy
 8004f64:	f3bf 8f4f 	dsb	sy
 8004f68:	617b      	str	r3, [r7, #20]
}
 8004f6a:	bf00      	nop
 8004f6c:	bf00      	nop
 8004f6e:	e7fd      	b.n	8004f6c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	699a      	ldr	r2, [r3, #24]
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	18d1      	adds	r1, r2, r3
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	69f8      	ldr	r0, [r7, #28]
 8004f7e:	f7ff ff23 	bl	8004dc8 <prvInsertTimerInActiveList>
                        break;
 8004f82:	e017      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d103      	bne.n	8004f9a <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8004f92:	69f8      	ldr	r0, [r7, #28]
 8004f94:	f000 fc5e 	bl	8005854 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004f98:	e00c      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004fa0:	f023 0301 	bic.w	r3, r3, #1
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004fac:	e002      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004fae:	bf00      	nop
 8004fb0:	e000      	b.n	8004fb4 <prvProcessReceivedCommands+0x168>
                        break;
 8004fb2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004fb4:	4b08      	ldr	r3, [pc, #32]	@ (8004fd8 <prvProcessReceivedCommands+0x18c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f107 0108 	add.w	r1, r7, #8
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fe fb64 	bl	800368c <xQueueReceive>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f47f af4a 	bne.w	8004e60 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	3720      	adds	r7, #32
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20000294 	.word	0x20000294

08004fdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004fe2:	e009      	b.n	8004ff8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8005020 <prvSwitchTimerLists+0x44>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004fee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004ff2:	6838      	ldr	r0, [r7, #0]
 8004ff4:	f7ff fe12 	bl	8004c1c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ff8:	4b09      	ldr	r3, [pc, #36]	@ (8005020 <prvSwitchTimerLists+0x44>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005002:	4b07      	ldr	r3, [pc, #28]	@ (8005020 <prvSwitchTimerLists+0x44>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005008:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <prvSwitchTimerLists+0x48>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a04      	ldr	r2, [pc, #16]	@ (8005020 <prvSwitchTimerLists+0x44>)
 800500e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005010:	4a04      	ldr	r2, [pc, #16]	@ (8005024 <prvSwitchTimerLists+0x48>)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6013      	str	r3, [r2, #0]
    }
 8005016:	bf00      	nop
 8005018:	3708      	adds	r7, #8
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	2000028c 	.word	0x2000028c
 8005024:	20000290 	.word	0x20000290

08005028 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800502c:	f000 f9b2 	bl	8005394 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005030:	4b12      	ldr	r3, [pc, #72]	@ (800507c <prvCheckForValidListAndQueue+0x54>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d11d      	bne.n	8005074 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005038:	4811      	ldr	r0, [pc, #68]	@ (8005080 <prvCheckForValidListAndQueue+0x58>)
 800503a:	f7fe f97a 	bl	8003332 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800503e:	4811      	ldr	r0, [pc, #68]	@ (8005084 <prvCheckForValidListAndQueue+0x5c>)
 8005040:	f7fe f977 	bl	8003332 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005044:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <prvCheckForValidListAndQueue+0x60>)
 8005046:	4a0e      	ldr	r2, [pc, #56]	@ (8005080 <prvCheckForValidListAndQueue+0x58>)
 8005048:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800504a:	4b10      	ldr	r3, [pc, #64]	@ (800508c <prvCheckForValidListAndQueue+0x64>)
 800504c:	4a0d      	ldr	r2, [pc, #52]	@ (8005084 <prvCheckForValidListAndQueue+0x5c>)
 800504e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8005050:	2200      	movs	r2, #0
 8005052:	210c      	movs	r1, #12
 8005054:	200a      	movs	r0, #10
 8005056:	f7fe fa9d 	bl	8003594 <xQueueGenericCreate>
 800505a:	4603      	mov	r3, r0
 800505c:	4a07      	ldr	r2, [pc, #28]	@ (800507c <prvCheckForValidListAndQueue+0x54>)
 800505e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8005060:	4b06      	ldr	r3, [pc, #24]	@ (800507c <prvCheckForValidListAndQueue+0x54>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005068:	4b04      	ldr	r3, [pc, #16]	@ (800507c <prvCheckForValidListAndQueue+0x54>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4908      	ldr	r1, [pc, #32]	@ (8005090 <prvCheckForValidListAndQueue+0x68>)
 800506e:	4618      	mov	r0, r3
 8005070:	f7fe fc88 	bl	8003984 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005074:	f000 f9c0 	bl	80053f8 <vPortExitCritical>
    }
 8005078:	bf00      	nop
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20000294 	.word	0x20000294
 8005080:	20000264 	.word	0x20000264
 8005084:	20000278 	.word	0x20000278
 8005088:	2000028c 	.word	0x2000028c
 800508c:	20000290 	.word	0x20000290
 8005090:	08007598 	.word	0x08007598

08005094 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	3b04      	subs	r3, #4
 80050a4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80050ac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3b04      	subs	r3, #4
 80050b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f023 0201 	bic.w	r2, r3, #1
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	3b04      	subs	r3, #4
 80050c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80050c4:	4a0c      	ldr	r2, [pc, #48]	@ (80050f8 <pxPortInitialiseStack+0x64>)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3b14      	subs	r3, #20
 80050ce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	3b04      	subs	r3, #4
 80050da:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f06f 0202 	mvn.w	r2, #2
 80050e2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	3b20      	subs	r3, #32
 80050e8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80050ea:	68fb      	ldr	r3, [r7, #12]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	080050fd 	.word	0x080050fd

080050fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005106:	4b13      	ldr	r3, [pc, #76]	@ (8005154 <prvTaskExitError+0x58>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800510e:	d00b      	beq.n	8005128 <prvTaskExitError+0x2c>
    __asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	60fb      	str	r3, [r7, #12]
}
 8005122:	bf00      	nop
 8005124:	bf00      	nop
 8005126:	e7fd      	b.n	8005124 <prvTaskExitError+0x28>
    __asm volatile
 8005128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512c:	f383 8811 	msr	BASEPRI, r3
 8005130:	f3bf 8f6f 	isb	sy
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	60bb      	str	r3, [r7, #8]
}
 800513a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800513c:	bf00      	nop
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0fc      	beq.n	800513e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	2000000c 	.word	0x2000000c
	...

08005160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005160:	4b07      	ldr	r3, [pc, #28]	@ (8005180 <pxCurrentTCBConst2>)
 8005162:	6819      	ldr	r1, [r3, #0]
 8005164:	6808      	ldr	r0, [r1, #0]
 8005166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800516a:	f380 8809 	msr	PSP, r0
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f04f 0000 	mov.w	r0, #0
 8005176:	f380 8811 	msr	BASEPRI, r0
 800517a:	4770      	bx	lr
 800517c:	f3af 8000 	nop.w

08005180 <pxCurrentTCBConst2>:
 8005180:	20000160 	.word	0x20000160
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop

08005188 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005188:	4808      	ldr	r0, [pc, #32]	@ (80051ac <prvPortStartFirstTask+0x24>)
 800518a:	6800      	ldr	r0, [r0, #0]
 800518c:	6800      	ldr	r0, [r0, #0]
 800518e:	f380 8808 	msr	MSP, r0
 8005192:	f04f 0000 	mov.w	r0, #0
 8005196:	f380 8814 	msr	CONTROL, r0
 800519a:	b662      	cpsie	i
 800519c:	b661      	cpsie	f
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	df00      	svc	0
 80051a8:	bf00      	nop
 80051aa:	0000      	.short	0x0000
 80051ac:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80051b0:	bf00      	nop
 80051b2:	bf00      	nop

080051b4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08c      	sub	sp, #48	@ 0x30
 80051b8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80051ba:	4b69      	ldr	r3, [pc, #420]	@ (8005360 <xPortStartScheduler+0x1ac>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a69      	ldr	r2, [pc, #420]	@ (8005364 <xPortStartScheduler+0x1b0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10b      	bne.n	80051dc <xPortStartScheduler+0x28>
    __asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	623b      	str	r3, [r7, #32]
}
 80051d6:	bf00      	nop
 80051d8:	bf00      	nop
 80051da:	e7fd      	b.n	80051d8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80051dc:	4b60      	ldr	r3, [pc, #384]	@ (8005360 <xPortStartScheduler+0x1ac>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a61      	ldr	r2, [pc, #388]	@ (8005368 <xPortStartScheduler+0x1b4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d10b      	bne.n	80051fe <xPortStartScheduler+0x4a>
    __asm volatile
 80051e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051f8:	bf00      	nop
 80051fa:	bf00      	nop
 80051fc:	e7fd      	b.n	80051fa <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80051fe:	4b5b      	ldr	r3, [pc, #364]	@ (800536c <xPortStartScheduler+0x1b8>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005206:	332c      	adds	r3, #44	@ 0x2c
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a59      	ldr	r2, [pc, #356]	@ (8005370 <xPortStartScheduler+0x1bc>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00b      	beq.n	8005228 <xPortStartScheduler+0x74>
    __asm volatile
 8005210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005214:	f383 8811 	msr	BASEPRI, r3
 8005218:	f3bf 8f6f 	isb	sy
 800521c:	f3bf 8f4f 	dsb	sy
 8005220:	61fb      	str	r3, [r7, #28]
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	e7fd      	b.n	8005224 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8005228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800522a:	3338      	adds	r3, #56	@ 0x38
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a51      	ldr	r2, [pc, #324]	@ (8005374 <xPortStartScheduler+0x1c0>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d00b      	beq.n	800524c <xPortStartScheduler+0x98>
    __asm volatile
 8005234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005238:	f383 8811 	msr	BASEPRI, r3
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f3bf 8f4f 	dsb	sy
 8005244:	61bb      	str	r3, [r7, #24]
}
 8005246:	bf00      	nop
 8005248:	bf00      	nop
 800524a:	e7fd      	b.n	8005248 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800524c:	2300      	movs	r3, #0
 800524e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005250:	4b49      	ldr	r3, [pc, #292]	@ (8005378 <xPortStartScheduler+0x1c4>)
 8005252:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525e:	22ff      	movs	r2, #255	@ 0xff
 8005260:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	b2db      	uxtb	r3, r3
 8005268:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005272:	b2da      	uxtb	r2, r3
 8005274:	4b41      	ldr	r3, [pc, #260]	@ (800537c <xPortStartScheduler+0x1c8>)
 8005276:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005278:	4b40      	ldr	r3, [pc, #256]	@ (800537c <xPortStartScheduler+0x1c8>)
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10b      	bne.n	8005298 <xPortStartScheduler+0xe4>
    __asm volatile
 8005280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005284:	f383 8811 	msr	BASEPRI, r3
 8005288:	f3bf 8f6f 	isb	sy
 800528c:	f3bf 8f4f 	dsb	sy
 8005290:	617b      	str	r3, [r7, #20]
}
 8005292:	bf00      	nop
 8005294:	bf00      	nop
 8005296:	e7fd      	b.n	8005294 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	43db      	mvns	r3, r3
 800529e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d013      	beq.n	80052ce <xPortStartScheduler+0x11a>
    __asm volatile
 80052a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052aa:	f383 8811 	msr	BASEPRI, r3
 80052ae:	f3bf 8f6f 	isb	sy
 80052b2:	f3bf 8f4f 	dsb	sy
 80052b6:	613b      	str	r3, [r7, #16]
}
 80052b8:	bf00      	nop
 80052ba:	bf00      	nop
 80052bc:	e7fd      	b.n	80052ba <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	3301      	adds	r3, #1
 80052c2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052c4:	79fb      	ldrb	r3, [r7, #7]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052ce:	79fb      	ldrb	r3, [r7, #7]
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d6:	2b80      	cmp	r3, #128	@ 0x80
 80052d8:	d0f1      	beq.n	80052be <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d103      	bne.n	80052e8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80052e0:	4b27      	ldr	r3, [pc, #156]	@ (8005380 <xPortStartScheduler+0x1cc>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	e004      	b.n	80052f2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f1c3 0307 	rsb	r3, r3, #7
 80052ee:	4a24      	ldr	r2, [pc, #144]	@ (8005380 <xPortStartScheduler+0x1cc>)
 80052f0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80052f2:	4b23      	ldr	r3, [pc, #140]	@ (8005380 <xPortStartScheduler+0x1cc>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	021b      	lsls	r3, r3, #8
 80052f8:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <xPortStartScheduler+0x1cc>)
 80052fa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80052fc:	4b20      	ldr	r3, [pc, #128]	@ (8005380 <xPortStartScheduler+0x1cc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005304:	4a1e      	ldr	r2, [pc, #120]	@ (8005380 <xPortStartScheduler+0x1cc>)
 8005306:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	b2da      	uxtb	r2, r3
 800530c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005310:	4b1c      	ldr	r3, [pc, #112]	@ (8005384 <xPortStartScheduler+0x1d0>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a1b      	ldr	r2, [pc, #108]	@ (8005384 <xPortStartScheduler+0x1d0>)
 8005316:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800531a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800531c:	4b19      	ldr	r3, [pc, #100]	@ (8005384 <xPortStartScheduler+0x1d0>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a18      	ldr	r2, [pc, #96]	@ (8005384 <xPortStartScheduler+0x1d0>)
 8005322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005326:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8005328:	4b17      	ldr	r3, [pc, #92]	@ (8005388 <xPortStartScheduler+0x1d4>)
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800532e:	f000 f8ed 	bl	800550c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005332:	4b16      	ldr	r3, [pc, #88]	@ (800538c <xPortStartScheduler+0x1d8>)
 8005334:	2200      	movs	r2, #0
 8005336:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005338:	f000 f90c 	bl	8005554 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800533c:	4b14      	ldr	r3, [pc, #80]	@ (8005390 <xPortStartScheduler+0x1dc>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a13      	ldr	r2, [pc, #76]	@ (8005390 <xPortStartScheduler+0x1dc>)
 8005342:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005346:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005348:	f7ff ff1e 	bl	8005188 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800534c:	f7ff f85a 	bl	8004404 <vTaskSwitchContext>
    prvTaskExitError();
 8005350:	f7ff fed4 	bl	80050fc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3730      	adds	r7, #48	@ 0x30
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	e000ed00 	.word	0xe000ed00
 8005364:	410fc271 	.word	0x410fc271
 8005368:	410fc270 	.word	0x410fc270
 800536c:	e000ed08 	.word	0xe000ed08
 8005370:	08005161 	.word	0x08005161
 8005374:	08005451 	.word	0x08005451
 8005378:	e000e400 	.word	0xe000e400
 800537c:	200002a0 	.word	0x200002a0
 8005380:	200002a4 	.word	0x200002a4
 8005384:	e000ed20 	.word	0xe000ed20
 8005388:	e000ed1c 	.word	0xe000ed1c
 800538c:	2000000c 	.word	0x2000000c
 8005390:	e000ef34 	.word	0xe000ef34

08005394 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
    __asm volatile
 800539a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539e:	f383 8811 	msr	BASEPRI, r3
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	607b      	str	r3, [r7, #4]
}
 80053ac:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80053ae:	4b10      	ldr	r3, [pc, #64]	@ (80053f0 <vPortEnterCritical+0x5c>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3301      	adds	r3, #1
 80053b4:	4a0e      	ldr	r2, [pc, #56]	@ (80053f0 <vPortEnterCritical+0x5c>)
 80053b6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80053b8:	4b0d      	ldr	r3, [pc, #52]	@ (80053f0 <vPortEnterCritical+0x5c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d110      	bne.n	80053e2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80053c0:	4b0c      	ldr	r3, [pc, #48]	@ (80053f4 <vPortEnterCritical+0x60>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <vPortEnterCritical+0x4e>
    __asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	603b      	str	r3, [r7, #0]
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	e7fd      	b.n	80053de <vPortEnterCritical+0x4a>
    }
}
 80053e2:	bf00      	nop
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	2000000c 	.word	0x2000000c
 80053f4:	e000ed04 	.word	0xe000ed04

080053f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80053fe:	4b12      	ldr	r3, [pc, #72]	@ (8005448 <vPortExitCritical+0x50>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10b      	bne.n	800541e <vPortExitCritical+0x26>
    __asm volatile
 8005406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800540a:	f383 8811 	msr	BASEPRI, r3
 800540e:	f3bf 8f6f 	isb	sy
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	607b      	str	r3, [r7, #4]
}
 8005418:	bf00      	nop
 800541a:	bf00      	nop
 800541c:	e7fd      	b.n	800541a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800541e:	4b0a      	ldr	r3, [pc, #40]	@ (8005448 <vPortExitCritical+0x50>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3b01      	subs	r3, #1
 8005424:	4a08      	ldr	r2, [pc, #32]	@ (8005448 <vPortExitCritical+0x50>)
 8005426:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005428:	4b07      	ldr	r3, [pc, #28]	@ (8005448 <vPortExitCritical+0x50>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d105      	bne.n	800543c <vPortExitCritical+0x44>
 8005430:	2300      	movs	r3, #0
 8005432:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800543a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	2000000c 	.word	0x2000000c
 800544c:	00000000 	.word	0x00000000

08005450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005450:	f3ef 8009 	mrs	r0, PSP
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <pxCurrentTCBConst>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	f01e 0f10 	tst.w	lr, #16
 8005460:	bf08      	it	eq
 8005462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546a:	6010      	str	r0, [r2, #0]
 800546c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005474:	f380 8811 	msr	BASEPRI, r0
 8005478:	f3bf 8f4f 	dsb	sy
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f7fe ffc0 	bl	8004404 <vTaskSwitchContext>
 8005484:	f04f 0000 	mov.w	r0, #0
 8005488:	f380 8811 	msr	BASEPRI, r0
 800548c:	bc09      	pop	{r0, r3}
 800548e:	6819      	ldr	r1, [r3, #0]
 8005490:	6808      	ldr	r0, [r1, #0]
 8005492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005496:	f01e 0f10 	tst.w	lr, #16
 800549a:	bf08      	it	eq
 800549c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054a0:	f380 8809 	msr	PSP, r0
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	f3af 8000 	nop.w

080054b0 <pxCurrentTCBConst>:
 80054b0:	20000160 	.word	0x20000160
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop

080054b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
    __asm volatile
 80054be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c2:	f383 8811 	msr	BASEPRI, r3
 80054c6:	f3bf 8f6f 	isb	sy
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	607b      	str	r3, [r7, #4]
}
 80054d0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 80054d2:	f001 fb1d 	bl	8006b10 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80054d6:	f7fe fe73 	bl	80041c0 <xTaskIncrementTick>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d006      	beq.n	80054ee <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 80054e0:	f001 fb74 	bl	8006bcc <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80054e4:	4b08      	ldr	r3, [pc, #32]	@ (8005508 <SysTick_Handler+0x50>)
 80054e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	e001      	b.n	80054f2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 80054ee:	f001 fb51 	bl	8006b94 <SEGGER_SYSVIEW_RecordExitISR>
 80054f2:	2300      	movs	r3, #0
 80054f4:	603b      	str	r3, [r7, #0]
    __asm volatile
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	f383 8811 	msr	BASEPRI, r3
}
 80054fc:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80054fe:	bf00      	nop
 8005500:	3708      	adds	r7, #8
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005510:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <vPortSetupTimerInterrupt+0x34>)
 8005512:	2200      	movs	r2, #0
 8005514:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005516:	4b0b      	ldr	r3, [pc, #44]	@ (8005544 <vPortSetupTimerInterrupt+0x38>)
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800551c:	4b0a      	ldr	r3, [pc, #40]	@ (8005548 <vPortSetupTimerInterrupt+0x3c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a0a      	ldr	r2, [pc, #40]	@ (800554c <vPortSetupTimerInterrupt+0x40>)
 8005522:	fba2 2303 	umull	r2, r3, r2, r3
 8005526:	099b      	lsrs	r3, r3, #6
 8005528:	4a09      	ldr	r2, [pc, #36]	@ (8005550 <vPortSetupTimerInterrupt+0x44>)
 800552a:	3b01      	subs	r3, #1
 800552c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800552e:	4b04      	ldr	r3, [pc, #16]	@ (8005540 <vPortSetupTimerInterrupt+0x34>)
 8005530:	2207      	movs	r2, #7
 8005532:	601a      	str	r2, [r3, #0]
}
 8005534:	bf00      	nop
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	e000e010 	.word	0xe000e010
 8005544:	e000e018 	.word	0xe000e018
 8005548:	20000000 	.word	0x20000000
 800554c:	10624dd3 	.word	0x10624dd3
 8005550:	e000e014 	.word	0xe000e014

08005554 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005554:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005564 <vPortEnableVFP+0x10>
 8005558:	6801      	ldr	r1, [r0, #0]
 800555a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800555e:	6001      	str	r1, [r0, #0]
 8005560:	4770      	bx	lr
 8005562:	0000      	.short	0x0000
 8005564:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop

0800556c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8005572:	f3ef 8305 	mrs	r3, IPSR
 8005576:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2b0f      	cmp	r3, #15
 800557c:	d915      	bls.n	80055aa <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800557e:	4a18      	ldr	r2, [pc, #96]	@ (80055e0 <vPortValidateInterruptPriority+0x74>)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4413      	add	r3, r2
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005588:	4b16      	ldr	r3, [pc, #88]	@ (80055e4 <vPortValidateInterruptPriority+0x78>)
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	7afa      	ldrb	r2, [r7, #11]
 800558e:	429a      	cmp	r2, r3
 8005590:	d20b      	bcs.n	80055aa <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8005592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005596:	f383 8811 	msr	BASEPRI, r3
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	607b      	str	r3, [r7, #4]
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	e7fd      	b.n	80055a6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80055aa:	4b0f      	ldr	r3, [pc, #60]	@ (80055e8 <vPortValidateInterruptPriority+0x7c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80055b2:	4b0e      	ldr	r3, [pc, #56]	@ (80055ec <vPortValidateInterruptPriority+0x80>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d90b      	bls.n	80055d2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	603b      	str	r3, [r7, #0]
}
 80055cc:	bf00      	nop
 80055ce:	bf00      	nop
 80055d0:	e7fd      	b.n	80055ce <vPortValidateInterruptPriority+0x62>
    }
 80055d2:	bf00      	nop
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	e000e3f0 	.word	0xe000e3f0
 80055e4:	200002a0 	.word	0x200002a0
 80055e8:	e000ed0c 	.word	0xe000ed0c
 80055ec:	200002a4 	.word	0x200002a4

080055f0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08e      	sub	sp, #56	@ 0x38
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80055f8:	2300      	movs	r3, #0
 80055fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d022      	beq.n	8005648 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8005602:	2308      	movs	r3, #8
 8005604:	43db      	mvns	r3, r3
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	429a      	cmp	r2, r3
 800560a:	d81b      	bhi.n	8005644 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800560c:	2208      	movs	r2, #8
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4413      	add	r3, r2
 8005612:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	2b00      	cmp	r3, #0
 800561c:	d014      	beq.n	8005648 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f003 0307 	and.w	r3, r3, #7
 8005624:	f1c3 0308 	rsb	r3, r3, #8
 8005628:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562c:	43db      	mvns	r3, r3
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	429a      	cmp	r2, r3
 8005632:	d804      	bhi.n	800563e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005638:	4413      	add	r3, r2
 800563a:	607b      	str	r3, [r7, #4]
 800563c:	e004      	b.n	8005648 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800563e:	2300      	movs	r3, #0
 8005640:	607b      	str	r3, [r7, #4]
 8005642:	e001      	b.n	8005648 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8005644:	2300      	movs	r3, #0
 8005646:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8005648:	f7fe fc72 	bl	8003f30 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800564c:	4b7a      	ldr	r3, [pc, #488]	@ (8005838 <pvPortMalloc+0x248>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8005654:	f000 f974 	bl	8005940 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	f2c0 80d3 	blt.w	8005806 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 80cf 	beq.w	8005806 <pvPortMalloc+0x216>
 8005668:	4b74      	ldr	r3, [pc, #464]	@ (800583c <pvPortMalloc+0x24c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	429a      	cmp	r2, r3
 8005670:	f200 80c9 	bhi.w	8005806 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005674:	4b72      	ldr	r3, [pc, #456]	@ (8005840 <pvPortMalloc+0x250>)
 8005676:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8005678:	4b71      	ldr	r3, [pc, #452]	@ (8005840 <pvPortMalloc+0x250>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800567e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005680:	4a70      	ldr	r2, [pc, #448]	@ (8005844 <pvPortMalloc+0x254>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d305      	bcc.n	8005692 <pvPortMalloc+0xa2>
 8005686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005688:	4a6f      	ldr	r2, [pc, #444]	@ (8005848 <pvPortMalloc+0x258>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d801      	bhi.n	8005692 <pvPortMalloc+0xa2>
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <pvPortMalloc+0xa4>
 8005692:	2300      	movs	r3, #0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d129      	bne.n	80056ec <pvPortMalloc+0xfc>
    __asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	623b      	str	r3, [r7, #32]
}
 80056aa:	bf00      	nop
 80056ac:	bf00      	nop
 80056ae:	e7fd      	b.n	80056ac <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80056b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80056b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80056ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056bc:	4a61      	ldr	r2, [pc, #388]	@ (8005844 <pvPortMalloc+0x254>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d305      	bcc.n	80056ce <pvPortMalloc+0xde>
 80056c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056c4:	4a60      	ldr	r2, [pc, #384]	@ (8005848 <pvPortMalloc+0x258>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d801      	bhi.n	80056ce <pvPortMalloc+0xde>
 80056ca:	2301      	movs	r3, #1
 80056cc:	e000      	b.n	80056d0 <pvPortMalloc+0xe0>
 80056ce:	2300      	movs	r3, #0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d10b      	bne.n	80056ec <pvPortMalloc+0xfc>
    __asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	61fb      	str	r3, [r7, #28]
}
 80056e6:	bf00      	nop
 80056e8:	bf00      	nop
 80056ea:	e7fd      	b.n	80056e8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80056ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d903      	bls.n	80056fe <pvPortMalloc+0x10e>
 80056f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1d8      	bne.n	80056b0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80056fe:	4b4e      	ldr	r3, [pc, #312]	@ (8005838 <pvPortMalloc+0x248>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005704:	429a      	cmp	r2, r3
 8005706:	d07e      	beq.n	8005806 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2208      	movs	r2, #8
 800570e:	4413      	add	r3, r2
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8005712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005714:	4a4b      	ldr	r2, [pc, #300]	@ (8005844 <pvPortMalloc+0x254>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d305      	bcc.n	8005726 <pvPortMalloc+0x136>
 800571a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571c:	4a4a      	ldr	r2, [pc, #296]	@ (8005848 <pvPortMalloc+0x258>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d801      	bhi.n	8005726 <pvPortMalloc+0x136>
 8005722:	2301      	movs	r3, #1
 8005724:	e000      	b.n	8005728 <pvPortMalloc+0x138>
 8005726:	2300      	movs	r3, #0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d10b      	bne.n	8005744 <pvPortMalloc+0x154>
    __asm volatile
 800572c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005730:	f383 8811 	msr	BASEPRI, r3
 8005734:	f3bf 8f6f 	isb	sy
 8005738:	f3bf 8f4f 	dsb	sy
 800573c:	61bb      	str	r3, [r7, #24]
}
 800573e:	bf00      	nop
 8005740:	bf00      	nop
 8005742:	e7fd      	b.n	8005740 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800574c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	429a      	cmp	r2, r3
 8005754:	d90b      	bls.n	800576e <pvPortMalloc+0x17e>
    __asm volatile
 8005756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575a:	f383 8811 	msr	BASEPRI, r3
 800575e:	f3bf 8f6f 	isb	sy
 8005762:	f3bf 8f4f 	dsb	sy
 8005766:	617b      	str	r3, [r7, #20]
}
 8005768:	bf00      	nop
 800576a:	bf00      	nop
 800576c:	e7fd      	b.n	800576a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800576e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	1ad2      	subs	r2, r2, r3
 8005776:	2308      	movs	r3, #8
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	429a      	cmp	r2, r3
 800577c:	d924      	bls.n	80057c8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800577e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4413      	add	r3, r2
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00b      	beq.n	80057a8 <pvPortMalloc+0x1b8>
    __asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	613b      	str	r3, [r7, #16]
}
 80057a2:	bf00      	nop
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80057a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	1ad2      	subs	r2, r2, r3
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80057b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80057ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057c6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80057c8:	4b1c      	ldr	r3, [pc, #112]	@ (800583c <pvPortMalloc+0x24c>)
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	4a1a      	ldr	r2, [pc, #104]	@ (800583c <pvPortMalloc+0x24c>)
 80057d4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057d6:	4b19      	ldr	r3, [pc, #100]	@ (800583c <pvPortMalloc+0x24c>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	4b1c      	ldr	r3, [pc, #112]	@ (800584c <pvPortMalloc+0x25c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d203      	bcs.n	80057ea <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057e2:	4b16      	ldr	r3, [pc, #88]	@ (800583c <pvPortMalloc+0x24c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a19      	ldr	r2, [pc, #100]	@ (800584c <pvPortMalloc+0x25c>)
 80057e8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80057ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80057f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80057f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f8:	2200      	movs	r2, #0
 80057fa:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80057fc:	4b14      	ldr	r3, [pc, #80]	@ (8005850 <pvPortMalloc+0x260>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3301      	adds	r3, #1
 8005802:	4a13      	ldr	r2, [pc, #76]	@ (8005850 <pvPortMalloc+0x260>)
 8005804:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005806:	f7fe fba1 	bl	8003f4c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580c:	f003 0307 	and.w	r3, r3, #7
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00b      	beq.n	800582c <pvPortMalloc+0x23c>
    __asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	60fb      	str	r3, [r7, #12]
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <pvPortMalloc+0x238>
    return pvReturn;
 800582c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800582e:	4618      	mov	r0, r3
 8005830:	3738      	adds	r7, #56	@ 0x38
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	20007ab0 	.word	0x20007ab0
 800583c:	20007ab4 	.word	0x20007ab4
 8005840:	20007aa8 	.word	0x20007aa8
 8005844:	200002a8 	.word	0x200002a8
 8005848:	20007aa7 	.word	0x20007aa7
 800584c:	20007ab8 	.word	0x20007ab8
 8005850:	20007abc 	.word	0x20007abc

08005854 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d060      	beq.n	8005928 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005866:	2308      	movs	r3, #8
 8005868:	425b      	negs	r3, r3
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	4413      	add	r3, r2
 800586e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	4a2e      	ldr	r2, [pc, #184]	@ (8005930 <vPortFree+0xdc>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d305      	bcc.n	8005888 <vPortFree+0x34>
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	4a2d      	ldr	r2, [pc, #180]	@ (8005934 <vPortFree+0xe0>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d801      	bhi.n	8005888 <vPortFree+0x34>
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <vPortFree+0x36>
 8005888:	2300      	movs	r3, #0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10b      	bne.n	80058a6 <vPortFree+0x52>
    __asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	617b      	str	r3, [r7, #20]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	db0b      	blt.n	80058c6 <vPortFree+0x72>
    __asm volatile
 80058ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b2:	f383 8811 	msr	BASEPRI, r3
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	613b      	str	r3, [r7, #16]
}
 80058c0:	bf00      	nop
 80058c2:	bf00      	nop
 80058c4:	e7fd      	b.n	80058c2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00b      	beq.n	80058e6 <vPortFree+0x92>
    __asm volatile
 80058ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	60fb      	str	r3, [r7, #12]
}
 80058e0:	bf00      	nop
 80058e2:	bf00      	nop
 80058e4:	e7fd      	b.n	80058e2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	da1c      	bge.n	8005928 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d118      	bne.n	8005928 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8005902:	f7fe fb15 	bl	8003f30 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	4b0b      	ldr	r3, [pc, #44]	@ (8005938 <vPortFree+0xe4>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4413      	add	r3, r2
 8005910:	4a09      	ldr	r2, [pc, #36]	@ (8005938 <vPortFree+0xe4>)
 8005912:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005914:	69b8      	ldr	r0, [r7, #24]
 8005916:	f000 f86d 	bl	80059f4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800591a:	4b08      	ldr	r3, [pc, #32]	@ (800593c <vPortFree+0xe8>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3301      	adds	r3, #1
 8005920:	4a06      	ldr	r2, [pc, #24]	@ (800593c <vPortFree+0xe8>)
 8005922:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005924:	f7fe fb12 	bl	8003f4c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005928:	bf00      	nop
 800592a:	3720      	adds	r7, #32
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	200002a8 	.word	0x200002a8
 8005934:	20007aa7 	.word	0x20007aa7
 8005938:	20007ab4 	.word	0x20007ab4
 800593c:	20007ac0 	.word	0x20007ac0

08005940 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005946:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800594a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800594c:	4b24      	ldr	r3, [pc, #144]	@ (80059e0 <prvHeapInit+0xa0>)
 800594e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00c      	beq.n	8005974 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3307      	adds	r3, #7
 800595e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0307 	bic.w	r3, r3, #7
 8005966:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	4a1c      	ldr	r2, [pc, #112]	@ (80059e0 <prvHeapInit+0xa0>)
 8005970:	4413      	add	r3, r2
 8005972:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <prvHeapInit+0xa4>)
 8005978:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800597a:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <prvHeapInit+0xa4>)
 800597c:	2200      	movs	r2, #0
 800597e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	4413      	add	r3, r2
 8005986:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8005988:	2208      	movs	r2, #8
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f023 0307 	bic.w	r3, r3, #7
 8005996:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a13      	ldr	r2, [pc, #76]	@ (80059e8 <prvHeapInit+0xa8>)
 800599c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800599e:	4b12      	ldr	r3, [pc, #72]	@ (80059e8 <prvHeapInit+0xa8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2200      	movs	r2, #0
 80059a4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80059a6:	4b10      	ldr	r3, [pc, #64]	@ (80059e8 <prvHeapInit+0xa8>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2200      	movs	r2, #0
 80059ac:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	1ad2      	subs	r2, r2, r3
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80059bc:	4b0a      	ldr	r3, [pc, #40]	@ (80059e8 <prvHeapInit+0xa8>)
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	4a08      	ldr	r2, [pc, #32]	@ (80059ec <prvHeapInit+0xac>)
 80059ca:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	4a07      	ldr	r2, [pc, #28]	@ (80059f0 <prvHeapInit+0xb0>)
 80059d2:	6013      	str	r3, [r2, #0]
}
 80059d4:	bf00      	nop
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	200002a8 	.word	0x200002a8
 80059e4:	20007aa8 	.word	0x20007aa8
 80059e8:	20007ab0 	.word	0x20007ab0
 80059ec:	20007ab8 	.word	0x20007ab8
 80059f0:	20007ab4 	.word	0x20007ab4

080059f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80059f4:	b480      	push	{r7}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80059fc:	4b36      	ldr	r3, [pc, #216]	@ (8005ad8 <prvInsertBlockIntoFreeList+0xe4>)
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	e002      	b.n	8005a08 <prvInsertBlockIntoFreeList+0x14>
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d8f7      	bhi.n	8005a02 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	4a30      	ldr	r2, [pc, #192]	@ (8005ad8 <prvInsertBlockIntoFreeList+0xe4>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d018      	beq.n	8005a4c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	4a2f      	ldr	r2, [pc, #188]	@ (8005adc <prvInsertBlockIntoFreeList+0xe8>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d305      	bcc.n	8005a2e <prvInsertBlockIntoFreeList+0x3a>
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae0 <prvInsertBlockIntoFreeList+0xec>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d801      	bhi.n	8005a2e <prvInsertBlockIntoFreeList+0x3a>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e000      	b.n	8005a30 <prvInsertBlockIntoFreeList+0x3c>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10b      	bne.n	8005a4c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	60fb      	str	r3, [r7, #12]
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	e7fd      	b.n	8005a48 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	4413      	add	r3, r2
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d108      	bne.n	8005a70 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	441a      	add	r2, r3
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	441a      	add	r2, r3
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d118      	bne.n	8005ab6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	4b16      	ldr	r3, [pc, #88]	@ (8005ae4 <prvInsertBlockIntoFreeList+0xf0>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d00d      	beq.n	8005aac <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	441a      	add	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	e008      	b.n	8005abe <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005aac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae4 <prvInsertBlockIntoFreeList+0xf0>)
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	e003      	b.n	8005abe <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d002      	beq.n	8005acc <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005acc:	bf00      	nop
 8005ace:	371c      	adds	r7, #28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	20007aa8 	.word	0x20007aa8
 8005adc:	200002a8 	.word	0x200002a8
 8005ae0:	20007aa7 	.word	0x20007aa7
 8005ae4:	20007ab0 	.word	0x20007ab0

08005ae8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b082      	sub	sp, #8
 8005aec:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005aee:	4b26      	ldr	r3, [pc, #152]	@ (8005b88 <_DoInit+0xa0>)
 8005af0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8005af2:	22a8      	movs	r2, #168	@ 0xa8
 8005af4:	2100      	movs	r1, #0
 8005af6:	6838      	ldr	r0, [r7, #0]
 8005af8:	f001 fcf5 	bl	80074e6 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2203      	movs	r2, #3
 8005b00:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2203      	movs	r2, #3
 8005b06:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	4a20      	ldr	r2, [pc, #128]	@ (8005b8c <_DoInit+0xa4>)
 8005b0c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	4a1f      	ldr	r2, [pc, #124]	@ (8005b90 <_DoInit+0xa8>)
 8005b12:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b1a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2200      	movs	r2, #0
 8005b26:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	4a16      	ldr	r2, [pc, #88]	@ (8005b8c <_DoInit+0xa4>)
 8005b32:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	4a17      	ldr	r2, [pc, #92]	@ (8005b94 <_DoInit+0xac>)
 8005b38:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2210      	movs	r2, #16
 8005b3e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	2200      	movs	r2, #0
 8005b44:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005b52:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005b56:	2300      	movs	r3, #0
 8005b58:	607b      	str	r3, [r7, #4]
 8005b5a:	e00c      	b.n	8005b76 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f1c3 030f 	rsb	r3, r3, #15
 8005b62:	4a0d      	ldr	r2, [pc, #52]	@ (8005b98 <_DoInit+0xb0>)
 8005b64:	5cd1      	ldrb	r1, [r2, r3]
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	460a      	mov	r2, r1
 8005b6e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3301      	adds	r3, #1
 8005b74:	607b      	str	r3, [r7, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b0f      	cmp	r3, #15
 8005b7a:	d9ef      	bls.n	8005b5c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005b7c:	f3bf 8f5f 	dmb	sy
}
 8005b80:	bf00      	nop
 8005b82:	3708      	adds	r7, #8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	20007ac4 	.word	0x20007ac4
 8005b8c:	080075a0 	.word	0x080075a0
 8005b90:	20007b6c 	.word	0x20007b6c
 8005b94:	20007f6c 	.word	0x20007f6c
 8005b98:	08007694 	.word	0x08007694

08005b9c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08c      	sub	sp, #48	@ 0x30
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ca4 <SEGGER_RTT_ReadNoLock+0x108>)
 8005baa:	623b      	str	r3, [r7, #32]
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b53      	cmp	r3, #83	@ 0x53
 8005bb4:	d001      	beq.n	8005bba <SEGGER_RTT_ReadNoLock+0x1e>
 8005bb6:	f7ff ff97 	bl	8005ae8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	4413      	add	r3, r2
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	3360      	adds	r3, #96	@ 0x60
 8005bc6:	4a37      	ldr	r2, [pc, #220]	@ (8005ca4 <SEGGER_RTT_ReadNoLock+0x108>)
 8005bc8:	4413      	add	r3, r2
 8005bca:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d92b      	bls.n	8005c40 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	bf28      	it	cs
 8005bfa:	4613      	movcs	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c04:	4413      	add	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	6939      	ldr	r1, [r7, #16]
 8005c0c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c0e:	f001 fc97 	bl	8007540 <memcpy>
    NumBytesRead += NumBytesRem;
 8005c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	4413      	add	r3, r2
 8005c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005c1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	4413      	add	r3, r2
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005c2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	4413      	add	r3, r2
 8005c30:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d101      	bne.n	8005c40 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005c40:	69ba      	ldr	r2, [r7, #24]
 8005c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005c48:	697a      	ldr	r2, [r7, #20]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	bf28      	it	cs
 8005c50:	4613      	movcs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d019      	beq.n	8005c8e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	685a      	ldr	r2, [r3, #4]
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	4413      	add	r3, r2
 8005c62:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	6939      	ldr	r1, [r7, #16]
 8005c68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c6a:	f001 fc69 	bl	8007540 <memcpy>
    NumBytesRead += NumBytesRem;
 8005c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	4413      	add	r3, r2
 8005c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005c86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c98:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3730      	adds	r7, #48	@ 0x30
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	20007ac4 	.word	0x20007ac4

08005ca8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8005dac <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b53      	cmp	r3, #83	@ 0x53
 8005cc2:	d001      	beq.n	8005cc8 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005cc4:	f7ff ff10 	bl	8005ae8 <_DoInit>
  SEGGER_RTT_LOCK();
 8005cc8:	f3ef 8311 	mrs	r3, BASEPRI
 8005ccc:	f04f 0120 	mov.w	r1, #32
 8005cd0:	f381 8811 	msr	BASEPRI, r1
 8005cd4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005cd6:	4b35      	ldr	r3, [pc, #212]	@ (8005dac <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005cd8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005cde:	6939      	ldr	r1, [r7, #16]
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	1c5a      	adds	r2, r3, #1
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	005b      	lsls	r3, r3, #1
 8005ce8:	4413      	add	r3, r2
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	440b      	add	r3, r1
 8005cee:	3304      	adds	r3, #4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	dbeb      	blt.n	8005cde <SEGGER_RTT_AllocUpBuffer+0x36>
 8005d06:	e000      	b.n	8005d0a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005d08:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	69fa      	ldr	r2, [r7, #28]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	da3f      	bge.n	8005d94 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005d14:	6939      	ldr	r1, [r7, #16]
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	4413      	add	r3, r2
 8005d20:	00db      	lsls	r3, r3, #3
 8005d22:	440b      	add	r3, r1
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005d28:	6939      	ldr	r1, [r7, #16]
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	4613      	mov	r3, r2
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	4413      	add	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	440b      	add	r3, r1
 8005d38:	3304      	adds	r3, #4
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005d3e:	6939      	ldr	r1, [r7, #16]
 8005d40:	69fa      	ldr	r2, [r7, #28]
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	440b      	add	r3, r1
 8005d4c:	3320      	adds	r3, #32
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005d52:	6939      	ldr	r1, [r7, #16]
 8005d54:	69fa      	ldr	r2, [r7, #28]
 8005d56:	4613      	mov	r3, r2
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	4413      	add	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	440b      	add	r3, r1
 8005d60:	3328      	adds	r3, #40	@ 0x28
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005d66:	6939      	ldr	r1, [r7, #16]
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	005b      	lsls	r3, r3, #1
 8005d6e:	4413      	add	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	440b      	add	r3, r1
 8005d74:	3324      	adds	r3, #36	@ 0x24
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005d7a:	6939      	ldr	r1, [r7, #16]
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	4413      	add	r3, r2
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	440b      	add	r3, r1
 8005d88:	332c      	adds	r3, #44	@ 0x2c
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005d8e:	f3bf 8f5f 	dmb	sy
 8005d92:	e002      	b.n	8005d9a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005d94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005d98:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005da0:	69fb      	ldr	r3, [r7, #28]
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3720      	adds	r7, #32
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	20007ac4 	.word	0x20007ac4

08005db0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b08a      	sub	sp, #40	@ 0x28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005dbe:	4b21      	ldr	r3, [pc, #132]	@ (8005e44 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005dc0:	623b      	str	r3, [r7, #32]
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b53      	cmp	r3, #83	@ 0x53
 8005dca:	d001      	beq.n	8005dd0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005dcc:	f7ff fe8c 	bl	8005ae8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e44 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005dd2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d82c      	bhi.n	8005e34 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8005dda:	f3ef 8311 	mrs	r3, BASEPRI
 8005dde:	f04f 0120 	mov.w	r1, #32
 8005de2:	f381 8811 	msr	BASEPRI, r1
 8005de6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4613      	mov	r3, r2
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	4413      	add	r3, r2
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	3360      	adds	r3, #96	@ 0x60
 8005df4:	69fa      	ldr	r2, [r7, #28]
 8005df6:	4413      	add	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00e      	beq.n	8005e1e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2200      	movs	r2, #0
 8005e16:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e22:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005e24:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e32:	e002      	b.n	8005e3a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005e34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3728      	adds	r7, #40	@ 0x28
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20007ac4 	.word	0x20007ac4

08005e48 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005e48:	b480      	push	{r7}
 8005e4a:	b087      	sub	sp, #28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d105      	bne.n	8005e66 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	60fa      	str	r2, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	701a      	strb	r2, [r3, #0]
 8005e64:	e022      	b.n	8005eac <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	60fa      	str	r2, [r7, #12]
 8005e70:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b80      	cmp	r3, #128	@ 0x80
 8005e76:	d90a      	bls.n	8005e8e <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8005e78:	2380      	movs	r3, #128	@ 0x80
 8005e7a:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005e7c:	e007      	b.n	8005e8e <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	1c53      	adds	r3, r2, #1
 8005e82:	60bb      	str	r3, [r7, #8]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	1c59      	adds	r1, r3, #1
 8005e88:	60f9      	str	r1, [r7, #12]
 8005e8a:	7812      	ldrb	r2, [r2, #0]
 8005e8c:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	1e5a      	subs	r2, r3, #1
 8005e92:	607a      	str	r2, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <_EncodeStr+0x58>
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1ee      	bne.n	8005e7e <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8005eac:	68fb      	ldr	r3, [r7, #12]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	371c      	adds	r7, #28
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3307      	adds	r3, #7
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005eda:	4b34      	ldr	r3, [pc, #208]	@ (8005fac <_HandleIncomingPacket+0xd8>)
 8005edc:	7e1b      	ldrb	r3, [r3, #24]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	1cfb      	adds	r3, r7, #3
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	f7ff fe59 	bl	8005b9c <SEGGER_RTT_ReadNoLock>
 8005eea:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d057      	beq.n	8005fa2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8005ef2:	78fb      	ldrb	r3, [r7, #3]
 8005ef4:	2b80      	cmp	r3, #128	@ 0x80
 8005ef6:	d031      	beq.n	8005f5c <_HandleIncomingPacket+0x88>
 8005ef8:	2b80      	cmp	r3, #128	@ 0x80
 8005efa:	dc40      	bgt.n	8005f7e <_HandleIncomingPacket+0xaa>
 8005efc:	2b07      	cmp	r3, #7
 8005efe:	dc15      	bgt.n	8005f2c <_HandleIncomingPacket+0x58>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dd3c      	ble.n	8005f7e <_HandleIncomingPacket+0xaa>
 8005f04:	3b01      	subs	r3, #1
 8005f06:	2b06      	cmp	r3, #6
 8005f08:	d839      	bhi.n	8005f7e <_HandleIncomingPacket+0xaa>
 8005f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f10 <_HandleIncomingPacket+0x3c>)
 8005f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f10:	08005f33 	.word	0x08005f33
 8005f14:	08005f39 	.word	0x08005f39
 8005f18:	08005f3f 	.word	0x08005f3f
 8005f1c:	08005f45 	.word	0x08005f45
 8005f20:	08005f4b 	.word	0x08005f4b
 8005f24:	08005f51 	.word	0x08005f51
 8005f28:	08005f57 	.word	0x08005f57
 8005f2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f2e:	d033      	beq.n	8005f98 <_HandleIncomingPacket+0xc4>
 8005f30:	e025      	b.n	8005f7e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005f32:	f000 fb25 	bl	8006580 <SEGGER_SYSVIEW_Start>
      break;
 8005f36:	e034      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005f38:	f000 fbdc 	bl	80066f4 <SEGGER_SYSVIEW_Stop>
      break;
 8005f3c:	e031      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005f3e:	f000 fdb5 	bl	8006aac <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005f42:	e02e      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005f44:	f000 fd7a 	bl	8006a3c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005f48:	e02b      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005f4a:	f000 fbf9 	bl	8006740 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005f4e:	e028      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005f50:	f001 f8e6 	bl	8007120 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005f54:	e025      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005f56:	f001 f8c5 	bl	80070e4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005f5a:	e022      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005f5c:	4b13      	ldr	r3, [pc, #76]	@ (8005fac <_HandleIncomingPacket+0xd8>)
 8005f5e:	7e1b      	ldrb	r3, [r3, #24]
 8005f60:	4618      	mov	r0, r3
 8005f62:	1cfb      	adds	r3, r7, #3
 8005f64:	2201      	movs	r2, #1
 8005f66:	4619      	mov	r1, r3
 8005f68:	f7ff fe18 	bl	8005b9c <SEGGER_RTT_ReadNoLock>
 8005f6c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d013      	beq.n	8005f9c <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f001 f82a 	bl	8006fd0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005f7c:	e00e      	b.n	8005f9c <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005f7e:	78fb      	ldrb	r3, [r7, #3]
 8005f80:	b25b      	sxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	da0c      	bge.n	8005fa0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005f86:	4b09      	ldr	r3, [pc, #36]	@ (8005fac <_HandleIncomingPacket+0xd8>)
 8005f88:	7e1b      	ldrb	r3, [r3, #24]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	1cfb      	adds	r3, r7, #3
 8005f8e:	2201      	movs	r2, #1
 8005f90:	4619      	mov	r1, r3
 8005f92:	f7ff fe03 	bl	8005b9c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005f96:	e003      	b.n	8005fa0 <_HandleIncomingPacket+0xcc>
      break;
 8005f98:	bf00      	nop
 8005f9a:	e002      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
      break;
 8005f9c:	bf00      	nop
 8005f9e:	e000      	b.n	8005fa2 <_HandleIncomingPacket+0xce>
      break;
 8005fa0:	bf00      	nop
    }
  }
}
 8005fa2:	bf00      	nop
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	20008f84 	.word	0x20008f84

08005fb0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b08c      	sub	sp, #48	@ 0x30
 8005fb4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005fba:	1d3b      	adds	r3, r7, #4
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fc4:	4b31      	ldr	r3, [pc, #196]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fca:	e00b      	b.n	8005fe4 <_TrySendOverflowPacket+0x34>
 8005fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd2:	1c59      	adds	r1, r3, #1
 8005fd4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005fd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	701a      	strb	r2, [r3, #0]
 8005fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe0:	09db      	lsrs	r3, r3, #7
 8005fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fe8:	d8f0      	bhi.n	8005fcc <_TrySendOverflowPacket+0x1c>
 8005fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fec:	1c5a      	adds	r2, r3, #1
 8005fee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ff2:	b2d2      	uxtb	r2, r2
 8005ff4:	701a      	strb	r2, [r3, #0]
 8005ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005ffa:	4b25      	ldr	r3, [pc, #148]	@ (8006090 <_TrySendOverflowPacket+0xe0>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8006000:	4b22      	ldr	r3, [pc, #136]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	627b      	str	r3, [r7, #36]	@ 0x24
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	623b      	str	r3, [r7, #32]
 8006012:	e00b      	b.n	800602c <_TrySendOverflowPacket+0x7c>
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	b2da      	uxtb	r2, r3
 8006018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601a:	1c59      	adds	r1, r3, #1
 800601c:	6279      	str	r1, [r7, #36]	@ 0x24
 800601e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	701a      	strb	r2, [r3, #0]
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	09db      	lsrs	r3, r3, #7
 800602a:	623b      	str	r3, [r7, #32]
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006030:	d8f0      	bhi.n	8006014 <_TrySendOverflowPacket+0x64>
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	1c5a      	adds	r2, r3, #1
 8006036:	627a      	str	r2, [r7, #36]	@ 0x24
 8006038:	6a3a      	ldr	r2, [r7, #32]
 800603a:	b2d2      	uxtb	r2, r2
 800603c:	701a      	strb	r2, [r3, #0]
 800603e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006040:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8006042:	4b12      	ldr	r3, [pc, #72]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8006044:	785b      	ldrb	r3, [r3, #1]
 8006046:	4618      	mov	r0, r3
 8006048:	1d3b      	adds	r3, r7, #4
 800604a:	69fa      	ldr	r2, [r7, #28]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	461a      	mov	r2, r3
 8006050:	1d3b      	adds	r3, r7, #4
 8006052:	4619      	mov	r1, r3
 8006054:	f7fa f8c4 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006058:	4603      	mov	r3, r0
 800605a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006062:	4a0a      	ldr	r2, [pc, #40]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006068:	4b08      	ldr	r3, [pc, #32]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	3b01      	subs	r3, #1
 800606e:	b2da      	uxtb	r2, r3
 8006070:	4b06      	ldr	r3, [pc, #24]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8006072:	701a      	strb	r2, [r3, #0]
 8006074:	e004      	b.n	8006080 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006076:	4b05      	ldr	r3, [pc, #20]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	3301      	adds	r3, #1
 800607c:	4a03      	ldr	r2, [pc, #12]	@ (800608c <_TrySendOverflowPacket+0xdc>)
 800607e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8006080:	693b      	ldr	r3, [r7, #16]
}
 8006082:	4618      	mov	r0, r3
 8006084:	3730      	adds	r7, #48	@ 0x30
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	20008f84 	.word	0x20008f84
 8006090:	e0001004 	.word	0xe0001004

08006094 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	@ 0x28
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80060a0:	4b98      	ldr	r3, [pc, #608]	@ (8006304 <_SendPacket+0x270>)
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d010      	beq.n	80060ca <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80060a8:	4b96      	ldr	r3, [pc, #600]	@ (8006304 <_SendPacket+0x270>)
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 812d 	beq.w	800630c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80060b2:	4b94      	ldr	r3, [pc, #592]	@ (8006304 <_SendPacket+0x270>)
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d109      	bne.n	80060ce <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80060ba:	f7ff ff79 	bl	8005fb0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80060be:	4b91      	ldr	r3, [pc, #580]	@ (8006304 <_SendPacket+0x270>)
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	f040 8124 	bne.w	8006310 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 80060c8:	e001      	b.n	80060ce <_SendPacket+0x3a>
    goto Send;
 80060ca:	bf00      	nop
 80060cc:	e000      	b.n	80060d0 <_SendPacket+0x3c>
Send:
 80060ce:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2b1f      	cmp	r3, #31
 80060d4:	d809      	bhi.n	80060ea <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80060d6:	4b8b      	ldr	r3, [pc, #556]	@ (8006304 <_SendPacket+0x270>)
 80060d8:	69da      	ldr	r2, [r3, #28]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	fa22 f303 	lsr.w	r3, r2, r3
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f040 8115 	bne.w	8006314 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b17      	cmp	r3, #23
 80060ee:	d807      	bhi.n	8006100 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	3b01      	subs	r3, #1
 80060f4:	60fb      	str	r3, [r7, #12]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e0c4      	b.n	800628a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	2b7f      	cmp	r3, #127	@ 0x7f
 800610c:	d912      	bls.n	8006134 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	09da      	lsrs	r2, r3, #7
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	3b01      	subs	r3, #1
 8006116:	60fb      	str	r3, [r7, #12]
 8006118:	b2d2      	uxtb	r2, r2
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	b2db      	uxtb	r3, r3
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	3a01      	subs	r2, #1
 8006126:	60fa      	str	r2, [r7, #12]
 8006128:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800612c:	b2da      	uxtb	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	e006      	b.n	8006142 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3b01      	subs	r3, #1
 8006138:	60fb      	str	r3, [r7, #12]
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	b2da      	uxtb	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2b7e      	cmp	r3, #126	@ 0x7e
 8006146:	d807      	bhi.n	8006158 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	3b01      	subs	r3, #1
 800614c:	60fb      	str	r3, [r7, #12]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	b2da      	uxtb	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	e098      	b.n	800628a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800615e:	d212      	bcs.n	8006186 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	09da      	lsrs	r2, r3, #7
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	3b01      	subs	r3, #1
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	b2d2      	uxtb	r2, r2
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	b2db      	uxtb	r3, r3
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	3a01      	subs	r2, #1
 8006178:	60fa      	str	r2, [r7, #12]
 800617a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800617e:	b2da      	uxtb	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	e081      	b.n	800628a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800618c:	d21d      	bcs.n	80061ca <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	0b9a      	lsrs	r2, r3, #14
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	3b01      	subs	r3, #1
 8006196:	60fb      	str	r3, [r7, #12]
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	09db      	lsrs	r3, r3, #7
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	3a01      	subs	r2, #1
 80061a8:	60fa      	str	r2, [r7, #12]
 80061aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	3a01      	subs	r2, #1
 80061bc:	60fa      	str	r2, [r7, #12]
 80061be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80061c2:	b2da      	uxtb	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	e05f      	b.n	800628a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061d0:	d228      	bcs.n	8006224 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	0d5a      	lsrs	r2, r3, #21
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3b01      	subs	r3, #1
 80061da:	60fb      	str	r3, [r7, #12]
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	0b9b      	lsrs	r3, r3, #14
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	3a01      	subs	r2, #1
 80061ec:	60fa      	str	r2, [r7, #12]
 80061ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	09db      	lsrs	r3, r3, #7
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	3a01      	subs	r2, #1
 8006202:	60fa      	str	r2, [r7, #12]
 8006204:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006208:	b2da      	uxtb	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	b2db      	uxtb	r3, r3
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	3a01      	subs	r2, #1
 8006216:	60fa      	str	r2, [r7, #12]
 8006218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800621c:	b2da      	uxtb	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	701a      	strb	r2, [r3, #0]
 8006222:	e032      	b.n	800628a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	0f1a      	lsrs	r2, r3, #28
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	3b01      	subs	r3, #1
 800622c:	60fb      	str	r3, [r7, #12]
 800622e:	b2d2      	uxtb	r2, r2
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	0d5b      	lsrs	r3, r3, #21
 8006238:	b2db      	uxtb	r3, r3
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	3a01      	subs	r2, #1
 800623e:	60fa      	str	r2, [r7, #12]
 8006240:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006244:	b2da      	uxtb	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	0b9b      	lsrs	r3, r3, #14
 800624e:	b2db      	uxtb	r3, r3
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	3a01      	subs	r2, #1
 8006254:	60fa      	str	r2, [r7, #12]
 8006256:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800625a:	b2da      	uxtb	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	09db      	lsrs	r3, r3, #7
 8006264:	b2db      	uxtb	r3, r3
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	3a01      	subs	r2, #1
 800626a:	60fa      	str	r2, [r7, #12]
 800626c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006270:	b2da      	uxtb	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	b2db      	uxtb	r3, r3
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	3a01      	subs	r2, #1
 800627e:	60fa      	str	r2, [r7, #12]
 8006280:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006284:	b2da      	uxtb	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800628a:	4b1f      	ldr	r3, [pc, #124]	@ (8006308 <_SendPacket+0x274>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006290:	4b1c      	ldr	r3, [pc, #112]	@ (8006304 <_SendPacket+0x270>)
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	627b      	str	r3, [r7, #36]	@ 0x24
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	623b      	str	r3, [r7, #32]
 80062a2:	e00b      	b.n	80062bc <_SendPacket+0x228>
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062aa:	1c59      	adds	r1, r3, #1
 80062ac:	6279      	str	r1, [r7, #36]	@ 0x24
 80062ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062b2:	b2d2      	uxtb	r2, r2
 80062b4:	701a      	strb	r2, [r3, #0]
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	09db      	lsrs	r3, r3, #7
 80062ba:	623b      	str	r3, [r7, #32]
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	2b7f      	cmp	r3, #127	@ 0x7f
 80062c0:	d8f0      	bhi.n	80062a4 <_SendPacket+0x210>
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	627a      	str	r2, [r7, #36]	@ 0x24
 80062c8:	6a3a      	ldr	r2, [r7, #32]
 80062ca:	b2d2      	uxtb	r2, r2
 80062cc:	701a      	strb	r2, [r3, #0]
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <_SendPacket+0x270>)
 80062d4:	785b      	ldrb	r3, [r3, #1]
 80062d6:	4618      	mov	r0, r3
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	461a      	mov	r2, r3
 80062e0:	68f9      	ldr	r1, [r7, #12]
 80062e2:	f7f9 ff7d 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80062e6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80062ee:	4a05      	ldr	r2, [pc, #20]	@ (8006304 <_SendPacket+0x270>)
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	60d3      	str	r3, [r2, #12]
 80062f4:	e00f      	b.n	8006316 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80062f6:	4b03      	ldr	r3, [pc, #12]	@ (8006304 <_SendPacket+0x270>)
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	3301      	adds	r3, #1
 80062fc:	b2da      	uxtb	r2, r3
 80062fe:	4b01      	ldr	r3, [pc, #4]	@ (8006304 <_SendPacket+0x270>)
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	e008      	b.n	8006316 <_SendPacket+0x282>
 8006304:	20008f84 	.word	0x20008f84
 8006308:	e0001004 	.word	0xe0001004
    goto SendDone;
 800630c:	bf00      	nop
 800630e:	e002      	b.n	8006316 <_SendPacket+0x282>
      goto SendDone;
 8006310:	bf00      	nop
 8006312:	e000      	b.n	8006316 <_SendPacket+0x282>
      goto SendDone;
 8006314:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006316:	4b14      	ldr	r3, [pc, #80]	@ (8006368 <_SendPacket+0x2d4>)
 8006318:	7e1b      	ldrb	r3, [r3, #24]
 800631a:	4619      	mov	r1, r3
 800631c:	4a13      	ldr	r2, [pc, #76]	@ (800636c <_SendPacket+0x2d8>)
 800631e:	460b      	mov	r3, r1
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	440b      	add	r3, r1
 8006324:	00db      	lsls	r3, r3, #3
 8006326:	4413      	add	r3, r2
 8006328:	336c      	adds	r3, #108	@ 0x6c
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	4b0e      	ldr	r3, [pc, #56]	@ (8006368 <_SendPacket+0x2d4>)
 800632e:	7e1b      	ldrb	r3, [r3, #24]
 8006330:	4618      	mov	r0, r3
 8006332:	490e      	ldr	r1, [pc, #56]	@ (800636c <_SendPacket+0x2d8>)
 8006334:	4603      	mov	r3, r0
 8006336:	005b      	lsls	r3, r3, #1
 8006338:	4403      	add	r3, r0
 800633a:	00db      	lsls	r3, r3, #3
 800633c:	440b      	add	r3, r1
 800633e:	3370      	adds	r3, #112	@ 0x70
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	429a      	cmp	r2, r3
 8006344:	d00b      	beq.n	800635e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006346:	4b08      	ldr	r3, [pc, #32]	@ (8006368 <_SendPacket+0x2d4>)
 8006348:	789b      	ldrb	r3, [r3, #2]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d107      	bne.n	800635e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800634e:	4b06      	ldr	r3, [pc, #24]	@ (8006368 <_SendPacket+0x2d4>)
 8006350:	2201      	movs	r2, #1
 8006352:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006354:	f7ff fdbe 	bl	8005ed4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006358:	4b03      	ldr	r3, [pc, #12]	@ (8006368 <_SendPacket+0x2d4>)
 800635a:	2200      	movs	r2, #0
 800635c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800635e:	bf00      	nop
 8006360:	3728      	adds	r7, #40	@ 0x28
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20008f84 	.word	0x20008f84
 800636c:	20007ac4 	.word	0x20007ac4

08006370 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af02      	add	r7, sp, #8
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800637e:	2300      	movs	r3, #0
 8006380:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006384:	4917      	ldr	r1, [pc, #92]	@ (80063e4 <SEGGER_SYSVIEW_Init+0x74>)
 8006386:	4818      	ldr	r0, [pc, #96]	@ (80063e8 <SEGGER_SYSVIEW_Init+0x78>)
 8006388:	f7ff fc8e 	bl	8005ca8 <SEGGER_RTT_AllocUpBuffer>
 800638c:	4603      	mov	r3, r0
 800638e:	b2da      	uxtb	r2, r3
 8006390:	4b16      	ldr	r3, [pc, #88]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 8006392:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006394:	4b15      	ldr	r3, [pc, #84]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 8006396:	785a      	ldrb	r2, [r3, #1]
 8006398:	4b14      	ldr	r3, [pc, #80]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 800639a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800639c:	4b13      	ldr	r3, [pc, #76]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 800639e:	7e1b      	ldrb	r3, [r3, #24]
 80063a0:	4618      	mov	r0, r3
 80063a2:	2300      	movs	r3, #0
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	2308      	movs	r3, #8
 80063a8:	4a11      	ldr	r2, [pc, #68]	@ (80063f0 <SEGGER_SYSVIEW_Init+0x80>)
 80063aa:	490f      	ldr	r1, [pc, #60]	@ (80063e8 <SEGGER_SYSVIEW_Init+0x78>)
 80063ac:	f7ff fd00 	bl	8005db0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80063b0:	4b0e      	ldr	r3, [pc, #56]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063b2:	2200      	movs	r2, #0
 80063b4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80063b6:	4b0f      	ldr	r3, [pc, #60]	@ (80063f4 <SEGGER_SYSVIEW_Init+0x84>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a0c      	ldr	r2, [pc, #48]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063bc:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80063be:	4a0b      	ldr	r2, [pc, #44]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80063c4:	4a09      	ldr	r2, [pc, #36]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80063ca:	4a08      	ldr	r2, [pc, #32]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80063d0:	4a06      	ldr	r2, [pc, #24]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80063d6:	4b05      	ldr	r3, [pc, #20]	@ (80063ec <SEGGER_SYSVIEW_Init+0x7c>)
 80063d8:	2200      	movs	r2, #0
 80063da:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80063dc:	bf00      	nop
 80063de:	3710      	adds	r7, #16
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	20007f7c 	.word	0x20007f7c
 80063e8:	080075b4 	.word	0x080075b4
 80063ec:	20008f84 	.word	0x20008f84
 80063f0:	20008f7c 	.word	0x20008f7c
 80063f4:	e0001004 	.word	0xe0001004

080063f8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006400:	4a04      	ldr	r2, [pc, #16]	@ (8006414 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6113      	str	r3, [r2, #16]
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	20008f84 	.word	0x20008f84

08006418 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006420:	f3ef 8311 	mrs	r3, BASEPRI
 8006424:	f04f 0120 	mov.w	r1, #32
 8006428:	f381 8811 	msr	BASEPRI, r1
 800642c:	60fb      	str	r3, [r7, #12]
 800642e:	4808      	ldr	r0, [pc, #32]	@ (8006450 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006430:	f7ff fd43 	bl	8005eba <_PreparePacket>
 8006434:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	68b8      	ldr	r0, [r7, #8]
 800643c:	f7ff fe2a 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f383 8811 	msr	BASEPRI, r3
}
 8006446:	bf00      	nop
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	20008fb4 	.word	0x20008fb4

08006454 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800645e:	f3ef 8311 	mrs	r3, BASEPRI
 8006462:	f04f 0120 	mov.w	r1, #32
 8006466:	f381 8811 	msr	BASEPRI, r1
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	4816      	ldr	r0, [pc, #88]	@ (80064c8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800646e:	f7ff fd24 	bl	8005eba <_PreparePacket>
 8006472:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	61fb      	str	r3, [r7, #28]
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	61bb      	str	r3, [r7, #24]
 8006480:	e00b      	b.n	800649a <SEGGER_SYSVIEW_RecordU32+0x46>
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	b2da      	uxtb	r2, r3
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	1c59      	adds	r1, r3, #1
 800648a:	61f9      	str	r1, [r7, #28]
 800648c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006490:	b2d2      	uxtb	r2, r2
 8006492:	701a      	strb	r2, [r3, #0]
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	09db      	lsrs	r3, r3, #7
 8006498:	61bb      	str	r3, [r7, #24]
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	2b7f      	cmp	r3, #127	@ 0x7f
 800649e:	d8f0      	bhi.n	8006482 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	1c5a      	adds	r2, r3, #1
 80064a4:	61fa      	str	r2, [r7, #28]
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	b2d2      	uxtb	r2, r2
 80064aa:	701a      	strb	r2, [r3, #0]
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	68f9      	ldr	r1, [r7, #12]
 80064b4:	6938      	ldr	r0, [r7, #16]
 80064b6:	f7ff fded 	bl	8006094 <_SendPacket>
  RECORD_END();
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f383 8811 	msr	BASEPRI, r3
}
 80064c0:	bf00      	nop
 80064c2:	3720      	adds	r7, #32
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	20008fb4 	.word	0x20008fb4

080064cc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b08c      	sub	sp, #48	@ 0x30
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80064d8:	f3ef 8311 	mrs	r3, BASEPRI
 80064dc:	f04f 0120 	mov.w	r1, #32
 80064e0:	f381 8811 	msr	BASEPRI, r1
 80064e4:	61fb      	str	r3, [r7, #28]
 80064e6:	4825      	ldr	r0, [pc, #148]	@ (800657c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80064e8:	f7ff fce7 	bl	8005eba <_PreparePacket>
 80064ec:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064fa:	e00b      	b.n	8006514 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80064fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006502:	1c59      	adds	r1, r3, #1
 8006504:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006506:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800650a:	b2d2      	uxtb	r2, r2
 800650c:	701a      	strb	r2, [r3, #0]
 800650e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006510:	09db      	lsrs	r3, r3, #7
 8006512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006516:	2b7f      	cmp	r3, #127	@ 0x7f
 8006518:	d8f0      	bhi.n	80064fc <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006520:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006522:	b2d2      	uxtb	r2, r2
 8006524:	701a      	strb	r2, [r3, #0]
 8006526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006528:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	623b      	str	r3, [r7, #32]
 8006532:	e00b      	b.n	800654c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	6279      	str	r1, [r7, #36]	@ 0x24
 800653e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006542:	b2d2      	uxtb	r2, r2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	09db      	lsrs	r3, r3, #7
 800654a:	623b      	str	r3, [r7, #32]
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006550:	d8f0      	bhi.n	8006534 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	627a      	str	r2, [r7, #36]	@ 0x24
 8006558:	6a3a      	ldr	r2, [r7, #32]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006560:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	6979      	ldr	r1, [r7, #20]
 8006566:	69b8      	ldr	r0, [r7, #24]
 8006568:	f7ff fd94 	bl	8006094 <_SendPacket>
  RECORD_END();
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	f383 8811 	msr	BASEPRI, r3
}
 8006572:	bf00      	nop
 8006574:	3730      	adds	r7, #48	@ 0x30
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	20008fb4 	.word	0x20008fb4

08006580 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006580:	b580      	push	{r7, lr}
 8006582:	b08c      	sub	sp, #48	@ 0x30
 8006584:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006586:	4b58      	ldr	r3, [pc, #352]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 8006588:	2201      	movs	r2, #1
 800658a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800658c:	f3ef 8311 	mrs	r3, BASEPRI
 8006590:	f04f 0120 	mov.w	r1, #32
 8006594:	f381 8811 	msr	BASEPRI, r1
 8006598:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800659a:	4b53      	ldr	r3, [pc, #332]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 800659c:	785b      	ldrb	r3, [r3, #1]
 800659e:	220a      	movs	r2, #10
 80065a0:	4952      	ldr	r1, [pc, #328]	@ (80066ec <SEGGER_SYSVIEW_Start+0x16c>)
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7f9 fe1c 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80065ae:	200a      	movs	r0, #10
 80065b0:	f7ff ff32 	bl	8006418 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80065b4:	f3ef 8311 	mrs	r3, BASEPRI
 80065b8:	f04f 0120 	mov.w	r1, #32
 80065bc:	f381 8811 	msr	BASEPRI, r1
 80065c0:	60bb      	str	r3, [r7, #8]
 80065c2:	484b      	ldr	r0, [pc, #300]	@ (80066f0 <SEGGER_SYSVIEW_Start+0x170>)
 80065c4:	f7ff fc79 	bl	8005eba <_PreparePacket>
 80065c8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065d2:	4b45      	ldr	r3, [pc, #276]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065d8:	e00b      	b.n	80065f2 <SEGGER_SYSVIEW_Start+0x72>
 80065da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e0:	1c59      	adds	r1, r3, #1
 80065e2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80065e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065e8:	b2d2      	uxtb	r2, r2
 80065ea:	701a      	strb	r2, [r3, #0]
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	09db      	lsrs	r3, r3, #7
 80065f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80065f6:	d8f0      	bhi.n	80065da <SEGGER_SYSVIEW_Start+0x5a>
 80065f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006600:	b2d2      	uxtb	r2, r2
 8006602:	701a      	strb	r2, [r3, #0]
 8006604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006606:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	627b      	str	r3, [r7, #36]	@ 0x24
 800660c:	4b36      	ldr	r3, [pc, #216]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	623b      	str	r3, [r7, #32]
 8006612:	e00b      	b.n	800662c <SEGGER_SYSVIEW_Start+0xac>
 8006614:	6a3b      	ldr	r3, [r7, #32]
 8006616:	b2da      	uxtb	r2, r3
 8006618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661a:	1c59      	adds	r1, r3, #1
 800661c:	6279      	str	r1, [r7, #36]	@ 0x24
 800661e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	6a3b      	ldr	r3, [r7, #32]
 8006628:	09db      	lsrs	r3, r3, #7
 800662a:	623b      	str	r3, [r7, #32]
 800662c:	6a3b      	ldr	r3, [r7, #32]
 800662e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006630:	d8f0      	bhi.n	8006614 <SEGGER_SYSVIEW_Start+0x94>
 8006632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	627a      	str	r2, [r7, #36]	@ 0x24
 8006638:	6a3a      	ldr	r2, [r7, #32]
 800663a:	b2d2      	uxtb	r2, r2
 800663c:	701a      	strb	r2, [r3, #0]
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	61fb      	str	r3, [r7, #28]
 8006646:	4b28      	ldr	r3, [pc, #160]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	61bb      	str	r3, [r7, #24]
 800664c:	e00b      	b.n	8006666 <SEGGER_SYSVIEW_Start+0xe6>
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	b2da      	uxtb	r2, r3
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	1c59      	adds	r1, r3, #1
 8006656:	61f9      	str	r1, [r7, #28]
 8006658:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800665c:	b2d2      	uxtb	r2, r2
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	09db      	lsrs	r3, r3, #7
 8006664:	61bb      	str	r3, [r7, #24]
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	2b7f      	cmp	r3, #127	@ 0x7f
 800666a:	d8f0      	bhi.n	800664e <SEGGER_SYSVIEW_Start+0xce>
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	61fa      	str	r2, [r7, #28]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	b2d2      	uxtb	r2, r2
 8006676:	701a      	strb	r2, [r3, #0]
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	617b      	str	r3, [r7, #20]
 8006680:	2300      	movs	r3, #0
 8006682:	613b      	str	r3, [r7, #16]
 8006684:	e00b      	b.n	800669e <SEGGER_SYSVIEW_Start+0x11e>
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	b2da      	uxtb	r2, r3
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	1c59      	adds	r1, r3, #1
 800668e:	6179      	str	r1, [r7, #20]
 8006690:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006694:	b2d2      	uxtb	r2, r2
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	09db      	lsrs	r3, r3, #7
 800669c:	613b      	str	r3, [r7, #16]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80066a2:	d8f0      	bhi.n	8006686 <SEGGER_SYSVIEW_Start+0x106>
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	1c5a      	adds	r2, r3, #1
 80066a8:	617a      	str	r2, [r7, #20]
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	b2d2      	uxtb	r2, r2
 80066ae:	701a      	strb	r2, [r3, #0]
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80066b4:	2218      	movs	r2, #24
 80066b6:	6839      	ldr	r1, [r7, #0]
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7ff fceb 	bl	8006094 <_SendPacket>
      RECORD_END();
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80066c4:	4b08      	ldr	r3, [pc, #32]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 80066c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80066cc:	4b06      	ldr	r3, [pc, #24]	@ (80066e8 <SEGGER_SYSVIEW_Start+0x168>)
 80066ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80066d2:	f000 f9eb 	bl	8006aac <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80066d6:	f000 f9b1 	bl	8006a3c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80066da:	f000 fd21 	bl	8007120 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80066de:	bf00      	nop
 80066e0:	3730      	adds	r7, #48	@ 0x30
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	20008f84 	.word	0x20008f84
 80066ec:	080076a8 	.word	0x080076a8
 80066f0:	20008fb4 	.word	0x20008fb4

080066f4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80066fa:	f3ef 8311 	mrs	r3, BASEPRI
 80066fe:	f04f 0120 	mov.w	r1, #32
 8006702:	f381 8811 	msr	BASEPRI, r1
 8006706:	607b      	str	r3, [r7, #4]
 8006708:	480b      	ldr	r0, [pc, #44]	@ (8006738 <SEGGER_SYSVIEW_Stop+0x44>)
 800670a:	f7ff fbd6 	bl	8005eba <_PreparePacket>
 800670e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006710:	4b0a      	ldr	r3, [pc, #40]	@ (800673c <SEGGER_SYSVIEW_Stop+0x48>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d007      	beq.n	8006728 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006718:	220b      	movs	r2, #11
 800671a:	6839      	ldr	r1, [r7, #0]
 800671c:	6838      	ldr	r0, [r7, #0]
 800671e:	f7ff fcb9 	bl	8006094 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006722:	4b06      	ldr	r3, [pc, #24]	@ (800673c <SEGGER_SYSVIEW_Stop+0x48>)
 8006724:	2200      	movs	r2, #0
 8006726:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f383 8811 	msr	BASEPRI, r3
}
 800672e:	bf00      	nop
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20008fb4 	.word	0x20008fb4
 800673c:	20008f84 	.word	0x20008f84

08006740 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006740:	b580      	push	{r7, lr}
 8006742:	b08c      	sub	sp, #48	@ 0x30
 8006744:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006746:	f3ef 8311 	mrs	r3, BASEPRI
 800674a:	f04f 0120 	mov.w	r1, #32
 800674e:	f381 8811 	msr	BASEPRI, r1
 8006752:	60fb      	str	r3, [r7, #12]
 8006754:	4845      	ldr	r0, [pc, #276]	@ (800686c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006756:	f7ff fbb0 	bl	8005eba <_PreparePacket>
 800675a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006764:	4b42      	ldr	r3, [pc, #264]	@ (8006870 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800676a:	e00b      	b.n	8006784 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676e:	b2da      	uxtb	r2, r3
 8006770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006772:	1c59      	adds	r1, r3, #1
 8006774:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006776:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800677a:	b2d2      	uxtb	r2, r2
 800677c:	701a      	strb	r2, [r3, #0]
 800677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006780:	09db      	lsrs	r3, r3, #7
 8006782:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006786:	2b7f      	cmp	r3, #127	@ 0x7f
 8006788:	d8f0      	bhi.n	800676c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800678a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006792:	b2d2      	uxtb	r2, r2
 8006794:	701a      	strb	r2, [r3, #0]
 8006796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006798:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
 800679e:	4b34      	ldr	r3, [pc, #208]	@ (8006870 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	623b      	str	r3, [r7, #32]
 80067a4:	e00b      	b.n	80067be <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80067a6:	6a3b      	ldr	r3, [r7, #32]
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ac:	1c59      	adds	r1, r3, #1
 80067ae:	6279      	str	r1, [r7, #36]	@ 0x24
 80067b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067b4:	b2d2      	uxtb	r2, r2
 80067b6:	701a      	strb	r2, [r3, #0]
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	09db      	lsrs	r3, r3, #7
 80067bc:	623b      	str	r3, [r7, #32]
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80067c2:	d8f0      	bhi.n	80067a6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80067c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c6:	1c5a      	adds	r2, r3, #1
 80067c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80067ca:	6a3a      	ldr	r2, [r7, #32]
 80067cc:	b2d2      	uxtb	r2, r2
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	61fb      	str	r3, [r7, #28]
 80067d8:	4b25      	ldr	r3, [pc, #148]	@ (8006870 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	61bb      	str	r3, [r7, #24]
 80067de:	e00b      	b.n	80067f8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	b2da      	uxtb	r2, r3
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	1c59      	adds	r1, r3, #1
 80067e8:	61f9      	str	r1, [r7, #28]
 80067ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	09db      	lsrs	r3, r3, #7
 80067f6:	61bb      	str	r3, [r7, #24]
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80067fc:	d8f0      	bhi.n	80067e0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	61fa      	str	r2, [r7, #28]
 8006804:	69ba      	ldr	r2, [r7, #24]
 8006806:	b2d2      	uxtb	r2, r2
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	617b      	str	r3, [r7, #20]
 8006812:	2300      	movs	r3, #0
 8006814:	613b      	str	r3, [r7, #16]
 8006816:	e00b      	b.n	8006830 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	b2da      	uxtb	r2, r3
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	1c59      	adds	r1, r3, #1
 8006820:	6179      	str	r1, [r7, #20]
 8006822:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006826:	b2d2      	uxtb	r2, r2
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	09db      	lsrs	r3, r3, #7
 800682e:	613b      	str	r3, [r7, #16]
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	2b7f      	cmp	r3, #127	@ 0x7f
 8006834:	d8f0      	bhi.n	8006818 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	617a      	str	r2, [r7, #20]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	b2d2      	uxtb	r2, r2
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006846:	2218      	movs	r2, #24
 8006848:	6879      	ldr	r1, [r7, #4]
 800684a:	68b8      	ldr	r0, [r7, #8]
 800684c:	f7ff fc22 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006856:	4b06      	ldr	r3, [pc, #24]	@ (8006870 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	2b00      	cmp	r3, #0
 800685c:	d002      	beq.n	8006864 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800685e:	4b04      	ldr	r3, [pc, #16]	@ (8006870 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006862:	4798      	blx	r3
  }
}
 8006864:	bf00      	nop
 8006866:	3730      	adds	r7, #48	@ 0x30
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	20008fb4 	.word	0x20008fb4
 8006870:	20008f84 	.word	0x20008f84

08006874 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006874:	b580      	push	{r7, lr}
 8006876:	b092      	sub	sp, #72	@ 0x48
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800687c:	f3ef 8311 	mrs	r3, BASEPRI
 8006880:	f04f 0120 	mov.w	r1, #32
 8006884:	f381 8811 	msr	BASEPRI, r1
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	486a      	ldr	r0, [pc, #424]	@ (8006a34 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800688c:	f7ff fb15 	bl	8005eba <_PreparePacket>
 8006890:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	647b      	str	r3, [r7, #68]	@ 0x44
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	4b66      	ldr	r3, [pc, #408]	@ (8006a38 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80068a6:	e00b      	b.n	80068c0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80068a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068aa:	b2da      	uxtb	r2, r3
 80068ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068ae:	1c59      	adds	r1, r3, #1
 80068b0:	6479      	str	r1, [r7, #68]	@ 0x44
 80068b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068b6:	b2d2      	uxtb	r2, r2
 80068b8:	701a      	strb	r2, [r3, #0]
 80068ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068bc:	09db      	lsrs	r3, r3, #7
 80068be:	643b      	str	r3, [r7, #64]	@ 0x40
 80068c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80068c4:	d8f0      	bhi.n	80068a8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80068c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80068cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068e0:	e00b      	b.n	80068fa <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80068e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e4:	b2da      	uxtb	r2, r3
 80068e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e8:	1c59      	adds	r1, r3, #1
 80068ea:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80068ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068f0:	b2d2      	uxtb	r2, r2
 80068f2:	701a      	strb	r2, [r3, #0]
 80068f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f6:	09db      	lsrs	r3, r3, #7
 80068f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80068fe:	d8f0      	bhi.n	80068e2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006906:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	701a      	strb	r2, [r3, #0]
 800690c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800690e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	2220      	movs	r2, #32
 8006916:	4619      	mov	r1, r3
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f7ff fa95 	bl	8005e48 <_EncodeStr>
 800691e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006920:	2209      	movs	r2, #9
 8006922:	68f9      	ldr	r1, [r7, #12]
 8006924:	6938      	ldr	r0, [r7, #16]
 8006926:	f7ff fbb5 	bl	8006094 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	637b      	str	r3, [r7, #52]	@ 0x34
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	4b40      	ldr	r3, [pc, #256]	@ (8006a38 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	633b      	str	r3, [r7, #48]	@ 0x30
 800693e:	e00b      	b.n	8006958 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006942:	b2da      	uxtb	r2, r3
 8006944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006946:	1c59      	adds	r1, r3, #1
 8006948:	6379      	str	r1, [r7, #52]	@ 0x34
 800694a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800694e:	b2d2      	uxtb	r2, r2
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	09db      	lsrs	r3, r3, #7
 8006956:	633b      	str	r3, [r7, #48]	@ 0x30
 8006958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695a:	2b7f      	cmp	r3, #127	@ 0x7f
 800695c:	d8f0      	bhi.n	8006940 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800695e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006960:	1c5a      	adds	r2, r3, #1
 8006962:	637a      	str	r2, [r7, #52]	@ 0x34
 8006964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006966:	b2d2      	uxtb	r2, r2
 8006968:	701a      	strb	r2, [r3, #0]
 800696a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006978:	e00b      	b.n	8006992 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800697a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697c:	b2da      	uxtb	r2, r3
 800697e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006980:	1c59      	adds	r1, r3, #1
 8006982:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006984:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006988:	b2d2      	uxtb	r2, r2
 800698a:	701a      	strb	r2, [r3, #0]
 800698c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698e:	09db      	lsrs	r3, r3, #7
 8006990:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006994:	2b7f      	cmp	r3, #127	@ 0x7f
 8006996:	d8f0      	bhi.n	800697a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800699e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	701a      	strb	r2, [r3, #0]
 80069a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	623b      	str	r3, [r7, #32]
 80069b2:	e00b      	b.n	80069cc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ba:	1c59      	adds	r1, r3, #1
 80069bc:	6279      	str	r1, [r7, #36]	@ 0x24
 80069be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069c2:	b2d2      	uxtb	r2, r2
 80069c4:	701a      	strb	r2, [r3, #0]
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	09db      	lsrs	r3, r3, #7
 80069ca:	623b      	str	r3, [r7, #32]
 80069cc:	6a3b      	ldr	r3, [r7, #32]
 80069ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80069d0:	d8f0      	bhi.n	80069b4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80069d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d4:	1c5a      	adds	r2, r3, #1
 80069d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80069d8:	6a3a      	ldr	r2, [r7, #32]
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	701a      	strb	r2, [r3, #0]
 80069de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	61fb      	str	r3, [r7, #28]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	61bb      	str	r3, [r7, #24]
 80069ec:	e00b      	b.n	8006a06 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	1c59      	adds	r1, r3, #1
 80069f6:	61f9      	str	r1, [r7, #28]
 80069f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069fc:	b2d2      	uxtb	r2, r2
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	09db      	lsrs	r3, r3, #7
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a0a:	d8f0      	bhi.n	80069ee <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	61fa      	str	r2, [r7, #28]
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	b2d2      	uxtb	r2, r2
 8006a16:	701a      	strb	r2, [r3, #0]
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006a1c:	2215      	movs	r2, #21
 8006a1e:	68f9      	ldr	r1, [r7, #12]
 8006a20:	6938      	ldr	r0, [r7, #16]
 8006a22:	f7ff fb37 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f383 8811 	msr	BASEPRI, r3
}
 8006a2c:	bf00      	nop
 8006a2e:	3748      	adds	r7, #72	@ 0x48
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	20008fb4 	.word	0x20008fb4
 8006a38:	20008f84 	.word	0x20008f84

08006a3c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006a40:	4b07      	ldr	r3, [pc, #28]	@ (8006a60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d008      	beq.n	8006a5a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006a48:	4b05      	ldr	r3, [pc, #20]	@ (8006a60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006a52:	4b03      	ldr	r3, [pc, #12]	@ (8006a60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	4798      	blx	r3
  }
}
 8006a5a:	bf00      	nop
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	20008f84 	.word	0x20008f84

08006a64 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006a6c:	f3ef 8311 	mrs	r3, BASEPRI
 8006a70:	f04f 0120 	mov.w	r1, #32
 8006a74:	f381 8811 	msr	BASEPRI, r1
 8006a78:	617b      	str	r3, [r7, #20]
 8006a7a:	480b      	ldr	r0, [pc, #44]	@ (8006aa8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006a7c:	f7ff fa1d 	bl	8005eba <_PreparePacket>
 8006a80:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006a82:	2280      	movs	r2, #128	@ 0x80
 8006a84:	6879      	ldr	r1, [r7, #4]
 8006a86:	6938      	ldr	r0, [r7, #16]
 8006a88:	f7ff f9de 	bl	8005e48 <_EncodeStr>
 8006a8c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006a8e:	220e      	movs	r2, #14
 8006a90:	68f9      	ldr	r1, [r7, #12]
 8006a92:	6938      	ldr	r0, [r7, #16]
 8006a94:	f7ff fafe 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f383 8811 	msr	BASEPRI, r3
}
 8006a9e:	bf00      	nop
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20008fb4 	.word	0x20008fb4

08006aac <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006aac:	b590      	push	{r4, r7, lr}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006ab2:	4b15      	ldr	r3, [pc, #84]	@ (8006b08 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d01a      	beq.n	8006af0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006aba:	4b13      	ldr	r3, [pc, #76]	@ (8006b08 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d015      	beq.n	8006af0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006ac4:	4b10      	ldr	r3, [pc, #64]	@ (8006b08 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4798      	blx	r3
 8006acc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006ad0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006ad2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ad6:	f04f 0200 	mov.w	r2, #0
 8006ada:	f04f 0300 	mov.w	r3, #0
 8006ade:	000a      	movs	r2, r1
 8006ae0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	200d      	movs	r0, #13
 8006aea:	f7ff fcef 	bl	80064cc <SEGGER_SYSVIEW_RecordU32x2>
 8006aee:	e006      	b.n	8006afe <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006af0:	4b06      	ldr	r3, [pc, #24]	@ (8006b0c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4619      	mov	r1, r3
 8006af6:	200c      	movs	r0, #12
 8006af8:	f7ff fcac 	bl	8006454 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd90      	pop	{r4, r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20008f84 	.word	0x20008f84
 8006b0c:	e0001004 	.word	0xe0001004

08006b10 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b16:	f3ef 8311 	mrs	r3, BASEPRI
 8006b1a:	f04f 0120 	mov.w	r1, #32
 8006b1e:	f381 8811 	msr	BASEPRI, r1
 8006b22:	60fb      	str	r3, [r7, #12]
 8006b24:	4819      	ldr	r0, [pc, #100]	@ (8006b8c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006b26:	f7ff f9c8 	bl	8005eba <_PreparePacket>
 8006b2a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006b30:	4b17      	ldr	r3, [pc, #92]	@ (8006b90 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b38:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	617b      	str	r3, [r7, #20]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	613b      	str	r3, [r7, #16]
 8006b42:	e00b      	b.n	8006b5c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	1c59      	adds	r1, r3, #1
 8006b4c:	6179      	str	r1, [r7, #20]
 8006b4e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	701a      	strb	r2, [r3, #0]
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	09db      	lsrs	r3, r3, #7
 8006b5a:	613b      	str	r3, [r7, #16]
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b60:	d8f0      	bhi.n	8006b44 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	1c5a      	adds	r2, r3, #1
 8006b66:	617a      	str	r2, [r7, #20]
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	b2d2      	uxtb	r2, r2
 8006b6c:	701a      	strb	r2, [r3, #0]
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006b72:	2202      	movs	r2, #2
 8006b74:	6879      	ldr	r1, [r7, #4]
 8006b76:	68b8      	ldr	r0, [r7, #8]
 8006b78:	f7ff fa8c 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f383 8811 	msr	BASEPRI, r3
}
 8006b82:	bf00      	nop
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20008fb4 	.word	0x20008fb4
 8006b90:	e000ed04 	.word	0xe000ed04

08006b94 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006b9a:	f3ef 8311 	mrs	r3, BASEPRI
 8006b9e:	f04f 0120 	mov.w	r1, #32
 8006ba2:	f381 8811 	msr	BASEPRI, r1
 8006ba6:	607b      	str	r3, [r7, #4]
 8006ba8:	4807      	ldr	r0, [pc, #28]	@ (8006bc8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006baa:	f7ff f986 	bl	8005eba <_PreparePacket>
 8006bae:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006bb0:	2203      	movs	r2, #3
 8006bb2:	6839      	ldr	r1, [r7, #0]
 8006bb4:	6838      	ldr	r0, [r7, #0]
 8006bb6:	f7ff fa6d 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f383 8811 	msr	BASEPRI, r3
}
 8006bc0:	bf00      	nop
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	20008fb4 	.word	0x20008fb4

08006bcc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006bd2:	f3ef 8311 	mrs	r3, BASEPRI
 8006bd6:	f04f 0120 	mov.w	r1, #32
 8006bda:	f381 8811 	msr	BASEPRI, r1
 8006bde:	607b      	str	r3, [r7, #4]
 8006be0:	4807      	ldr	r0, [pc, #28]	@ (8006c00 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006be2:	f7ff f96a 	bl	8005eba <_PreparePacket>
 8006be6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006be8:	2212      	movs	r2, #18
 8006bea:	6839      	ldr	r1, [r7, #0]
 8006bec:	6838      	ldr	r0, [r7, #0]
 8006bee:	f7ff fa51 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f383 8811 	msr	BASEPRI, r3
}
 8006bf8:	bf00      	nop
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20008fb4 	.word	0x20008fb4

08006c04 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b088      	sub	sp, #32
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006c0c:	f3ef 8311 	mrs	r3, BASEPRI
 8006c10:	f04f 0120 	mov.w	r1, #32
 8006c14:	f381 8811 	msr	BASEPRI, r1
 8006c18:	617b      	str	r3, [r7, #20]
 8006c1a:	4817      	ldr	r0, [pc, #92]	@ (8006c78 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8006c1c:	f7ff f94d 	bl	8005eba <_PreparePacket>
 8006c20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	61fb      	str	r3, [r7, #28]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	61bb      	str	r3, [r7, #24]
 8006c2e:	e00b      	b.n	8006c48 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	b2da      	uxtb	r2, r3
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	1c59      	adds	r1, r3, #1
 8006c38:	61f9      	str	r1, [r7, #28]
 8006c3a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c3e:	b2d2      	uxtb	r2, r2
 8006c40:	701a      	strb	r2, [r3, #0]
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	09db      	lsrs	r3, r3, #7
 8006c46:	61bb      	str	r3, [r7, #24]
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c4c:	d8f0      	bhi.n	8006c30 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	1c5a      	adds	r2, r3, #1
 8006c52:	61fa      	str	r2, [r7, #28]
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	701a      	strb	r2, [r3, #0]
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006c5e:	221c      	movs	r2, #28
 8006c60:	68f9      	ldr	r1, [r7, #12]
 8006c62:	6938      	ldr	r0, [r7, #16]
 8006c64:	f7ff fa16 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	f383 8811 	msr	BASEPRI, r3
}
 8006c6e:	bf00      	nop
 8006c70:	3720      	adds	r7, #32
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	20008fb4 	.word	0x20008fb4

08006c7c <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08a      	sub	sp, #40	@ 0x28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006c86:	f3ef 8311 	mrs	r3, BASEPRI
 8006c8a:	f04f 0120 	mov.w	r1, #32
 8006c8e:	f381 8811 	msr	BASEPRI, r1
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	4824      	ldr	r0, [pc, #144]	@ (8006d28 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8006c96:	f7ff f910 	bl	8005eba <_PreparePacket>
 8006c9a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	623b      	str	r3, [r7, #32]
 8006ca8:	e00b      	b.n	8006cc2 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8006caa:	6a3b      	ldr	r3, [r7, #32]
 8006cac:	b2da      	uxtb	r2, r3
 8006cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb0:	1c59      	adds	r1, r3, #1
 8006cb2:	6279      	str	r1, [r7, #36]	@ 0x24
 8006cb4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006cb8:	b2d2      	uxtb	r2, r2
 8006cba:	701a      	strb	r2, [r3, #0]
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	09db      	lsrs	r3, r3, #7
 8006cc0:	623b      	str	r3, [r7, #32]
 8006cc2:	6a3b      	ldr	r3, [r7, #32]
 8006cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cc6:	d8f0      	bhi.n	8006caa <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cca:	1c5a      	adds	r2, r3, #1
 8006ccc:	627a      	str	r2, [r7, #36]	@ 0x24
 8006cce:	6a3a      	ldr	r2, [r7, #32]
 8006cd0:	b2d2      	uxtb	r2, r2
 8006cd2:	701a      	strb	r2, [r3, #0]
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	61fb      	str	r3, [r7, #28]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	61bb      	str	r3, [r7, #24]
 8006ce0:	e00b      	b.n	8006cfa <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	1c59      	adds	r1, r3, #1
 8006cea:	61f9      	str	r1, [r7, #28]
 8006cec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006cf0:	b2d2      	uxtb	r2, r2
 8006cf2:	701a      	strb	r2, [r3, #0]
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	09db      	lsrs	r3, r3, #7
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cfe:	d8f0      	bhi.n	8006ce2 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	61fa      	str	r2, [r7, #28]
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	701a      	strb	r2, [r3, #0]
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006d10:	221c      	movs	r2, #28
 8006d12:	68f9      	ldr	r1, [r7, #12]
 8006d14:	6938      	ldr	r0, [r7, #16]
 8006d16:	f7ff f9bd 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f383 8811 	msr	BASEPRI, r3
}
 8006d20:	bf00      	nop
 8006d22:	3728      	adds	r7, #40	@ 0x28
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	20008fb4 	.word	0x20008fb4

08006d2c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d32:	f3ef 8311 	mrs	r3, BASEPRI
 8006d36:	f04f 0120 	mov.w	r1, #32
 8006d3a:	f381 8811 	msr	BASEPRI, r1
 8006d3e:	607b      	str	r3, [r7, #4]
 8006d40:	4807      	ldr	r0, [pc, #28]	@ (8006d60 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006d42:	f7ff f8ba 	bl	8005eba <_PreparePacket>
 8006d46:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006d48:	2211      	movs	r2, #17
 8006d4a:	6839      	ldr	r1, [r7, #0]
 8006d4c:	6838      	ldr	r0, [r7, #0]
 8006d4e:	f7ff f9a1 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f383 8811 	msr	BASEPRI, r3
}
 8006d58:	bf00      	nop
 8006d5a:	3708      	adds	r7, #8
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	20008fb4 	.word	0x20008fb4

08006d64 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b088      	sub	sp, #32
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006d6c:	f3ef 8311 	mrs	r3, BASEPRI
 8006d70:	f04f 0120 	mov.w	r1, #32
 8006d74:	f381 8811 	msr	BASEPRI, r1
 8006d78:	617b      	str	r3, [r7, #20]
 8006d7a:	4819      	ldr	r0, [pc, #100]	@ (8006de0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006d7c:	f7ff f89d 	bl	8005eba <_PreparePacket>
 8006d80:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006d86:	4b17      	ldr	r3, [pc, #92]	@ (8006de4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	61fb      	str	r3, [r7, #28]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	61bb      	str	r3, [r7, #24]
 8006d98:	e00b      	b.n	8006db2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	1c59      	adds	r1, r3, #1
 8006da2:	61f9      	str	r1, [r7, #28]
 8006da4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	09db      	lsrs	r3, r3, #7
 8006db0:	61bb      	str	r3, [r7, #24]
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006db6:	d8f0      	bhi.n	8006d9a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	1c5a      	adds	r2, r3, #1
 8006dbc:	61fa      	str	r2, [r7, #28]
 8006dbe:	69ba      	ldr	r2, [r7, #24]
 8006dc0:	b2d2      	uxtb	r2, r2
 8006dc2:	701a      	strb	r2, [r3, #0]
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006dc8:	2208      	movs	r2, #8
 8006dca:	68f9      	ldr	r1, [r7, #12]
 8006dcc:	6938      	ldr	r0, [r7, #16]
 8006dce:	f7ff f961 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f383 8811 	msr	BASEPRI, r3
}
 8006dd8:	bf00      	nop
 8006dda:	3720      	adds	r7, #32
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	20008fb4 	.word	0x20008fb4
 8006de4:	20008f84 	.word	0x20008f84

08006de8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b088      	sub	sp, #32
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006df0:	f3ef 8311 	mrs	r3, BASEPRI
 8006df4:	f04f 0120 	mov.w	r1, #32
 8006df8:	f381 8811 	msr	BASEPRI, r1
 8006dfc:	617b      	str	r3, [r7, #20]
 8006dfe:	4819      	ldr	r0, [pc, #100]	@ (8006e64 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006e00:	f7ff f85b 	bl	8005eba <_PreparePacket>
 8006e04:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006e0a:	4b17      	ldr	r3, [pc, #92]	@ (8006e68 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	61fb      	str	r3, [r7, #28]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	61bb      	str	r3, [r7, #24]
 8006e1c:	e00b      	b.n	8006e36 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	1c59      	adds	r1, r3, #1
 8006e26:	61f9      	str	r1, [r7, #28]
 8006e28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e2c:	b2d2      	uxtb	r2, r2
 8006e2e:	701a      	strb	r2, [r3, #0]
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	09db      	lsrs	r3, r3, #7
 8006e34:	61bb      	str	r3, [r7, #24]
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e3a:	d8f0      	bhi.n	8006e1e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	1c5a      	adds	r2, r3, #1
 8006e40:	61fa      	str	r2, [r7, #28]
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	b2d2      	uxtb	r2, r2
 8006e46:	701a      	strb	r2, [r3, #0]
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006e4c:	2204      	movs	r2, #4
 8006e4e:	68f9      	ldr	r1, [r7, #12]
 8006e50:	6938      	ldr	r0, [r7, #16]
 8006e52:	f7ff f91f 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f383 8811 	msr	BASEPRI, r3
}
 8006e5c:	bf00      	nop
 8006e5e:	3720      	adds	r7, #32
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20008fb4 	.word	0x20008fb4
 8006e68:	20008f84 	.word	0x20008f84

08006e6c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b088      	sub	sp, #32
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006e74:	f3ef 8311 	mrs	r3, BASEPRI
 8006e78:	f04f 0120 	mov.w	r1, #32
 8006e7c:	f381 8811 	msr	BASEPRI, r1
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	4819      	ldr	r0, [pc, #100]	@ (8006ee8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006e84:	f7ff f819 	bl	8005eba <_PreparePacket>
 8006e88:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006e8e:	4b17      	ldr	r3, [pc, #92]	@ (8006eec <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	61bb      	str	r3, [r7, #24]
 8006ea0:	e00b      	b.n	8006eba <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	b2da      	uxtb	r2, r3
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	1c59      	adds	r1, r3, #1
 8006eaa:	61f9      	str	r1, [r7, #28]
 8006eac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006eb0:	b2d2      	uxtb	r2, r2
 8006eb2:	701a      	strb	r2, [r3, #0]
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	09db      	lsrs	r3, r3, #7
 8006eb8:	61bb      	str	r3, [r7, #24]
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ebe:	d8f0      	bhi.n	8006ea2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	61fa      	str	r2, [r7, #28]
 8006ec6:	69ba      	ldr	r2, [r7, #24]
 8006ec8:	b2d2      	uxtb	r2, r2
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006ed0:	2206      	movs	r2, #6
 8006ed2:	68f9      	ldr	r1, [r7, #12]
 8006ed4:	6938      	ldr	r0, [r7, #16]
 8006ed6:	f7ff f8dd 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f383 8811 	msr	BASEPRI, r3
}
 8006ee0:	bf00      	nop
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20008fb4 	.word	0x20008fb4
 8006eec:	20008f84 	.word	0x20008f84

08006ef0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b08a      	sub	sp, #40	@ 0x28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006efa:	f3ef 8311 	mrs	r3, BASEPRI
 8006efe:	f04f 0120 	mov.w	r1, #32
 8006f02:	f381 8811 	msr	BASEPRI, r1
 8006f06:	617b      	str	r3, [r7, #20]
 8006f08:	4827      	ldr	r0, [pc, #156]	@ (8006fa8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006f0a:	f7fe ffd6 	bl	8005eba <_PreparePacket>
 8006f0e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006f14:	4b25      	ldr	r3, [pc, #148]	@ (8006fac <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	623b      	str	r3, [r7, #32]
 8006f26:	e00b      	b.n	8006f40 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2e:	1c59      	adds	r1, r3, #1
 8006f30:	6279      	str	r1, [r7, #36]	@ 0x24
 8006f32:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	701a      	strb	r2, [r3, #0]
 8006f3a:	6a3b      	ldr	r3, [r7, #32]
 8006f3c:	09db      	lsrs	r3, r3, #7
 8006f3e:	623b      	str	r3, [r7, #32]
 8006f40:	6a3b      	ldr	r3, [r7, #32]
 8006f42:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f44:	d8f0      	bhi.n	8006f28 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f4c:	6a3a      	ldr	r2, [r7, #32]
 8006f4e:	b2d2      	uxtb	r2, r2
 8006f50:	701a      	strb	r2, [r3, #0]
 8006f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f54:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	61fb      	str	r3, [r7, #28]
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	e00b      	b.n	8006f78 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	1c59      	adds	r1, r3, #1
 8006f68:	61f9      	str	r1, [r7, #28]
 8006f6a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f6e:	b2d2      	uxtb	r2, r2
 8006f70:	701a      	strb	r2, [r3, #0]
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	09db      	lsrs	r3, r3, #7
 8006f76:	61bb      	str	r3, [r7, #24]
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f7c:	d8f0      	bhi.n	8006f60 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	61fa      	str	r2, [r7, #28]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	b2d2      	uxtb	r2, r2
 8006f88:	701a      	strb	r2, [r3, #0]
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006f8e:	2207      	movs	r2, #7
 8006f90:	68f9      	ldr	r1, [r7, #12]
 8006f92:	6938      	ldr	r0, [r7, #16]
 8006f94:	f7ff f87e 	bl	8006094 <_SendPacket>
  RECORD_END();
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f383 8811 	msr	BASEPRI, r3
}
 8006f9e:	bf00      	nop
 8006fa0:	3728      	adds	r7, #40	@ 0x28
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20008fb4 	.word	0x20008fb4
 8006fac:	20008f84 	.word	0x20008f84

08006fb0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006fb8:	4b04      	ldr	r3, [pc, #16]	@ (8006fcc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	1ad3      	subs	r3, r2, r3
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	20008f84 	.word	0x20008f84

08006fd0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b08c      	sub	sp, #48	@ 0x30
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006fda:	4b40      	ldr	r3, [pc, #256]	@ (80070dc <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d077      	beq.n	80070d2 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8006fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80070dc <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006fe8:	2300      	movs	r3, #0
 8006fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fec:	e008      	b.n	8007000 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff0:	691b      	ldr	r3, [r3, #16]
 8006ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d007      	beq.n	800700a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007000:	79fb      	ldrb	r3, [r7, #7]
 8007002:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007004:	429a      	cmp	r2, r3
 8007006:	d3f2      	bcc.n	8006fee <SEGGER_SYSVIEW_SendModule+0x1e>
 8007008:	e000      	b.n	800700c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800700a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800700c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700e:	2b00      	cmp	r3, #0
 8007010:	d055      	beq.n	80070be <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007012:	f3ef 8311 	mrs	r3, BASEPRI
 8007016:	f04f 0120 	mov.w	r1, #32
 800701a:	f381 8811 	msr	BASEPRI, r1
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	482f      	ldr	r0, [pc, #188]	@ (80070e0 <SEGGER_SYSVIEW_SendModule+0x110>)
 8007022:	f7fe ff4a 	bl	8005eba <_PreparePacket>
 8007026:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	623b      	str	r3, [r7, #32]
 8007034:	e00b      	b.n	800704e <SEGGER_SYSVIEW_SendModule+0x7e>
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	b2da      	uxtb	r2, r3
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	1c59      	adds	r1, r3, #1
 800703e:	6279      	str	r1, [r7, #36]	@ 0x24
 8007040:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]
 8007048:	6a3b      	ldr	r3, [r7, #32]
 800704a:	09db      	lsrs	r3, r3, #7
 800704c:	623b      	str	r3, [r7, #32]
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	2b7f      	cmp	r3, #127	@ 0x7f
 8007052:	d8f0      	bhi.n	8007036 <SEGGER_SYSVIEW_SendModule+0x66>
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	627a      	str	r2, [r7, #36]	@ 0x24
 800705a:	6a3a      	ldr	r2, [r7, #32]
 800705c:	b2d2      	uxtb	r2, r2
 800705e:	701a      	strb	r2, [r3, #0]
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	61fb      	str	r3, [r7, #28]
 8007068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	61bb      	str	r3, [r7, #24]
 800706e:	e00b      	b.n	8007088 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	b2da      	uxtb	r2, r3
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	1c59      	adds	r1, r3, #1
 8007078:	61f9      	str	r1, [r7, #28]
 800707a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800707e:	b2d2      	uxtb	r2, r2
 8007080:	701a      	strb	r2, [r3, #0]
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	09db      	lsrs	r3, r3, #7
 8007086:	61bb      	str	r3, [r7, #24]
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	2b7f      	cmp	r3, #127	@ 0x7f
 800708c:	d8f0      	bhi.n	8007070 <SEGGER_SYSVIEW_SendModule+0xa0>
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	1c5a      	adds	r2, r3, #1
 8007092:	61fa      	str	r2, [r7, #28]
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	b2d2      	uxtb	r2, r2
 8007098:	701a      	strb	r2, [r3, #0]
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800709e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2280      	movs	r2, #128	@ 0x80
 80070a4:	4619      	mov	r1, r3
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f7fe fece 	bl	8005e48 <_EncodeStr>
 80070ac:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80070ae:	2216      	movs	r2, #22
 80070b0:	68f9      	ldr	r1, [r7, #12]
 80070b2:	6938      	ldr	r0, [r7, #16]
 80070b4:	f7fe ffee 	bl	8006094 <_SendPacket>
      RECORD_END();
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 80070be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d006      	beq.n	80070d2 <SEGGER_SYSVIEW_SendModule+0x102>
 80070c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d002      	beq.n	80070d2 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80070cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	4798      	blx	r3
    }
  }
}
 80070d2:	bf00      	nop
 80070d4:	3730      	adds	r7, #48	@ 0x30
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
 80070da:	bf00      	nop
 80070dc:	20008fac 	.word	0x20008fac
 80070e0:	20008fb4 	.word	0x20008fb4

080070e4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80070ea:	4b0c      	ldr	r3, [pc, #48]	@ (800711c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00f      	beq.n	8007112 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80070f2:	4b0a      	ldr	r3, [pc, #40]	@ (800711c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d002      	beq.n	8007106 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1f2      	bne.n	80070f8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8007112:	bf00      	nop
 8007114:	3708      	adds	r7, #8
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	20008fac 	.word	0x20008fac

08007120 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007126:	f3ef 8311 	mrs	r3, BASEPRI
 800712a:	f04f 0120 	mov.w	r1, #32
 800712e:	f381 8811 	msr	BASEPRI, r1
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	4817      	ldr	r0, [pc, #92]	@ (8007194 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007136:	f7fe fec0 	bl	8005eba <_PreparePacket>
 800713a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	4b14      	ldr	r3, [pc, #80]	@ (8007198 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	613b      	str	r3, [r7, #16]
 800714a:	e00b      	b.n	8007164 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	b2da      	uxtb	r2, r3
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	1c59      	adds	r1, r3, #1
 8007154:	6179      	str	r1, [r7, #20]
 8007156:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	09db      	lsrs	r3, r3, #7
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	2b7f      	cmp	r3, #127	@ 0x7f
 8007168:	d8f0      	bhi.n	800714c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	1c5a      	adds	r2, r3, #1
 800716e:	617a      	str	r2, [r7, #20]
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	b2d2      	uxtb	r2, r2
 8007174:	701a      	strb	r2, [r3, #0]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800717a:	221b      	movs	r2, #27
 800717c:	6879      	ldr	r1, [r7, #4]
 800717e:	68b8      	ldr	r0, [r7, #8]
 8007180:	f7fe ff88 	bl	8006094 <_SendPacket>
  RECORD_END();
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f383 8811 	msr	BASEPRI, r3
}
 800718a:	bf00      	nop
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20008fb4 	.word	0x20008fb4
 8007198:	20008fb0 	.word	0x20008fb0

0800719c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800719c:	b580      	push	{r7, lr}
 800719e:	b08a      	sub	sp, #40	@ 0x28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80071a4:	f3ef 8311 	mrs	r3, BASEPRI
 80071a8:	f04f 0120 	mov.w	r1, #32
 80071ac:	f381 8811 	msr	BASEPRI, r1
 80071b0:	617b      	str	r3, [r7, #20]
 80071b2:	4827      	ldr	r0, [pc, #156]	@ (8007250 <SEGGER_SYSVIEW_Warn+0xb4>)
 80071b4:	f7fe fe81 	bl	8005eba <_PreparePacket>
 80071b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80071ba:	2280      	movs	r2, #128	@ 0x80
 80071bc:	6879      	ldr	r1, [r7, #4]
 80071be:	6938      	ldr	r0, [r7, #16]
 80071c0:	f7fe fe42 	bl	8005e48 <_EncodeStr>
 80071c4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ca:	2301      	movs	r3, #1
 80071cc:	623b      	str	r3, [r7, #32]
 80071ce:	e00b      	b.n	80071e8 <SEGGER_SYSVIEW_Warn+0x4c>
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	b2da      	uxtb	r2, r3
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	1c59      	adds	r1, r3, #1
 80071d8:	6279      	str	r1, [r7, #36]	@ 0x24
 80071da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	701a      	strb	r2, [r3, #0]
 80071e2:	6a3b      	ldr	r3, [r7, #32]
 80071e4:	09db      	lsrs	r3, r3, #7
 80071e6:	623b      	str	r3, [r7, #32]
 80071e8:	6a3b      	ldr	r3, [r7, #32]
 80071ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80071ec:	d8f0      	bhi.n	80071d0 <SEGGER_SYSVIEW_Warn+0x34>
 80071ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80071f4:	6a3a      	ldr	r2, [r7, #32]
 80071f6:	b2d2      	uxtb	r2, r2
 80071f8:	701a      	strb	r2, [r3, #0]
 80071fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	61fb      	str	r3, [r7, #28]
 8007202:	2300      	movs	r3, #0
 8007204:	61bb      	str	r3, [r7, #24]
 8007206:	e00b      	b.n	8007220 <SEGGER_SYSVIEW_Warn+0x84>
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	b2da      	uxtb	r2, r3
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	1c59      	adds	r1, r3, #1
 8007210:	61f9      	str	r1, [r7, #28]
 8007212:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007216:	b2d2      	uxtb	r2, r2
 8007218:	701a      	strb	r2, [r3, #0]
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	09db      	lsrs	r3, r3, #7
 800721e:	61bb      	str	r3, [r7, #24]
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	2b7f      	cmp	r3, #127	@ 0x7f
 8007224:	d8f0      	bhi.n	8007208 <SEGGER_SYSVIEW_Warn+0x6c>
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	61fa      	str	r2, [r7, #28]
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	b2d2      	uxtb	r2, r2
 8007230:	701a      	strb	r2, [r3, #0]
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007236:	221a      	movs	r2, #26
 8007238:	68f9      	ldr	r1, [r7, #12]
 800723a:	6938      	ldr	r0, [r7, #16]
 800723c:	f7fe ff2a 	bl	8006094 <_SendPacket>
  RECORD_END();
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f383 8811 	msr	BASEPRI, r3
}
 8007246:	bf00      	nop
 8007248:	3728      	adds	r7, #40	@ 0x28
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20008fb4 	.word	0x20008fb4

08007254 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8007258:	4803      	ldr	r0, [pc, #12]	@ (8007268 <_cbSendSystemDesc+0x14>)
 800725a:	f7ff fc03 	bl	8006a64 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800725e:	4803      	ldr	r0, [pc, #12]	@ (800726c <_cbSendSystemDesc+0x18>)
 8007260:	f7ff fc00 	bl	8006a64 <SEGGER_SYSVIEW_SendSysDesc>
}
 8007264:	bf00      	nop
 8007266:	bd80      	pop	{r7, pc}
 8007268:	080075bc 	.word	0x080075bc
 800726c:	080075f0 	.word	0x080075f0

08007270 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8007270:	b580      	push	{r7, lr}
 8007272:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8007274:	4b06      	ldr	r3, [pc, #24]	@ (8007290 <SEGGER_SYSVIEW_Conf+0x20>)
 8007276:	6818      	ldr	r0, [r3, #0]
 8007278:	4b05      	ldr	r3, [pc, #20]	@ (8007290 <SEGGER_SYSVIEW_Conf+0x20>)
 800727a:	6819      	ldr	r1, [r3, #0]
 800727c:	4b05      	ldr	r3, [pc, #20]	@ (8007294 <SEGGER_SYSVIEW_Conf+0x24>)
 800727e:	4a06      	ldr	r2, [pc, #24]	@ (8007298 <SEGGER_SYSVIEW_Conf+0x28>)
 8007280:	f7ff f876 	bl	8006370 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8007284:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
 8007288:	f7ff f8b6 	bl	80063f8 <SEGGER_SYSVIEW_SetRAMBase>
}
 800728c:	bf00      	nop
 800728e:	bd80      	pop	{r7, pc}
 8007290:	20000000 	.word	0x20000000
 8007294:	08007255 	.word	0x08007255
 8007298:	080076b4 	.word	0x080076b4

0800729c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800729c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800729e:	b085      	sub	sp, #20
 80072a0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80072a2:	2300      	movs	r3, #0
 80072a4:	607b      	str	r3, [r7, #4]
 80072a6:	e033      	b.n	8007310 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80072a8:	491e      	ldr	r1, [pc, #120]	@ (8007324 <_cbSendTaskList+0x88>)
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	4613      	mov	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4413      	add	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	440b      	add	r3, r1
 80072b6:	6818      	ldr	r0, [r3, #0]
 80072b8:	491a      	ldr	r1, [pc, #104]	@ (8007324 <_cbSendTaskList+0x88>)
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	4613      	mov	r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4413      	add	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	440b      	add	r3, r1
 80072c6:	3304      	adds	r3, #4
 80072c8:	6819      	ldr	r1, [r3, #0]
 80072ca:	4c16      	ldr	r4, [pc, #88]	@ (8007324 <_cbSendTaskList+0x88>)
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	4613      	mov	r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4423      	add	r3, r4
 80072d8:	3308      	adds	r3, #8
 80072da:	681c      	ldr	r4, [r3, #0]
 80072dc:	4d11      	ldr	r5, [pc, #68]	@ (8007324 <_cbSendTaskList+0x88>)
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	4613      	mov	r3, r2
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4413      	add	r3, r2
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	442b      	add	r3, r5
 80072ea:	330c      	adds	r3, #12
 80072ec:	681d      	ldr	r5, [r3, #0]
 80072ee:	4e0d      	ldr	r6, [pc, #52]	@ (8007324 <_cbSendTaskList+0x88>)
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	4613      	mov	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4413      	add	r3, r2
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4433      	add	r3, r6
 80072fc:	3310      	adds	r3, #16
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	462b      	mov	r3, r5
 8007304:	4622      	mov	r2, r4
 8007306:	f000 f8bd 	bl	8007484 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	3301      	adds	r3, #1
 800730e:	607b      	str	r3, [r7, #4]
 8007310:	4b05      	ldr	r3, [pc, #20]	@ (8007328 <_cbSendTaskList+0x8c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	429a      	cmp	r2, r3
 8007318:	d3c6      	bcc.n	80072a8 <_cbSendTaskList+0xc>
  }
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007324:	20009098 	.word	0x20009098
 8007328:	20009138 	.word	0x20009138

0800732c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800732c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007330:	b082      	sub	sp, #8
 8007332:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007334:	f7fc ff2e 	bl	8004194 <xTaskGetTickCountFromISR>
 8007338:	4603      	mov	r3, r0
 800733a:	2200      	movs	r2, #0
 800733c:	469a      	mov	sl, r3
 800733e:	4693      	mov	fp, r2
 8007340:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007344:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007348:	4602      	mov	r2, r0
 800734a:	460b      	mov	r3, r1
 800734c:	f04f 0a00 	mov.w	sl, #0
 8007350:	f04f 0b00 	mov.w	fp, #0
 8007354:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8007358:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800735c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8007360:	4652      	mov	r2, sl
 8007362:	465b      	mov	r3, fp
 8007364:	1a14      	subs	r4, r2, r0
 8007366:	eb63 0501 	sbc.w	r5, r3, r1
 800736a:	f04f 0200 	mov.w	r2, #0
 800736e:	f04f 0300 	mov.w	r3, #0
 8007372:	00ab      	lsls	r3, r5, #2
 8007374:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8007378:	00a2      	lsls	r2, r4, #2
 800737a:	4614      	mov	r4, r2
 800737c:	461d      	mov	r5, r3
 800737e:	eb14 0800 	adds.w	r8, r4, r0
 8007382:	eb45 0901 	adc.w	r9, r5, r1
 8007386:	f04f 0200 	mov.w	r2, #0
 800738a:	f04f 0300 	mov.w	r3, #0
 800738e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007392:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007396:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800739a:	4690      	mov	r8, r2
 800739c:	4699      	mov	r9, r3
 800739e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80073a2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80073a6:	4610      	mov	r0, r2
 80073a8:	4619      	mov	r1, r3
 80073aa:	3708      	adds	r7, #8
 80073ac:	46bd      	mov	sp, r7
 80073ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080073b4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af02      	add	r7, sp, #8
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
 80073c0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80073c2:	2205      	movs	r2, #5
 80073c4:	492b      	ldr	r1, [pc, #172]	@ (8007474 <SYSVIEW_AddTask+0xc0>)
 80073c6:	68b8      	ldr	r0, [r7, #8]
 80073c8:	f000 f87d 	bl	80074c6 <memcmp>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d04b      	beq.n	800746a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80073d2:	4b29      	ldr	r3, [pc, #164]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b07      	cmp	r3, #7
 80073d8:	d903      	bls.n	80073e2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80073da:	4828      	ldr	r0, [pc, #160]	@ (800747c <SYSVIEW_AddTask+0xc8>)
 80073dc:	f7ff fede 	bl	800719c <SEGGER_SYSVIEW_Warn>
    return;
 80073e0:	e044      	b.n	800746c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80073e2:	4b25      	ldr	r3, [pc, #148]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	4926      	ldr	r1, [pc, #152]	@ (8007480 <SYSVIEW_AddTask+0xcc>)
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	440b      	add	r3, r1
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80073f6:	4b20      	ldr	r3, [pc, #128]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	4921      	ldr	r1, [pc, #132]	@ (8007480 <SYSVIEW_AddTask+0xcc>)
 80073fc:	4613      	mov	r3, r2
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	4413      	add	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	440b      	add	r3, r1
 8007406:	3304      	adds	r3, #4
 8007408:	68ba      	ldr	r2, [r7, #8]
 800740a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800740c:	4b1a      	ldr	r3, [pc, #104]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	491b      	ldr	r1, [pc, #108]	@ (8007480 <SYSVIEW_AddTask+0xcc>)
 8007412:	4613      	mov	r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	440b      	add	r3, r1
 800741c:	3308      	adds	r3, #8
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007422:	4b15      	ldr	r3, [pc, #84]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	4916      	ldr	r1, [pc, #88]	@ (8007480 <SYSVIEW_AddTask+0xcc>)
 8007428:	4613      	mov	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	4413      	add	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	440b      	add	r3, r1
 8007432:	330c      	adds	r3, #12
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007438:	4b0f      	ldr	r3, [pc, #60]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	4910      	ldr	r1, [pc, #64]	@ (8007480 <SYSVIEW_AddTask+0xcc>)
 800743e:	4613      	mov	r3, r2
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	4413      	add	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	440b      	add	r3, r1
 8007448:	3310      	adds	r3, #16
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800744e:	4b0a      	ldr	r3, [pc, #40]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3301      	adds	r3, #1
 8007454:	4a08      	ldr	r2, [pc, #32]	@ (8007478 <SYSVIEW_AddTask+0xc4>)
 8007456:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	68b9      	ldr	r1, [r7, #8]
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 f80e 	bl	8007484 <SYSVIEW_SendTaskInfo>
 8007468:	e000      	b.n	800746c <SYSVIEW_AddTask+0xb8>
    return;
 800746a:	bf00      	nop

}
 800746c:	3710      	adds	r7, #16
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	08007600 	.word	0x08007600
 8007478:	20009138 	.word	0x20009138
 800747c:	08007608 	.word	0x08007608
 8007480:	20009098 	.word	0x20009098

08007484 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007484:	b580      	push	{r7, lr}
 8007486:	b08a      	sub	sp, #40	@ 0x28
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
 8007490:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007492:	f107 0310 	add.w	r3, r7, #16
 8007496:	2218      	movs	r2, #24
 8007498:	2100      	movs	r1, #0
 800749a:	4618      	mov	r0, r3
 800749c:	f000 f823 	bl	80074e6 <memset>
  TaskInfo.TaskID     = TaskID;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 80074b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b2:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80074b4:	f107 0310 	add.w	r3, r7, #16
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7ff f9db 	bl	8006874 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80074be:	bf00      	nop
 80074c0:	3728      	adds	r7, #40	@ 0x28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <memcmp>:
 80074c6:	b510      	push	{r4, lr}
 80074c8:	3901      	subs	r1, #1
 80074ca:	4402      	add	r2, r0
 80074cc:	4290      	cmp	r0, r2
 80074ce:	d101      	bne.n	80074d4 <memcmp+0xe>
 80074d0:	2000      	movs	r0, #0
 80074d2:	e005      	b.n	80074e0 <memcmp+0x1a>
 80074d4:	7803      	ldrb	r3, [r0, #0]
 80074d6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074da:	42a3      	cmp	r3, r4
 80074dc:	d001      	beq.n	80074e2 <memcmp+0x1c>
 80074de:	1b18      	subs	r0, r3, r4
 80074e0:	bd10      	pop	{r4, pc}
 80074e2:	3001      	adds	r0, #1
 80074e4:	e7f2      	b.n	80074cc <memcmp+0x6>

080074e6 <memset>:
 80074e6:	4402      	add	r2, r0
 80074e8:	4603      	mov	r3, r0
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d100      	bne.n	80074f0 <memset+0xa>
 80074ee:	4770      	bx	lr
 80074f0:	f803 1b01 	strb.w	r1, [r3], #1
 80074f4:	e7f9      	b.n	80074ea <memset+0x4>
	...

080074f8 <__libc_init_array>:
 80074f8:	b570      	push	{r4, r5, r6, lr}
 80074fa:	4d0d      	ldr	r5, [pc, #52]	@ (8007530 <__libc_init_array+0x38>)
 80074fc:	4c0d      	ldr	r4, [pc, #52]	@ (8007534 <__libc_init_array+0x3c>)
 80074fe:	1b64      	subs	r4, r4, r5
 8007500:	10a4      	asrs	r4, r4, #2
 8007502:	2600      	movs	r6, #0
 8007504:	42a6      	cmp	r6, r4
 8007506:	d109      	bne.n	800751c <__libc_init_array+0x24>
 8007508:	4d0b      	ldr	r5, [pc, #44]	@ (8007538 <__libc_init_array+0x40>)
 800750a:	4c0c      	ldr	r4, [pc, #48]	@ (800753c <__libc_init_array+0x44>)
 800750c:	f000 f826 	bl	800755c <_init>
 8007510:	1b64      	subs	r4, r4, r5
 8007512:	10a4      	asrs	r4, r4, #2
 8007514:	2600      	movs	r6, #0
 8007516:	42a6      	cmp	r6, r4
 8007518:	d105      	bne.n	8007526 <__libc_init_array+0x2e>
 800751a:	bd70      	pop	{r4, r5, r6, pc}
 800751c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007520:	4798      	blx	r3
 8007522:	3601      	adds	r6, #1
 8007524:	e7ee      	b.n	8007504 <__libc_init_array+0xc>
 8007526:	f855 3b04 	ldr.w	r3, [r5], #4
 800752a:	4798      	blx	r3
 800752c:	3601      	adds	r6, #1
 800752e:	e7f2      	b.n	8007516 <__libc_init_array+0x1e>
 8007530:	080076bc 	.word	0x080076bc
 8007534:	080076bc 	.word	0x080076bc
 8007538:	080076bc 	.word	0x080076bc
 800753c:	080076c0 	.word	0x080076c0

08007540 <memcpy>:
 8007540:	440a      	add	r2, r1
 8007542:	4291      	cmp	r1, r2
 8007544:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007548:	d100      	bne.n	800754c <memcpy+0xc>
 800754a:	4770      	bx	lr
 800754c:	b510      	push	{r4, lr}
 800754e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007552:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007556:	4291      	cmp	r1, r2
 8007558:	d1f9      	bne.n	800754e <memcpy+0xe>
 800755a:	bd10      	pop	{r4, pc}

0800755c <_init>:
 800755c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800755e:	bf00      	nop
 8007560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007562:	bc08      	pop	{r3}
 8007564:	469e      	mov	lr, r3
 8007566:	4770      	bx	lr

08007568 <_fini>:
 8007568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756a:	bf00      	nop
 800756c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800756e:	bc08      	pop	{r3}
 8007570:	469e      	mov	lr, r3
 8007572:	4770      	bx	lr
