Item(by='mortenjorck', descendants=None, kids=None, score=None, time=1606505451, title=None, item_type='comment', url=None, parent=25230697, text='I’m curious how much Microsoft’s x86 compatibility layer is able to take advantage of the M1&#x27;s unique (for an ARM chip) ability to do x86-style total store ordering (<a href="https:&#x2F;&#x2F;www.reddit.com&#x2F;r&#x2F;hardware&#x2F;comments&#x2F;i0mido&#x2F;apple_silicon_has_a_runtime_toggle_for_tso_to&#x2F;" rel="nofollow">https:&#x2F;&#x2F;www.reddit.com&#x2F;r&#x2F;hardware&#x2F;comments&#x2F;i0mido&#x2F;apple_sili...</a>), or if it’s something that Microsoft or virtualization vendors could optimize for.')