#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug  6 21:48:40 2025
# Process ID: 18728
# Current directory: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27552 C:\Users\hadys\Desktop\verilog\chatgpt\UART_TX_project\UART_TX_project.xpr
# Log file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/vivado.log
# Journal file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 851.422 ; gain = 196.562
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TX_module_TB_behav -key {Behavioral:sim_1:Functional:TX_module_TB} -tclbatch {TX_module_TB.tcl} -view {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
WARNING: Simulation object /TX_module/clk was not found in the design.
WARNING: Simulation object /TX_module/rst was not found in the design.
WARNING: Simulation object /TX_module/tx_data was not found in the design.
WARNING: Simulation object /TX_module/tick was not found in the design.
WARNING: Simulation object /TX_module/state was not found in the design.
WARNING: Simulation object /TX_module/tx_out was not found in the design.
WARNING: Simulation object /TX_module/tx_busy was not found in the design.
WARNING: Simulation object /TX_module/tx_start was not found in the design.
WARNING: Simulation object /TX_module/cnt_reg was not found in the design.
source TX_module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========UART TX TEST starts===========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TX_module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 883.930 ; gain = 19.324
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
save_wave_config {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
save_wave_config {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TX_module_TB_behav -key {Behavioral:sim_1:Functional:TX_module_TB} -tclbatch {TX_module_TB.tcl} -view {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========UART TX TEST starts===========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TX_module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
--expected bits = 1000000000 
--expected bits = 1111111110 
--expected bits = 1101010100 
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TX_module_TB_behav -key {Behavioral:sim_1:Functional:TX_module_TB} -tclbatch {TX_module_TB.tcl} -view {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========UART TX TEST starts===========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TX_module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
ERROR!! at bit 1: tx_out = 0 , expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
ERROR!! at bit 3: tx_out = 0 , expected = 1
ERROR!! at bit 4: tx_out = 0 , expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
ERROR!! at bit 7: tx_out = 0 , expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
ERROR!! at bit 1: tx_out = 0 , expected = 1
ERROR!! at bit 2: tx_out = 0 , expected = 1
ERROR!! at bit 3: tx_out = 0 , expected = 1
ERROR!! at bit 4: tx_out = 0 , expected = 1
ERROR!! at bit 5: tx_out = 0 , expected = 1
ERROR!! at bit 6: tx_out = 0 , expected = 1
ERROR!! at bit 7: tx_out = 0 , expected = 1
ERROR!! at bit 8: tx_out = 0 , expected = 1
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
ERROR!! at bit 2: tx_out = 0 , expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
ERROR!! at bit 4: tx_out = 0 , expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
ERROR!! at bit 6: tx_out = 0 , expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
ERROR!! at bit 8: tx_out = 0 , expected = 1
ERROR!! at bit 9: tx_out = 0 , expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
run 8 ms
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
ERROR!! at bit 1: tx_out = 0 , expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
ERROR!! at bit 3: tx_out = 0 , expected = 1
ERROR!! at bit 4: tx_out = 0 , expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
ERROR!! at bit 7: tx_out = 0 , expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
ERROR!! at bit 1: tx_out = 0 , expected = 1
ERROR!! at bit 2: tx_out = 0 , expected = 1
ERROR!! at bit 3: tx_out = 0 , expected = 1
ERROR!! at bit 4: tx_out = 0 , expected = 1
ERROR!! at bit 5: tx_out = 0 , expected = 1
ERROR!! at bit 6: tx_out = 0 , expected = 1
ERROR!! at bit 7: tx_out = 0 , expected = 1
ERROR!! at bit 8: tx_out = 0 , expected = 1
ERROR!! at bit 9: tx_out = 0 , expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
ERROR!! at bit 2: tx_out = 0 , expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
ERROR!! at bit 4: tx_out = 0 , expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
ERROR!! at bit 6: tx_out = 0 , expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
ERROR!! at bit 8: tx_out = 0 , expected = 1
ERROR!! at bit 9: tx_out = 0 , expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
output is : 0
--expected bits = 1000000000 
output is : 0
--expected bits = 1111111110 
output is : 0
--expected bits = 1101010100 
output is : 0
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
--expected bits = 1010011010 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
--expected bits = 1010011010 
output is : 0
--expected bits = 1010011010 
output is : 1
--expected bits = 1000000000 
output is : 0
--expected bits = 1000000000 
output is : 1
--expected bits = 1111111110 
output is : 0
--expected bits = 1111111110 
output is : 1
--expected bits = 1101010100 
output is : 0
--expected bits = 1101010100 
output is : 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
--expected bits = 1000000000 
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
--expected bits = 1111111110 
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
--expected bits = 1101010100 
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
output is : 0
output is : 1
output is : 0
output is : 1
output is : 1
output is : 0
output is : 0
output is : 1
output is : 0
output is : 1
--expected bits = 1000000000 
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 0
output is : 1
--expected bits = 1111111110 
output is : 0
output is : 1
output is : 1
output is : 1
output is : 1
output is : 1
output is : 1
output is : 1
output is : 1
output is : 1
--expected bits = 1101010100 
output is : 0
output is : 0
output is : 1
output is : 0
output is : 1
output is : 0
output is : 1
output is : 0
output is : 1
output is : 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.707 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1000000000 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1111111110 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1101010100 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1000000000 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1111111110 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
--expected bits = 1101010100 
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
CORRECT !all the bits are matched
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.707 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
ERROR!! at bit 1: tx_out = 0 , expected = 1
ERROR!! at bit 2: tx_out = 1 , expected = 0
ERROR!! at bit 3: tx_out = 0 , expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
ERROR!! at bit 5: tx_out = 1 , expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
ERROR!! at bit 7: tx_out = 0 , expected = 1
ERROR!! at bit 8: tx_out = 1 , expected = 0
ERROR!! at bit 9: tx_out = 0 , expected = 1
-- Finished checking this transmission --

--expected bits = 1000000000 
CORRECT !OK at bit 10: tx_out = 0, match expected = x
CORRECT !OK at bit 11: tx_out = 0, match expected = x
CORRECT !OK at bit 12: tx_out = 0, match expected = x
CORRECT !OK at bit 13: tx_out = 0, match expected = x
CORRECT !OK at bit 14: tx_out = 0, match expected = x
CORRECT !OK at bit 15: tx_out = 0, match expected = x
CORRECT !OK at bit 16: tx_out = 0, match expected = x
CORRECT !OK at bit 17: tx_out = 0, match expected = x
CORRECT !OK at bit 18: tx_out = 0, match expected = x
CORRECT !OK at bit 19: tx_out = 0, match expected = x
CORRECT !OK at bit 20: tx_out = 1, match expected = x
CORRECT !OK at bit 21: tx_out = 1, match expected = x
CORRECT !OK at bit 22: tx_out = 1, match expected = x
CORRECT !OK at bit 23: tx_out = 1, match expected = x
CORRECT !OK at bit 24: tx_out = 1, match expected = x
CORRECT !OK at bit 25: tx_out = 1, match expected = x
CORRECT !OK at bit 26: tx_out = 1, match expected = x
CORRECT !OK at bit 27: tx_out = 1, match expected = x
CORRECT !OK at bit 28: tx_out = 1, match expected = x
CORRECT !OK at bit 29: tx_out = 1, match expected = x
--expected bits = 1111111110 
CORRECT !OK at bit 30: tx_out = 0, match expected = x
CORRECT !OK at bit 31: tx_out = 0, match expected = x
CORRECT !OK at bit 32: tx_out = 1, match expected = x
CORRECT !OK at bit 33: tx_out = 1, match expected = x
CORRECT !OK at bit 34: tx_out = 1, match expected = x
CORRECT !OK at bit 35: tx_out = 1, match expected = x
CORRECT !OK at bit 36: tx_out = 1, match expected = x
CORRECT !OK at bit 37: tx_out = 1, match expected = x
CORRECT !OK at bit 38: tx_out = 1, match expected = x
CORRECT !OK at bit 39: tx_out = 1, match expected = x
CORRECT !OK at bit 40: tx_out = 1, match expected = x
CORRECT !OK at bit 41: tx_out = 1, match expected = x
CORRECT !OK at bit 42: tx_out = 1, match expected = x
CORRECT !OK at bit 43: tx_out = 1, match expected = x
CORRECT !OK at bit 44: tx_out = 1, match expected = x
CORRECT !OK at bit 45: tx_out = 1, match expected = x
CORRECT !OK at bit 46: tx_out = 1, match expected = x
CORRECT !OK at bit 47: tx_out = 1, match expected = x
CORRECT !OK at bit 48: tx_out = 1, match expected = x
--expected bits = 1101010100 
CORRECT !OK at bit 49: tx_out = 0, match expected = x
CORRECT !OK at bit 50: tx_out = 0, match expected = x
CORRECT !OK at bit 51: tx_out = 0, match expected = x
CORRECT !OK at bit 52: tx_out = 1, match expected = x
CORRECT !OK at bit 53: tx_out = 0, match expected = x
CORRECT !OK at bit 54: tx_out = 1, match expected = x
CORRECT !OK at bit 55: tx_out = 0, match expected = x
CORRECT !OK at bit 56: tx_out = 1, match expected = x
CORRECT !OK at bit 57: tx_out = 0, match expected = x
CORRECT !OK at bit 58: tx_out = 1, match expected = x
CORRECT !OK at bit 59: tx_out = 1, match expected = x
CORRECT !OK at bit 60: tx_out = 1, match expected = x
CORRECT !OK at bit 61: tx_out = 1, match expected = x
CORRECT !OK at bit 62: tx_out = 1, match expected = x
CORRECT !OK at bit 63: tx_out = 1, match expected = x
CORRECT !OK at bit 64: tx_out = 1, match expected = x
CORRECT !OK at bit 65: tx_out = 1, match expected = x
CORRECT !OK at bit 66: tx_out = 1, match expected = x
CORRECT !OK at bit 67: tx_out = 1, match expected = x
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
Checking scoreboard : FAIL!!
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'ecpected_bits' is not declared [C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'ecpected_bits' is not declared [C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'ecpected_bits' is not declared [C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!! bit 0 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 1 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 2 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 3 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 4 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 5 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 6 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 7 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 8 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 9 : act = 1 -- exp = 1
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!! bit 0 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 1 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 2 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 3 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 4 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 5 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 6 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 7 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 8 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 9 : act = 1 -- exp = 1
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!! bit 0 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 1 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 2 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 3 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 4 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 5 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 6 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 7 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 8 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 9 : act = 1 -- exp = 1
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : FAIL!! bit 0 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 1 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 2 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 3 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 4 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 5 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 6 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 7 : act = 0 -- exp = 0
Checking scoreboard : FAIL!! bit 8 : act = 1 -- exp = 1
Checking scoreboard : FAIL!! bit 9 : act = 1 -- exp = 1
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 23
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
$finish called at time : 7661900 ns : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 24
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 0 number of covers and its 0.00%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 0 number of covers and its 0.00%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 0 number of covers and its 0.00%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
run 8 ms
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 4 number of covers and its 1.56%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 4 number of covers and its 1.56%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ms
========UART TX TEST starts===========
--expected bits = 1010011010 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1000000000 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 0, match expected = 0
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 0, match expected = 0
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 0, match expected = 0
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 0, match expected = 0
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1111111110 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 1, match expected = 1
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 1, match expected = 1
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 1, match expected = 1
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 1, match expected = 1
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
--expected bits = 1101010100 
CORRECT !OK at bit 0: tx_out = 0, match expected = 0
CORRECT !OK at bit 1: tx_out = 0, match expected = 0
CORRECT !OK at bit 2: tx_out = 1, match expected = 1
CORRECT !OK at bit 3: tx_out = 0, match expected = 0
CORRECT !OK at bit 4: tx_out = 1, match expected = 1
CORRECT !OK at bit 5: tx_out = 0, match expected = 0
CORRECT !OK at bit 6: tx_out = 1, match expected = 1
CORRECT !OK at bit 7: tx_out = 0, match expected = 0
CORRECT !OK at bit 8: tx_out = 1, match expected = 1
CORRECT !OK at bit 9: tx_out = 1, match expected = 1
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
Checking scoreboard : PASS!!
====== COVERAGE REPORT ======
TX DATA value tested : 00
TX DATA value tested : 4d
TX DATA value tested : aa
TX DATA value tested : ff
COVERAGE : 4 tested values and its 1.56%
$finish called at time : 7662 us : File "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 01:13:26 2025...
