Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Tue Apr 10 13:29:29 2018
| Host              : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design            : wave_gen
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24.01 01-12-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.900      -25.438                      9                 1325        0.038        0.000                      0                 1320        0.666        0.000                       0                   518  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 1.666}        3.333           300.030         
  clk_out1_clk_core  {0.000 2.500}        4.999           200.020         
  clk_out2_clk_core  {0.000 2.580}        5.161           193.769         
    clk_samp         {0.000 82.572}       165.145         6.055           
    spi_clk          {2.580 5.161}        5.161           193.769         
clk_rx_virtual       {0.000 2.500}        5.000           200.000         
clk_tx_virtual       {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              0.666        0.000                       0                     1  
  clk_out1_clk_core        0.732        0.000                      0                  840        0.038        0.000                      0                  840        1.646        0.000                       0                   307  
  clk_out2_clk_core        0.248        0.000                      0                  303        0.048        0.000                      0                  303        1.347        0.000                       0                   158  
    clk_samp               1.436        0.000                      0                  137        0.059        0.000                      0                  137       82.297        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rx_virtual     clk_out1_clk_core        2.598        0.000                      0                    1        0.202        0.000                      0                    1  
clk_out1_clk_core  clk_out2_clk_core        4.159        0.000                      0                   47                                                                        
clk_samp           clk_out2_clk_core        2.527        0.000                      0                   31        0.400        0.000                      0                   31  
clk_tx_virtual     clk_out2_clk_core        2.628        0.000                      0                    1        0.189        0.000                      0                    1  
clk_out2_clk_core  clk_samp                 1.053        0.000                      0                   49        0.057        0.000                      0                   49  
clk_out2_clk_core  spi_clk                  1.580        0.000                      0                    3        1.369        0.000                      0                    3  
clk_out2_clk_core  clk_tx_virtual          -2.900      -25.438                      9                    9        3.569        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WREN
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.564ns (17.216%)  route 2.712ns (82.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 9.050 - 4.999 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 0.697ns, distribution 1.700ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.641ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.397     4.149    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y46         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y46         FIFO18E2 (Prop_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_FULL)
                                                      0.471     4.620 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/FULL
                         net (fo=5, routed)           1.353     5.973    resp_gen_i0/char_fifo_full
    SLICE_X47Y114        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     6.066 r  resp_gen_i0/char_fifo_wr_en_INST_0/O
                         net (fo=1, routed)           1.359     7.425    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_en
    RAMB18_X6Y46         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.082     9.050    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y46         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism              0.034     9.084    
                         clock uncertainty           -0.070     9.014    
    RAMB18_X6Y46         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_WREN)
                                                     -0.857     8.157    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_type_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.475ns (40.915%)  route 2.130ns (59.085%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 8.776 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.641ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 r  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 f  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 f  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.258     6.448    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X45Y118        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     6.491 f  cmd_parse_i0/send_resp_valid_i_6/O
                         net (fo=1, routed)           0.230     6.721    cmd_parse_i0/send_resp_valid_i_6_n_0
    SLICE_X45Y118        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     6.761 f  cmd_parse_i0/send_resp_valid_i_3/O
                         net (fo=2, routed)           0.067     6.828    cmd_parse_i0/send_resp_valid_i_3_n_0
    SLICE_X45Y118        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     6.944 r  cmd_parse_i0/send_resp_type[1]_i_1/O
                         net (fo=2, routed)           0.446     7.390    cmd_parse_i0/send_resp_type[1]_i_1_n_0
    SLICE_X45Y118        FDSE                                         r  cmd_parse_i0/send_resp_type_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.808     8.776    cmd_parse_i0/clk_rx
    SLICE_X45Y118        FDSE                                         r  cmd_parse_i0/send_resp_type_reg[0]/C
                         clock pessimism             -0.119     8.657    
                         clock uncertainty           -0.070     8.587    
    SLICE_X45Y118        FDSE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048     8.539    cmd_parse_i0/send_resp_type_reg[0]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_type_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.475ns (40.949%)  route 2.127ns (59.051%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 8.776 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.641ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 r  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 f  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 f  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.258     6.448    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X45Y118        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     6.491 f  cmd_parse_i0/send_resp_valid_i_6/O
                         net (fo=1, routed)           0.230     6.721    cmd_parse_i0/send_resp_valid_i_6_n_0
    SLICE_X45Y118        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     6.761 f  cmd_parse_i0/send_resp_valid_i_3/O
                         net (fo=2, routed)           0.067     6.828    cmd_parse_i0/send_resp_valid_i_3_n_0
    SLICE_X45Y118        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     6.944 r  cmd_parse_i0/send_resp_type[1]_i_1/O
                         net (fo=2, routed)           0.443     7.387    cmd_parse_i0/send_resp_type[1]_i_1_n_0
    SLICE_X45Y118        FDSE                                         r  cmd_parse_i0/send_resp_type_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.808     8.776    cmd_parse_i0/clk_rx
    SLICE_X45Y118        FDSE                                         r  cmd_parse_i0/send_resp_type_reg[1]/C
                         clock pessimism             -0.119     8.657    
                         clock uncertainty           -0.070     8.587    
    SLICE_X45Y118        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.540    cmd_parse_i0/send_resp_type_reg[1]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.593ns (44.684%)  route 1.972ns (55.316%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.442     7.350    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.523    cmd_parse_i0/cmd_samp_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.593ns (44.684%)  route 1.972ns (55.316%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.442     7.350    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[7]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     8.523    cmd_parse_i0/cmd_samp_ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.593ns (44.684%)  route 1.972ns (55.316%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.442     7.350    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     8.523    cmd_parse_i0/cmd_samp_ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.593ns (44.684%)  route 1.972ns (55.316%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.442     7.350    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048     8.523    cmd_parse_i0/cmd_samp_ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.593ns (44.722%)  route 1.969ns (55.278%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.439     7.347    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.524    cmd_parse_i0/cmd_samp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.593ns (44.722%)  route 1.969ns (55.278%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.439     7.347    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[3]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.524    cmd_parse_i0/cmd_samp_ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.593ns (44.722%)  route 1.969ns (55.278%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 4.999 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.697ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.641ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.033     3.785    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.899 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=17, routed)          0.190     4.089    cmd_parse_i0/rx_data[6]
    SLICE_X45Y119        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.210     4.299 f  cmd_parse_i0/nsamp_clk_rx[3]_i_9/O
                         net (fo=5, routed)           0.369     4.668    cmd_parse_i0/nsamp_clk_rx[3]_i_9_n_0
    SLICE_X45Y119        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     4.761 r  cmd_parse_i0/nsamp_clk_rx[3]_i_6/O
                         net (fo=3, routed)           0.121     4.882    cmd_parse_i0/nsamp_clk_rx[3]_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     4.997 r  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.226     5.223    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X45Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.400 f  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.223     5.623    cmd_parse_i0/data1[3]
    SLICE_X45Y120        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     5.842 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_8/O
                         net (fo=1, routed)           0.000     5.842    cmd_parse_i0/cmd_samp_ram_addr[9]_i_8_n_0
    SLICE_X45Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348     6.190 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[7]
                         net (fo=4, routed)           0.332     6.522    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X46Y119        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.707 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.069     6.776    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X46Y119        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     6.908 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.439     7.347    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.834     8.802    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/C
                         clock pessimism             -0.161     8.641    
                         clock uncertainty           -0.070     8.571    
    SLICE_X46Y120        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.524    cmd_parse_i0/cmd_samp_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  1.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 resp_gen_i0/last_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            resp_gen_i0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      0.887ns (routing 0.320ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.354ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.887     2.028    resp_gen_i0/clk_rx
    SLICE_X46Y111        FDRE                                         r  resp_gen_i0/last_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.077 f  resp_gen_i0/last_valid_reg/Q
                         net (fo=4, routed)           0.071     2.148    resp_gen_i0/last_valid
    SLICE_X46Y110        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     2.163 r  resp_gen_i0/state_i_1/O
                         net (fo=1, routed)           0.016     2.179    resp_gen_i0/state_i_1_n_0
    SLICE_X46Y110        FDRE                                         r  resp_gen_i0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.056     2.022    resp_gen_i0/clk_rx
    SLICE_X46Y110        FDRE                                         r  resp_gen_i0/state_reg/C
                         clock pessimism              0.063     2.085    
    SLICE_X46Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.141    resp_gen_i0/state_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_list_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/arg_list_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Net Delay (Source):      0.912ns (routing 0.320ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.354ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.912     2.053    cmd_parse_i0/clk_rx
    SLICE_X46Y120        FDRE                                         r  cmd_parse_i0/arg_list_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.102 r  cmd_parse_i0/arg_list_reg[16]/Q
                         net (fo=4, routed)           0.099     2.201    cmd_parse_i0/data0[4]
    SLICE_X46Y121        FDRE                                         r  cmd_parse_i0/arg_list_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.074     2.040    cmd_parse_i0/clk_rx
    SLICE_X46Y121        FDRE                                         r  cmd_parse_i0/arg_list_reg[20]/C
                         clock pessimism              0.061     2.101    
    SLICE_X46Y121        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.157    cmd_parse_i0/arg_list_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.093ns (64.583%)  route 0.051ns (35.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      0.891ns (routing 0.320ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.354ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.891     2.032    cmd_parse_i0/clk_rx
    SLICE_X43Y116        FDRE                                         r  cmd_parse_i0/nsamples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.080 r  cmd_parse_i0/nsamples_reg[2]/Q
                         net (fo=1, routed)           0.035     2.115    cmd_parse_i0/nsamples[2]
    SLICE_X43Y116        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.045     2.160 r  cmd_parse_i0/send_resp_data[2]_i_1/O
                         net (fo=1, routed)           0.016     2.176    cmd_parse_i0/send_resp_data[2]_i_1_n_0
    SLICE_X43Y116        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.057     2.023    cmd_parse_i0/clk_rx
    SLICE_X43Y116        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[2]/C
                         clock pessimism              0.051     2.074    
    SLICE_X43Y116        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.130    cmd_parse_i0/send_resp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.093ns (64.583%)  route 0.051ns (35.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      0.892ns (routing 0.320ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.354ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.892     2.033    cmd_parse_i0/clk_rx
    SLICE_X45Y117        FDRE                                         r  cmd_parse_i0/nsamples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.081 r  cmd_parse_i0/nsamples_reg[7]/Q
                         net (fo=1, routed)           0.035     2.116    cmd_parse_i0/nsamples[7]
    SLICE_X45Y117        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.045     2.161 r  cmd_parse_i0/send_resp_data[7]_i_1/O
                         net (fo=1, routed)           0.016     2.177    cmd_parse_i0/send_resp_data[7]_i_1_n_0
    SLICE_X45Y117        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.059     2.025    cmd_parse_i0/clk_rx
    SLICE_X45Y117        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[7]/C
                         clock pessimism              0.050     2.075    
    SLICE_X45Y117        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.131    cmd_parse_i0/send_resp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Net Delay (Source):      0.884ns (routing 0.320ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.354ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.884     2.025    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X43Y113        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.074 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/Q
                         net (fo=5, routed)           0.033     2.107    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg_n_0_[5]
    SLICE_X43Y113        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.122 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.012     2.134    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]
    SLICE_X43Y113        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.041     2.007    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X43Y113        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism              0.024     2.030    
    SLICE_X43Y113        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.086    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_list_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      0.891ns (routing 0.320ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.354ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.891     2.032    cmd_parse_i0/clk_rx
    SLICE_X46Y118        FDRE                                         r  cmd_parse_i0/arg_list_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.080 r  cmd_parse_i0/arg_list_reg[6]/Q
                         net (fo=13, routed)          0.096     2.176    cmd_parse_i0/arg_list_reg_n_0_[6]
    SLICE_X46Y119        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.042     2.008    cmd_parse_i0/clk_rx
    SLICE_X46Y119        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[10]/C
                         clock pessimism              0.063     2.071    
    SLICE_X46Y119        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.127    cmd_parse_i0/cmd_samp_ram_din_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_list_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      0.891ns (routing 0.320ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.354ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.891     2.032    cmd_parse_i0/clk_rx
    SLICE_X46Y118        FDRE                                         r  cmd_parse_i0/arg_list_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.080 r  cmd_parse_i0/arg_list_reg[4]/Q
                         net (fo=16, routed)          0.096     2.176    cmd_parse_i0/data1[8]
    SLICE_X46Y119        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.042     2.008    cmd_parse_i0/clk_rx
    SLICE_X46Y119        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[8]/C
                         clock pessimism              0.063     2.071    
    SLICE_X46Y119        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.127    cmd_parse_i0/cmd_samp_ram_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_list_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamples_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      0.893ns (routing 0.320ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.354ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.893     2.034    cmd_parse_i0/clk_rx
    SLICE_X46Y118        FDRE                                         r  cmd_parse_i0/arg_list_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.082 r  cmd_parse_i0/arg_list_reg[5]/Q
                         net (fo=16, routed)          0.145     2.227    cmd_parse_i0/data1[9]
    SLICE_X44Y116        FDRE                                         r  cmd_parse_i0/nsamples_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.056     2.022    cmd_parse_i0/clk_rx
    SLICE_X44Y116        FDRE                                         r  cmd_parse_i0/nsamples_reg[9]/C
                         clock pessimism              0.099     2.121    
    SLICE_X44Y116        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.177    cmd_parse_i0/nsamples_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_list_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_clk_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.048ns (18.750%)  route 0.208ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      0.878ns (routing 0.320ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.354ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.878     2.019    cmd_parse_i0/clk_rx
    SLICE_X44Y118        FDRE                                         r  cmd_parse_i0/arg_list_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.067 r  cmd_parse_i0/arg_list_reg[3]/Q
                         net (fo=16, routed)          0.208     2.275    cmd_parse_i0/data1[7]
    SLICE_X43Y120        FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.061     2.027    cmd_parse_i0/clk_rx
    SLICE_X43Y120        FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[7]/C
                         clock pessimism              0.142     2.168    
    SLICE_X43Y120        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.224    cmd_parse_i0/nsamp_clk_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/current_command_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      0.888ns (routing 0.320ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.354ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         0.888     2.029    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X44Y119        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.078 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=34, routed)          0.151     2.229    cmd_parse_i0/rx_data[1]
    SLICE_X45Y117        FDRE                                         r  cmd_parse_i0/current_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.057     2.023    cmd_parse_i0/clk_rx
    SLICE_X45Y117        FDRE                                         r  cmd_parse_i0/current_command_reg[1]/C
                         clock pessimism              0.099     2.122    
    SLICE_X45Y117        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.178    cmd_parse_i0/current_command_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E2/WRCLK      n/a            1.709         5.000       3.290      RAMB18_X6Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.290      RAMB18_X6Y48     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         5.000       3.621      BUFGCE_X0Y26     clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X42Y115    clkx_pre_i0/bus_new_cnt_src_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X42Y115    clkx_pre_i0/bus_new_stretch_src_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X44Y114    clkx_pre_i0/bus_samp_src_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X44Y110    clkx_pre_i0/bus_samp_src_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X44Y110    clkx_pre_i0/bus_samp_src_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X44Y115    clkx_pre_i0/bus_samp_src_reg[12]/C
Low Pulse Width   Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y48     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y48     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X45Y120    cmd_parse_i0/arg_list_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X46Y119    cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X46Y119    cmd_parse_i0/cmd_samp_ram_din_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X47Y117    cmd_parse_i0/current_command_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X47Y117    cmd_parse_i0/current_command_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X47Y117    cmd_parse_i0/current_command_reg[7]/C
High Pulse Width  Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y48     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y48     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y46     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X42Y115    clkx_pre_i0/bus_new_cnt_src_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X42Y115    clkx_pre_i0/bus_new_stretch_src_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X44Y114    clkx_pre_i0/bus_samp_src_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X44Y114    clkx_pre_i0/bus_samp_src_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X44Y110    clkx_pre_i0/bus_samp_src_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X44Y110    clkx_pre_i0/bus_samp_src_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/DAC_clr_n_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.114ns (2.762%)  route 4.013ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.619 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.836ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         4.013     8.494    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.490     9.619    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/C
                         clock pessimism             -0.144     9.476    
                         clock uncertainty           -0.071     9.405    
    BITSLICE_RX_TX_X0Y243
                         FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.663     8.742    dac_spi_i0/DAC_clr_n_o_reg
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/DAC_cs_n_o_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.114ns (2.795%)  route 3.964ns (97.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 9.626 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.497ns (routing 0.836ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.964     8.445    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.497     9.626    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/C
                         clock pessimism             -0.144     9.483    
                         clock uncertainty           -0.071     9.412    
    BITSLICE_RX_TX_X0Y242
                         FDSE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_S)
                                                     -0.585     8.827    dac_spi_i0/DAC_cs_n_o_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/spi_mosi_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.114ns (2.856%)  route 3.878ns (97.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.614 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.878     8.359    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.485     9.614    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
                         clock pessimism             -0.144     9.471    
                         clock uncertainty           -0.071     9.400    
    BITSLICE_RX_TX_X0Y240
                         FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.655     8.745    dac_spi_i0/spi_mosi_o_reg
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/txd_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.114ns (3.136%)  route 3.521ns (96.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 9.402 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.273ns (routing 0.836ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.521     8.002    lb_ctl_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.273     9.402    lb_ctl_i0/clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/C
                         clock pessimism             -0.144     9.259    
                         clock uncertainty           -0.071     9.188    
    BITSLICE_RX_TX_X1Y54 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.577     8.611    lb_ctl_i0/txd_o_reg
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.114ns (3.202%)  route 3.446ns (96.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 9.377 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.836ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.446     7.927    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.248     9.377    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_out_reg[0]/C
                         clock pessimism             -0.144     9.234    
                         clock uncertainty           -0.071     9.163    
    BITSLICE_RX_TX_X1Y46 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.560     8.603    samp_gen_i0/led_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.114ns (3.347%)  route 3.292ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.411 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.836ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.292     7.773    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.282     9.411    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_out_reg[1]/C
                         clock pessimism             -0.144     9.268    
                         clock uncertainty           -0.071     9.197    
    BITSLICE_RX_TX_X1Y64 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.641     8.556    samp_gen_i0/led_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.114ns (3.459%)  route 3.182ns (96.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 9.419 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.290ns (routing 0.836ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.182     7.663    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.290     9.419    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_out_reg[7]/C
                         clock pessimism             -0.144     9.276    
                         clock uncertainty           -0.071     9.205    
    BITSLICE_RX_TX_X1Y89 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.715     8.490    samp_gen_i0/led_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.114ns (3.446%)  route 3.194ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 9.413 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.284ns (routing 0.836ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.194     7.675    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.284     9.413    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_out_reg[6]/C
                         clock pessimism             -0.144     9.270    
                         clock uncertainty           -0.071     9.199    
    BITSLICE_RX_TX_X1Y88 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.607     8.592    samp_gen_i0/led_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.114ns (3.450%)  route 3.190ns (96.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.370 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.836ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.190     7.671    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.241     9.370    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
                         clock pessimism             -0.144     9.227    
                         clock uncertainty           -0.071     9.156    
    BITSLICE_RX_TX_X1Y92 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.534     8.622    samp_gen_i0/led_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.114ns (3.532%)  route 3.114ns (96.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 9.376 - 5.161 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 0.909ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.836ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.615     4.367    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X21Y129        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.481 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=127, routed)         3.114     7.595    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.247     9.376    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_out_reg[4]/C
                         clock pessimism             -0.144     9.233    
                         clock uncertainty           -0.071     9.162    
    BITSLICE_RX_TX_X1Y91 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.581     8.581    samp_gen_i0/led_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      1.281ns (routing 0.435ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.483ns, distribution 1.009ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.281   539.143    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X58Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049   539.192 r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=3, routed)           0.033   539.225    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X58Y116        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015   539.240 r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.012   539.252    uart_tx_i0/uart_tx_ctl_i0/p_0_in[2]
    SLICE_X58Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.492   539.178    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X58Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism             -0.030   539.148    
    SLICE_X58Y116        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056   539.204    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       -539.204    
                         arrival time                         539.252    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      1.117ns (routing 0.435ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.483ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.117     2.258    clkx_pre_i0/clk_dst
    SLICE_X44Y115        FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.307 r  clkx_pre_i0/bus_dst_reg[7]/Q
                         net (fo=1, routed)           0.071     2.378    clk_gen_i0/clk_div_i0/prescale_clk_tx[7]
    SLICE_X44Y113        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     2.393 r  clk_gen_i0/clk_div_i0/internal_counter[7]_i_1/O
                         net (fo=1, routed)           0.012     2.405    clk_gen_i0/clk_div_i0/internal_counter[7]
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.303     2.269    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[7]/C
                         clock pessimism              0.032     2.301    
    SLICE_X44Y113        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.357    clk_gen_i0/clk_div_i0/internal_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/internal_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.116ns (routing 0.435ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.483ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.116     2.257    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.306 r  clk_gen_i0/clk_div_i0/internal_counter_reg[11]/Q
                         net (fo=4, routed)           0.035     2.341    clk_gen_i0/clk_div_i0/internal_counter_reg_n_0_[11]
    SLICE_X44Y111        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     2.356 r  clk_gen_i0/clk_div_i0/internal_counter[11]_i_1/O
                         net (fo=1, routed)           0.015     2.371    clk_gen_i0/clk_div_i0/internal_counter[11]
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.302     2.268    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[11]/C
                         clock pessimism             -0.005     2.262    
    SLICE_X44Y111        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.318    clk_gen_i0/clk_div_i0/internal_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/internal_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.116ns (routing 0.435ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.483ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.116     2.257    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.306 r  clk_gen_i0/clk_div_i0/internal_counter_reg[13]/Q
                         net (fo=2, routed)           0.035     2.341    clk_gen_i0/clk_div_i0/internal_counter_reg_n_0_[13]
    SLICE_X44Y111        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     2.356 r  clk_gen_i0/clk_div_i0/internal_counter[13]_i_1/O
                         net (fo=1, routed)           0.016     2.372    clk_gen_i0/clk_div_i0/internal_counter[13]
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.302     2.268    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y111        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[13]/C
                         clock pessimism             -0.005     2.262    
    SLICE_X44Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.318    clk_gen_i0/clk_div_i0/internal_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      1.280ns (routing 0.435ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.483ns, distribution 1.008ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.280   539.142    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X59Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049   539.191 r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/Q
                         net (fo=2, routed)           0.036   539.227    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg_n_0
    SLICE_X59Y116        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015   539.242 r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1/O
                         net (fo=1, routed)           0.016   539.258    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1_n_0
    SLICE_X59Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.491   539.177    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X59Y116        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                         clock pessimism             -0.030   539.147    
    SLICE_X59Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056   539.203    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg
  -------------------------------------------------------------------
                         required time                       -539.203    
                         arrival time                         539.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/internal_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.115ns (routing 0.435ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.483ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.115     2.256    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.304 r  clk_gen_i0/clk_div_i0/internal_counter_reg[5]/Q
                         net (fo=6, routed)           0.039     2.343    clk_gen_i0/clk_div_i0/internal_counter_reg_n_0_[5]
    SLICE_X44Y113        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.358 r  clk_gen_i0/clk_div_i0/internal_counter[5]_i_1/O
                         net (fo=1, routed)           0.016     2.374    clk_gen_i0/clk_div_i0/internal_counter[5]
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.300     2.266    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[5]/C
                         clock pessimism             -0.005     2.260    
    SLICE_X44Y113        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.316    clk_gen_i0/clk_div_i0/internal_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      1.281ns (routing 0.435ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.483ns, distribution 1.009ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.281   539.143    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X58Y115        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049   539.192 r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/Q
                         net (fo=2, routed)           0.038   539.230    uart_tx_i0/uart_tx_ctl_i0/txd_tx
    SLICE_X58Y115        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016   539.246 r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.016   539.262    uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1_n_0
    SLICE_X58Y115        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.492   539.178    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X58Y115        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism             -0.030   539.148    
    SLICE_X58Y115        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056   539.204    uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                       -539.204    
                         arrival time                         539.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.117ns (routing 0.435ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.483ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.117     2.258    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.307 r  clk_gen_i0/clk_div_i0/internal_counter_reg[0]/Q
                         net (fo=6, routed)           0.040     2.347    clk_gen_i0/clk_div_i0/internal_counter_reg_n_0_[0]
    SLICE_X44Y113        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     2.362 r  clk_gen_i0/clk_div_i0/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.016     2.378    clk_gen_i0/clk_div_i0/internal_counter[2]
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.303     2.269    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X44Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[2]/C
                         clock pessimism             -0.005     2.263    
    SLICE_X44Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.319    clk_gen_i0/clk_div_i0/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.065ns (54.167%)  route 0.055ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.277ns (routing 0.435ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.483ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.277     2.418    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.467 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/Q
                         net (fo=5, routed)           0.040     2.507    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[5]
    SLICE_X58Y114        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     2.523 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.015     2.538    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.484     2.450    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.026     2.423    
    SLICE_X58Y114        FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.479    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.276ns (routing 0.435ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.483ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.276     2.417    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.465 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/Q
                         net (fo=6, routed)           0.040     2.505    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[3]
    SLICE_X58Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     2.521 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.016     2.537    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[3]
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.482     2.448    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X58Y114        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.026     2.421    
    SLICE_X58Y114        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.477    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 2.580 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X0Y243  dac_spi_i0/DAC_clr_n_o_reg/C
Min Period        n/a     FDSE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X0Y242  dac_spi_i0/DAC_cs_n_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y89   samp_gen_i0/led_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X0Y240  dac_spi_i0/spi_mosi_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y94   samp_gen_i0/led_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y243  dac_spi_i0/DAC_clr_n_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y240  dac_spi_i0/spi_mosi_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_out_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y242  dac_spi_i0/DAC_cs_n_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y89   samp_gen_i0/led_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y243  dac_spi_i0/DAC_clr_n_o_reg/C
High Pulse Width  Slow    FDSE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y242  dac_spi_i0/DAC_cs_n_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y89   samp_gen_i0/led_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y240  dac_spi_i0/spi_mosi_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y94   samp_gen_i0/led_out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       82.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.552ns  (logic 0.116ns (21.014%)  route 0.436ns (78.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.966ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.890ns, distribution 1.102ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.231     5.181    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X43Y124        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.297 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.436     5.733    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
    SLICE_X43Y124        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AK17                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     2.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     3.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000     4.968    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.043 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.992     7.035    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X43Y124        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.144     7.180    
                         clock uncertainty           -0.071     7.109    
    SLICE_X43Y124        FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     7.169    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             160.197ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.747ns (14.751%)  route 4.317ns (85.249%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.543     8.780    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X47Y121        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072     8.852 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1/O
                         net (fo=2, routed)           1.411    10.263    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1_n_0
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y121        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060   170.460    samp_gen_i0/samp_gen_samp_ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        170.460    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                160.197    

Slack (MET) :             160.222ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.769ns (15.258%)  route 4.271ns (84.742%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.489     8.726    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X48Y122        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.094     8.820 r  samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1/O
                         net (fo=2, routed)           1.419    10.239    samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y122        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061   170.461    samp_gen_i0/samp_gen_samp_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        170.461    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                160.222    

Slack (MET) :             160.278ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.745ns (14.951%)  route 4.238ns (85.049%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.350     8.587    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X47Y121        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     8.657 r  samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1/O
                         net (fo=2, routed)           1.525    10.182    samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1_n_0
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y121        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060   170.460    samp_gen_i0/samp_gen_samp_ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        170.460    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                160.278    

Slack (MET) :             160.293ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.766ns (15.416%)  route 4.203ns (84.584%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.350     8.587    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X47Y121        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.091     8.678 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_1/O
                         net (fo=2, routed)           1.490    10.168    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_1_n_0
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y121        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061   170.461    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        170.461    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                160.293    

Slack (MET) :             160.374ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.768ns (15.718%)  route 4.118ns (84.282%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.571     8.808    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X47Y120        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     8.901 r  samp_gen_i0/samp_gen_samp_ram_addr[6]_i_1/O
                         net (fo=2, routed)           1.184    10.085    samp_gen_i0/samp_gen_samp_ram_addr[6]_i_1_n_0
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y121        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059   170.459    samp_gen_i0/samp_gen_samp_ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                        170.459    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                160.374    

Slack (MET) :             160.453ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.718ns (14.930%)  route 4.091ns (85.070%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.412     8.649    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X48Y119        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043     8.692 r  samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1/O
                         net (fo=2, routed)           1.316    10.008    samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1_n_0
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y121        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061   170.461    samp_gen_i0/samp_gen_samp_ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        170.461    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                160.453    

Slack (MET) :             160.464ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.812ns (16.931%)  route 3.984ns (83.069%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.499     8.736    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X48Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     8.873 r  samp_gen_i0/samp_gen_samp_ram_addr[3]_i_1/O
                         net (fo=2, routed)           1.122     9.995    samp_gen_i0/samp_gen_samp_ram_addr[3]_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y122        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059   170.459    samp_gen_i0/samp_gen_samp_ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        170.459    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                160.464    

Slack (MET) :             160.640ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.715ns (15.473%)  route 3.906ns (84.527%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.661     8.898    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X48Y122        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     8.938 r  samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1/O
                         net (fo=2, routed)           0.882     9.820    samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y122        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060   170.460    samp_gen_i0/samp_gen_samp_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        170.460    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                160.640    

Slack (MET) :             160.702ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.747ns (16.385%)  route 3.812ns (83.615%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 170.439 - 165.145 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.966ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.890ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.249     5.199    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.315 r  samp_gen_i0/internal_count_reg[1]/Q
                         net (fo=11, routed)          1.609     6.924    samp_gen_i0/internal_count[1]
    SLICE_X48Y122        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.219     7.143 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19/O
                         net (fo=2, routed)           0.297     7.440    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_19_n_0
    SLICE_X48Y120        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     7.559 f  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7/O
                         net (fo=1, routed)           0.457     8.016    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_7_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[5])
                                                      0.221     8.237 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.489     8.726    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X48Y122        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     8.798 r  samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1/O
                         net (fo=2, routed)           0.960     9.758    samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.251   170.439    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
                         clock pessimism              0.032   170.471    
                         clock uncertainty           -0.071   170.400    
    SLICE_X52Y122        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060   170.460    samp_gen_i0/samp_gen_samp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        170.460    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                160.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 samp_gen_i0/internal_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/internal_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.064ns (53.782%)  route 0.055ns (46.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.990ns (routing 0.463ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.513ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.990     2.615    samp_gen_i0/clk_samp
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.664 r  samp_gen_i0/internal_count_reg[8]/Q
                         net (fo=5, routed)           0.043     2.707    samp_gen_i0/internal_count[8]
    SLICE_X47Y121        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     2.722 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1/O
                         net (fo=2, routed)           0.012     2.734    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1_n_0
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.157     2.674    samp_gen_i0/clk_samp
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[8]/C
                         clock pessimism             -0.054     2.619    
    SLICE_X47Y121        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.675    samp_gen_i0/internal_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 samp_gen_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/internal_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.078ns (59.542%)  route 0.053ns (40.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      0.991ns (routing 0.463ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.513ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.991     2.616    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.664 r  samp_gen_i0/internal_count_reg[4]/Q
                         net (fo=6, routed)           0.039     2.703    samp_gen_i0/internal_count[4]
    SLICE_X48Y122        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.030     2.733 r  samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1/O
                         net (fo=2, routed)           0.014     2.747    samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1_n_0
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.159     2.676    samp_gen_i0/clk_samp
    SLICE_X48Y122        FDRE                                         r  samp_gen_i0/internal_count_reg[4]/C
                         clock pessimism             -0.055     2.620    
    SLICE_X48Y122        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.676    samp_gen_i0/internal_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/internal_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/internal_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.992ns (routing 0.463ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.513ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.992     2.617    samp_gen_i0/clk_samp
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.666 r  samp_gen_i0/internal_count_reg[10]/Q
                         net (fo=2, routed)           0.036     2.702    samp_gen_i0/internal_count[10]
    SLICE_X47Y121        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.038     2.740 r  samp_gen_i0/internal_count[10]_i_1/O
                         net (fo=1, routed)           0.011     2.751    samp_gen_i0/internal_count[10]_i_1_n_0
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.160     2.677    samp_gen_i0/clk_samp
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[10]/C
                         clock pessimism             -0.054     2.622    
    SLICE_X47Y121        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.678    samp_gen_i0/internal_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.572%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.985ns (routing 0.463ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.513ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.985     2.610    samp_gen_i0/clk_samp
    SLICE_X43Y126        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.659 f  samp_gen_i0/sub_sample_count_reg[0]/Q
                         net (fo=3, routed)           0.039     2.698    samp_gen_i0/sub_sample_count_reg__0[0]
    SLICE_X43Y126        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     2.738 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=1, routed)           0.012     2.750    samp_gen_i0/p_0_in[0]
    SLICE_X43Y126        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.148     2.665    samp_gen_i0/clk_samp
    SLICE_X43Y126        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[0]/C
                         clock pessimism             -0.049     2.615    
    SLICE_X43Y126        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.671    samp_gen_i0/sub_sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.988ns (routing 0.463ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.513ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.988     2.613    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.662 r  samp_gen_i0/sub_sample_count_reg[9]/Q
                         net (fo=2, routed)           0.049     2.711    samp_gen_i0/sub_sample_count_reg__0[9]
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.743 r  samp_gen_i0/sub_sample_count_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.010     2.753    samp_gen_i0/p_0_in[9]
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.155     2.672    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/C
                         clock pessimism             -0.053     2.618    
    SLICE_X43Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.674    samp_gen_i0/sub_sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.513ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.661 r  samp_gen_i0/sub_sample_count_reg[5]/Q
                         net (fo=2, routed)           0.053     2.714    samp_gen_i0/sub_sample_count_reg__0[5]
    SLICE_X43Y127        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     2.746 r  samp_gen_i0/sub_sample_count_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     2.756    samp_gen_i0/p_0_in[5]
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.154     2.671    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[5]/C
                         clock pessimism             -0.054     2.616    
    SLICE_X43Y127        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.672    samp_gen_i0/sub_sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.513ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.661 r  samp_gen_i0/sub_sample_count_reg[13]/Q
                         net (fo=2, routed)           0.053     2.714    samp_gen_i0/sub_sample_count_reg__0[13]
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     2.746 r  samp_gen_i0/sub_sample_count_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.010     2.756    samp_gen_i0/p_0_in[13]
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.153     2.670    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/C
                         clock pessimism             -0.053     2.616    
    SLICE_X43Y128        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.672    samp_gen_i0/sub_sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.988ns (routing 0.463ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.513ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.988     2.613    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.662 r  samp_gen_i0/sub_sample_count_reg[10]/Q
                         net (fo=2, routed)           0.053     2.715    samp_gen_i0/sub_sample_count_reg__0[10]
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     2.747 r  samp_gen_i0/sub_sample_count_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.013     2.760    samp_gen_i0/p_0_in[10]
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.155     2.672    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/C
                         clock pessimism             -0.053     2.618    
    SLICE_X43Y128        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.674    samp_gen_i0/sub_sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.988ns (routing 0.463ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.513ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.988     2.613    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.662 r  samp_gen_i0/sub_sample_count_reg[2]/Q
                         net (fo=2, routed)           0.053     2.715    samp_gen_i0/sub_sample_count_reg__0[2]
    SLICE_X43Y127        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     2.747 r  samp_gen_i0/sub_sample_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.013     2.760    samp_gen_i0/p_0_in[2]
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.156     2.673    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[2]/C
                         clock pessimism             -0.054     2.618    
    SLICE_X43Y127        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.674    samp_gen_i0/sub_sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.363%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.988ns (routing 0.463ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.513ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.988     2.613    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.662 r  samp_gen_i0/sub_sample_count_reg[12]/Q
                         net (fo=2, routed)           0.054     2.716    samp_gen_i0/sub_sample_count_reg__0[12]
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     2.748 r  samp_gen_i0/sub_sample_count_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.014     2.762    samp_gen_i0/p_0_in[12]
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.155     2.672    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/C
                         clock pessimism             -0.053     2.618    
    SLICE_X43Y128        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.674    samp_gen_i0/sub_sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.572 }
Period(ns):         165.145
Sources:            { clk_gen_i0/BUFGCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X43Y128  samp_gen_i0/sub_sample_count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.550         165.145     164.595    SLICE_X48Y122  samp_gen_i0/transfer_in_progress_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y125  samp_gen_i0/sample_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y126  samp_gen_i0/sub_sample_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         82.572      82.297     SLICE_X43Y127  samp_gen_i0/sub_sample_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_virtual
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.705ns (20.744%)  route 2.695ns (79.256%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 7.147 - 4.999 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.006ns (routing 0.320ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    K26                                               0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    rxBuf/I
    K26                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.683     1.683 r  rxBuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.725    rxBuf/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.747 r  rxBuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.653     4.400    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X49Y114        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     5.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     5.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     5.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     5.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     6.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     6.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         1.006     7.147    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X49Y114        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     7.147    
                         clock uncertainty           -0.180     6.967    
    SLICE_X49Y114        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.031     6.998    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                  2.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.632ns (15.794%)  route 3.372ns (84.206%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.265ns (routing 0.697ns, distribution 1.568ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K26                                               0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    rxBuf/I
    K26                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.600     1.100 r  rxBuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     1.159    rxBuf/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     1.191 r  rxBuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.313     4.504    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X49Y114        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=305, routed)         2.265     4.017    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X49Y114        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.017    
                         clock uncertainty            0.180     4.196    
    SLICE_X49Y114        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     4.302    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.899ns  (logic 0.307ns (34.149%)  route 0.592ns (65.851%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122                                     0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[9]/C
    SLICE_X45Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  cmd_parse_i0/nsamp_clk_rx_reg[9]/Q
                         net (fo=2, routed)           0.566     0.682    clkx_nsamp_i0/bus_src[9]
    SLICE_X45Y122        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     0.873 r  clkx_nsamp_i0/bus_dst[9]_i_2/O
                         net (fo=1, routed)           0.026     0.899    clkx_nsamp_i0/p_1_in[9]
    SLICE_X45Y122        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y122        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    clkx_nsamp_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.737ns  (logic 0.289ns (39.213%)  route 0.448ns (60.787%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115                                     0.000     0.000 r  clkx_pre_i0/bus_samp_src_reg[7]/C
    SLICE_X44Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  clkx_pre_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           0.425     0.541    clkx_pre_i0/bus_samp_src[7]
    SLICE_X44Y115        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.173     0.714 r  clkx_pre_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.023     0.737    clkx_pre_i0/p_1_in[7]
    SLICE_X44Y115        FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y115        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.712ns  (logic 0.294ns (41.292%)  route 0.418ns (58.708%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121                                     0.000     0.000 r  clkx_nsamp_i0/bus_samp_src_reg[3]/C
    SLICE_X45Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  clkx_nsamp_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           0.392     0.509    clkx_nsamp_i0/bus_samp_src[3]
    SLICE_X45Y121        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.177     0.686 r  clkx_nsamp_i0/bus_dst[3]_i_1/O
                         net (fo=1, routed)           0.026     0.712    clkx_nsamp_i0/p_1_in[3]
    SLICE_X45Y121        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y121        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    clkx_nsamp_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 cmd_parse_i0/pre_clk_rx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.710ns  (logic 0.246ns (34.648%)  route 0.464ns (65.352%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115                                     0.000     0.000 r  cmd_parse_i0/pre_clk_rx_reg[15]/C
    SLICE_X44Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/pre_clk_rx_reg[15]/Q
                         net (fo=2, routed)           0.438     0.552    clkx_pre_i0/bus_src[15]
    SLICE_X44Y115        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     0.684 r  clkx_pre_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.026     0.710    clkx_pre_i0/p_1_in[15]
    SLICE_X44Y115        FDRE                                         r  clkx_pre_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y115        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 cmd_parse_i0/spd_clk_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_spd_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.691ns  (logic 0.290ns (41.968%)  route 0.401ns (58.032%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122                                     0.000     0.000 r  cmd_parse_i0/spd_clk_rx_reg[4]/C
    SLICE_X43Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/spd_clk_rx_reg[4]/Q
                         net (fo=2, routed)           0.371     0.485    clkx_spd_i0/bus_src[4]
    SLICE_X43Y122        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     0.661 r  clkx_spd_i0/bus_dst[4]_i_1/O
                         net (fo=1, routed)           0.030     0.691    clkx_spd_i0/p_1_in[4]
    SLICE_X43Y122        FDRE                                         r  clkx_spd_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y122        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_spd_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 cmd_parse_i0/spd_clk_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_spd_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.668ns  (logic 0.305ns (45.659%)  route 0.363ns (54.341%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122                                     0.000     0.000 r  cmd_parse_i0/spd_clk_rx_reg[2]/C
    SLICE_X43Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/spd_clk_rx_reg[2]/Q
                         net (fo=2, routed)           0.336     0.450    clkx_spd_i0/bus_src[2]
    SLICE_X43Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     0.641 r  clkx_spd_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.027     0.668    clkx_spd_i0/p_1_in[2]
    SLICE_X43Y122        FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y122        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_spd_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 cmd_parse_i0/spd_clk_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_spd_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.667ns  (logic 0.187ns (28.036%)  route 0.480ns (71.964%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124                                     0.000     0.000 r  cmd_parse_i0/spd_clk_rx_reg[9]/C
    SLICE_X44Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  cmd_parse_i0/spd_clk_rx_reg[9]/Q
                         net (fo=2, routed)           0.457     0.573    clkx_spd_i0/bus_src[9]
    SLICE_X44Y124        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     0.644 r  clkx_spd_i0/bus_dst[9]_i_1/O
                         net (fo=1, routed)           0.023     0.667    clkx_spd_i0/p_1_in[9]
    SLICE_X44Y124        FDRE                                         r  clkx_spd_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y124        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_spd_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_spd_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.659ns  (logic 0.305ns (46.282%)  route 0.354ns (53.718%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122                                     0.000     0.000 r  clkx_spd_i0/bus_samp_src_reg[1]/C
    SLICE_X42Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  clkx_spd_i0/bus_samp_src_reg[1]/Q
                         net (fo=1, routed)           0.327     0.441    clkx_spd_i0/bus_samp_src[1]
    SLICE_X42Y122        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     0.632 r  clkx_spd_i0/bus_dst[1]_i_1/O
                         net (fo=1, routed)           0.027     0.659    clkx_spd_i0/p_1_in[1]
    SLICE_X42Y122        FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X42Y122        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_spd_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.657ns  (logic 0.190ns (28.919%)  route 0.467ns (71.081%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120                                     0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[8]/C
    SLICE_X43Y120        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  cmd_parse_i0/nsamp_clk_rx_reg[8]/Q
                         net (fo=2, routed)           0.437     0.555    clkx_nsamp_i0/bus_src[8]
    SLICE_X43Y120        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072     0.627 r  clkx_nsamp_i0/bus_dst[8]_i_1/O
                         net (fo=1, routed)           0.030     0.657    clkx_nsamp_i0/p_1_in[8]
    SLICE_X43Y120        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y120        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_nsamp_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.648ns  (logic 0.291ns (44.907%)  route 0.357ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122                                     0.000     0.000 r  clkx_nsamp_i0/bus_samp_src_reg[4]/C
    SLICE_X45Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  clkx_nsamp_i0/bus_samp_src_reg[4]/Q
                         net (fo=1, routed)           0.330     0.444    clkx_nsamp_i0/bus_samp_src[4]
    SLICE_X45Y122        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     0.621 r  clkx_nsamp_i0/bus_dst[4]_i_1/O
                         net (fo=1, routed)           0.027     0.648    clkx_nsamp_i0/p_1_in[4]
    SLICE_X45Y122        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y122        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_nsamp_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  4.411    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.400ns (27.285%)  route 1.066ns (72.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 9.390 - 5.161 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.966ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.231     5.181    samp_gen_i0/clk_samp
    SLICE_X47Y125        FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.295 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=7, routed)           0.498     5.793    dac_spi_i0/samp_val
    SLICE_X48Y131        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.947 r  dac_spi_i0/bit_cnt[4]_i_3/O
                         net (fo=2, routed)           0.193     6.140    dac_spi_i0/bit_cnt[4]_i_3_n_0
    SLICE_X48Y131        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     6.272 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.375     6.647    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.261     9.390    dac_spi_i0/clk_tx
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.206     9.185    
                         clock uncertainty           -0.071     9.114    
    SLICE_X48Y131        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.174    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.114ns (16.356%)  route 0.583ns (83.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.577 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/Q
                         net (fo=1, routed)           0.583     6.160    samp_ram_i0/addrb[8]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.481     8.916    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.117ns (17.105%)  route 0.567ns (82.895%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.580 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/Q
                         net (fo=1, routed)           0.567     6.147    samp_ram_i0/addrb[7]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.468     8.929    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.118ns (17.201%)  route 0.568ns (82.799%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     5.581 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/Q
                         net (fo=1, routed)           0.568     6.149    samp_ram_i0/addrb[9]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.460     8.937    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.577 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/Q
                         net (fo=1, routed)           0.417     5.994    samp_ram_i0/addrb[0]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.609     8.788    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.249ns (21.900%)  route 0.888ns (78.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 9.390 - 5.161 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.966ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.231     5.181    samp_gen_i0/clk_samp
    SLICE_X47Y125        FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.295 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=7, routed)           0.498     5.793    dac_spi_i0/samp_val
    SLICE_X48Y131        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     5.928 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.390     6.318    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.261     9.390    dac_spi_i0/clk_tx
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.206     9.185    
                         clock uncertainty           -0.071     9.114    
    SLICE_X48Y131        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     9.173    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.114ns (18.447%)  route 0.504ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     5.577 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/Q
                         net (fo=1, routed)           0.504     6.081    samp_ram_i0/addrb[6]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.459     8.938    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.117ns (18.780%)  route 0.506ns (81.220%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 9.673 - 5.161 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.966ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.836ns, distribution 1.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.513     5.463    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.580 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/Q
                         net (fo=1, routed)           0.506     6.086    samp_ram_i0/addrb[4]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     9.673    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.206     9.468    
                         clock uncertainty           -0.071     9.397    
    RAMB18_X6Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.444     8.953    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.306ns (30.417%)  route 0.700ns (69.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 9.390 - 5.161 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.966ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.231     5.181    samp_gen_i0/clk_samp
    SLICE_X47Y125        FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.295 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=7, routed)           0.415     5.710    dac_spi_i0/samp_val
    SLICE_X48Y131        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     5.902 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.285     6.187    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.261     9.390    dac_spi_i0/clk_tx
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.206     9.185    
                         clock uncertainty           -0.071     9.114    
    SLICE_X48Y131        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     9.067    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.306ns (30.417%)  route 0.700ns (69.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 9.390 - 5.161 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.966ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.231     5.181    samp_gen_i0/clk_samp
    SLICE_X47Y125        FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.295 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=7, routed)           0.415     5.710    dac_spi_i0/samp_val
    SLICE_X48Y131        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     5.902 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.285     6.187    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.261     9.390    dac_spi_i0/clk_tx
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.206     9.185    
                         clock uncertainty           -0.071     9.114    
    SLICE_X48Y131        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     9.067    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  2.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.128ns (routing 0.463ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.128     2.753    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.802 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/Q
                         net (fo=1, routed)           0.215     3.017    samp_ram_i0/addrb[0]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.048ns (18.045%)  route 0.218ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.127ns (routing 0.463ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.127     2.752    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.800 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/Q
                         net (fo=1, routed)           0.218     3.018    samp_ram_i0/addrb[2]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.049ns (16.610%)  route 0.246ns (83.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.127ns (routing 0.463ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.127     2.752    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.801 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/Q
                         net (fo=1, routed)           0.246     3.047    samp_ram_i0/addrb[3]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.094ns (31.229%)  route 0.207ns (68.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      0.985ns (routing 0.463ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.483ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          0.985     2.610    samp_gen_i0/clk_samp
    SLICE_X47Y125        FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.659 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=7, routed)           0.193     2.852    dac_spi_i0/samp_val
    SLICE_X48Y131        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.045     2.897 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.014     2.911    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.290     2.256    dac_spi_i0/clk_tx
    SLICE_X48Y131        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.169     2.425    
    SLICE_X48Y131        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.481    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.048ns (16.000%)  route 0.252ns (84.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.128ns (routing 0.463ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.128     2.753    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.801 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/Q
                         net (fo=1, routed)           0.252     3.053    samp_ram_i0/addrb[5]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.049ns (16.225%)  route 0.253ns (83.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.127ns (routing 0.463ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.127     2.752    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.801 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/Q
                         net (fo=1, routed)           0.253     3.054    samp_ram_i0/addrb[1]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.127ns (routing 0.463ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.127     2.752    samp_gen_i0/clk_samp
    SLICE_X52Y122        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.800 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/Q
                         net (fo=1, routed)           0.255     3.055    samp_ram_i0/addrb[4]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.049ns (16.066%)  route 0.256ns (83.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.128ns (routing 0.463ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.128     2.753    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.802 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/Q
                         net (fo=1, routed)           0.256     3.058    samp_ram_i0/addrb[6]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.048ns (14.502%)  route 0.283ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.140ns (routing 0.463ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.483ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.140     2.765    samp_gen_i0/clk_samp
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.813 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.283     3.096    samp_gen_i0/led_clk_samp[7]
    SLICE_X51Y102        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.437     2.403    samp_gen_i0/clk_tx
    SLICE_X51Y102        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.169     2.572    
    SLICE_X51Y102        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.628    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.048ns (14.286%)  route 0.288ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.128ns (routing 0.463ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.483ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.128     2.753    samp_gen_i0/clk_samp
    SLICE_X52Y121        FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.801 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/Q
                         net (fo=1, routed)           0.288     3.089    samp_ram_i0/addrb[7]
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.506     2.472    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.169     2.641    
    RAMB18_X6Y48         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.023     2.618    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_virtual
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.597ns (16.392%)  route 3.044ns (83.608%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 7.417 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.115ns (routing 0.435ns, distribution 0.680ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AN16                                              0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    lbBuf/I
    AN16                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.597     1.597 r  lbBuf/INBUF_INST/O
                         net (fo=1, routed)           0.047     1.644    lbBuf/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.644 r  lbBuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.997     4.641    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X43Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     5.406 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     5.434    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     5.839    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     6.109 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     6.275    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     6.302 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.115     7.417    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X43Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     7.417    
                         clock uncertainty           -0.180     7.237    
    SLICE_X43Y66         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.031     7.268    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.473ns (11.131%)  route 3.779ns (88.869%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.523ns (routing 0.909ns, distribution 1.614ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AN16                                              0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    lbBuf/I
    AN16                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.473     0.973 r  lbBuf/INBUF_INST/O
                         net (fo=1, routed)           0.050     1.023    lbBuf/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.023 r  lbBuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.729     4.752    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X43Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.523     4.275    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X43Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.275    
                         clock uncertainty            0.180     4.455    
    SLICE_X43Y66         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     4.564    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.496ns  (logic 0.714ns (15.881%)  route 3.782ns (84.119%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.903   168.774    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y128        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.774    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.496ns  (logic 0.714ns (15.881%)  route 3.782ns (84.119%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.903   168.774    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y128        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.774    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.496ns  (logic 0.714ns (15.881%)  route 3.782ns (84.119%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.903   168.774    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y128        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.774    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.496ns  (logic 0.714ns (15.881%)  route 3.782ns (84.119%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.903   168.774    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y128        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.774    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.490ns  (logic 0.714ns (15.902%)  route 3.776ns (84.098%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 170.185 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.890ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.897   168.768    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.997   170.185    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/C
                         clock pessimism             -0.204   169.981    
                         clock uncertainty           -0.071   169.910    
    SLICE_X43Y128        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083   169.827    samp_gen_i0/sub_sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.768    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.490ns  (logic 0.714ns (15.902%)  route 3.776ns (84.098%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 170.185 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.890ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.897   168.768    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.997   170.185    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[14]/C
                         clock pessimism             -0.204   169.981    
                         clock uncertainty           -0.071   169.910    
    SLICE_X43Y128        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083   169.827    samp_gen_i0/sub_sample_count_reg[14]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.768    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.490ns  (logic 0.714ns (15.902%)  route 3.776ns (84.098%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 170.185 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.890ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.897   168.768    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.997   170.185    samp_gen_i0/clk_samp
    SLICE_X43Y128        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[15]/C
                         clock pessimism             -0.204   169.981    
                         clock uncertainty           -0.071   169.910    
    SLICE_X43Y128        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083   169.827    samp_gen_i0/sub_sample_count_reg[15]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.768    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.433ns  (logic 0.714ns (16.106%)  route 3.719ns (83.894%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.840   168.711    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[1]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y127        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.711    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.433ns  (logic 0.714ns (16.106%)  route 3.719ns (83.894%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.840   168.711    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[2]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y127        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.711    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        4.433ns  (logic 0.714ns (16.106%)  route 3.719ns (83.894%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 170.186 - 165.145 ) 
    Source Clock Delay      (SCD):    4.294ns = ( 164.278 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.542ns (routing 0.909ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.890ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.542   164.278    clkx_spd_i0/clk_dst
    SLICE_X44Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114   164.392 r  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=3, routed)           0.675   165.067    samp_gen_i0/spd_clk_tx[3]
    SLICE_X43Y122        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176   165.243 r  samp_gen_i0/sample_enable_i_9/O
                         net (fo=5, routed)           0.390   165.633    samp_gen_i0/sample_enable_i_9_n_0
    SLICE_X43Y124        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040   165.673 r  samp_gen_i0/sample_enable_i_11/O
                         net (fo=4, routed)           0.653   166.326    samp_gen_i0/sample_enable_i_11_n_0
    SLICE_X43Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135   166.461 r  samp_gen_i0/sample_enable_i_6/O
                         net (fo=1, routed)           0.526   166.987    samp_gen_i0/sample_enable_i_6_n_0
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073   167.060 r  samp_gen_i0/sample_enable_i_2/O
                         net (fo=2, routed)           0.635   167.695    samp_gen_i0/sample_enable_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176   167.871 r  samp_gen_i0/sub_sample_count[15]_i_1/O
                         net (fo=16, routed)          0.840   168.711    samp_gen_i0/sub_sample_count[15]_i_1_n_0
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.998   170.186    samp_gen_i0/clk_samp
    SLICE_X43Y127        FDRE                                         r  samp_gen_i0/sub_sample_count_reg[3]/C
                         clock pessimism             -0.204   169.982    
                         clock uncertainty           -0.071   169.911    
    SLICE_X43Y127        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   169.827    samp_gen_i0/sub_sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                        169.827    
                         arrival time                        -168.711    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/sample_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.229ns (17.296%)  route 1.095ns (82.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.261ns (routing 0.836ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.966ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.261     4.229    clkx_spd_i0/clk_dst
    SLICE_X43Y121        FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     4.333 r  clkx_spd_i0/bus_dst_reg[15]/Q
                         net (fo=2, routed)           1.066     5.399    samp_gen_i0/spd_clk_tx[15]
    SLICE_X43Y125        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.125     5.524 r  samp_gen_i0/sample_enable_i_1/O
                         net (fo=1, routed)           0.029     5.553    samp_gen_i0/sample_enable_i_1_n_0
    SLICE_X43Y125        FDRE                                         r  samp_gen_i0/sample_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.234     5.184    samp_gen_i0/clk_samp
    SLICE_X43Y125        FDRE                                         r  samp_gen_i0/sample_enable_reg/C
                         clock pessimism              0.206     5.390    
    SLICE_X43Y125        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.107     5.497    samp_gen_i0/sample_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.553    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.595ns (44.469%)  route 0.743ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.966ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.595     5.107 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[15]
                         net (fo=2, routed)           0.743     5.850    samp_gen_i0/samp_gen_samp_ram_dout[15]
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.529     5.479    samp_gen_i0/clk_samp
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
                         clock pessimism              0.206     5.685    
    SLICE_X55Y121        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     5.791    samp_gen_i0/led_clk_samp_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.850    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.615ns (45.589%)  route 0.734ns (54.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.522ns (routing 0.966ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.615     5.127 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[10]
                         net (fo=2, routed)           0.734     5.861    samp_gen_i0/samp_gen_samp_ram_dout[10]
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.522     5.472    samp_gen_i0/clk_samp
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
                         clock pessimism              0.206     5.678    
    SLICE_X53Y120        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.108     5.786    samp_gen_i0/led_clk_samp_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           5.861    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.602ns (44.297%)  route 0.757ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.966ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.602     5.114 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[13]
                         net (fo=2, routed)           0.757     5.871    samp_gen_i0/samp_gen_samp_ram_dout[13]
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.529     5.479    samp_gen_i0/clk_samp
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
                         clock pessimism              0.206     5.685    
    SLICE_X55Y121        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     5.791    samp_gen_i0/led_clk_samp_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.871    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.612ns (44.868%)  route 0.752ns (55.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.522ns (routing 0.966ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.612     5.124 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[11]
                         net (fo=2, routed)           0.752     5.876    samp_gen_i0/samp_gen_samp_ram_dout[11]
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.522     5.472    samp_gen_i0/clk_samp
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
                         clock pessimism              0.206     5.678    
    SLICE_X53Y120        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     5.784    samp_gen_i0/led_clk_samp_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.784    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.596ns (42.816%)  route 0.796ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.966ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.596     5.108 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[14]
                         net (fo=2, routed)           0.796     5.904    samp_gen_i0/samp_gen_samp_ram_dout[14]
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.529     5.479    samp_gen_i0/clk_samp
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
                         clock pessimism              0.206     5.685    
    SLICE_X55Y121        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.108     5.793    samp_gen_i0/led_clk_samp_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.904    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.614ns (44.204%)  route 0.775ns (55.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.522ns (routing 0.966ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.614     5.126 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[9]
                         net (fo=2, routed)           0.775     5.901    samp_gen_i0/samp_gen_samp_ram_dout[9]
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.522     5.472    samp_gen_i0/clk_samp
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
                         clock pessimism              0.206     5.678    
    SLICE_X53Y120        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     5.784    samp_gen_i0/led_clk_samp_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.784    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.355ns (25.071%)  route 1.061ns (74.929%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.256ns (routing 0.836ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.966ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.256     4.224    clkx_nsamp_i0/clk_dst
    SLICE_X45Y122        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     4.328 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=3, routed)           0.618     4.946    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X48Y121        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     5.003 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000     5.003    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X48Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[5])
                                                      0.137     5.140 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3/CO[5]
                         net (fo=12, routed)          0.420     5.560    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_3_n_2
    SLICE_X47Y121        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.057     5.617 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1/O
                         net (fo=2, routed)           0.023     5.640    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1_n_0
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.245     5.195    samp_gen_i0/clk_samp
    SLICE_X47Y121        FDRE                                         r  samp_gen_i0/internal_count_reg[8]/C
                         clock pessimism              0.206     5.401    
    SLICE_X47Y121        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.108     5.509    samp_gen_i0/internal_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.509    
                         arrival time                           5.640    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.604ns (42.446%)  route 0.819ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.544ns (routing 0.836ns, distribution 1.708ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.966ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.544     4.512    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.604     5.116 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[12]
                         net (fo=2, routed)           0.819     5.935    samp_gen_i0/samp_gen_samp_ram_dout[12]
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          2.529     5.479    samp_gen_i0/clk_samp
    SLICE_X55Y121        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
                         clock pessimism              0.206     5.685    
    SLICE_X55Y121        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     5.794    samp_gen_i0/led_clk_samp_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.794    
                         arrival time                           5.935    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.308ns (37.791%)  route 0.507ns (62.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.270ns (routing 0.435ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.513ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.270     2.411    samp_ram_i0/clkb
    RAMB18_X6Y48         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y48         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.308     2.719 r  samp_ram_i0/mem_array_reg_bram_0/DOUTBDOUT[8]
                         net (fo=2, routed)           0.507     3.226    samp_gen_i0/samp_gen_samp_ram_dout[8]
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=52, routed)          1.317     2.834    samp_gen_i0/clk_samp
    SLICE_X53Y120        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
                         clock pessimism              0.169     3.003    
    SLICE_X53Y120        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     3.059    samp_gen_i0/led_clk_samp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 dac_spi_i0/DAC_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.881ns (79.234%)  route 0.231ns (20.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.483ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.586     2.552    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y243
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.375     2.927 r  dac_spi_i0/DAC_clr_n_o_reg/Q
                         net (fo=1, routed)           0.231     3.158    DAC_clr_n_o
    AB34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.506     3.664 r  DACclrBuf/O
                         net (fo=0)                   0.000     3.664    dac_clr_n_pin
    AB34                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  spiclkBuf/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.013     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.861ns (78.768%)  route 0.232ns (21.232%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.483ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.586     2.552    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y240
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.346     2.898 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.232     3.130    SPI_MOSI_o
    AA29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.515     3.645 r  spimosiBuf/O
                         net (fo=0)                   0.000     3.645    spi_mosi_pin
    AA29                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  spiclkBuf/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.014     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 dac_spi_i0/DAC_cs_n_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.828ns (77.310%)  route 0.243ns (22.690%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.483ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.588     2.554    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y242
                         FDSE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.330     2.884 r  dac_spi_i0/DAC_cs_n_o_reg/Q
                         net (fo=1, routed)           0.243     3.127    DAC_cs_n_o
    AA34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.498     3.625 r  DACcsBuf/O
                         net (fo=0)                   0.000     3.625    dac_cs_n_pin
    AA34                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  spiclkBuf/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.013     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                  1.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 dac_spi_i0/DAC_cs_n_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.484ns  (logic 1.167ns (78.644%)  route 0.317ns (21.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 9.626 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.836ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.497     9.626    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y242
                         FDSE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.519    10.145 r  dac_spi_i0/DAC_cs_n_o_reg/Q
                         net (fo=1, routed)           0.317    10.462    DAC_cs_n_o
    AA34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.648    11.111 r  DACcsBuf/O
                         net (fo=0)                   0.000    11.111    dac_cs_n_pin
    AA34                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  spiclkBuf/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.871    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.111    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.497ns  (logic 1.190ns (79.491%)  route 0.307ns (20.509%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.453ns = ( 9.614 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.485     9.614    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y240
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.525    10.139 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.307    10.446    SPI_MOSI_o
    AA29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.665    11.111 r  spimosiBuf/O
                         net (fo=0)                   0.000    11.111    spi_mosi_pin
    AA29                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  spiclkBuf/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.870    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.111    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 dac_spi_i0/DAC_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.533ns  (logic 1.221ns (79.644%)  route 0.312ns (20.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.458ns = ( 9.619 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.836ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.490     9.619    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y243
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.564    10.183 r  dac_spi_i0/DAC_clr_n_o_reg/Q
                         net (fo=1, routed)           0.312    10.495    DAC_clr_n_o
    AB34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.657    11.152 r  DACclrBuf/O
                         net (fo=0)                   0.000    11.152    dac_clr_n_pin
    AB34                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  spiclkBuf/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.871    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.152    
  -------------------------------------------------------------------
                         slack                                  1.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_tx_virtual

Setup :            9  Failing Endpoints,  Worst Slack       -2.900ns,  Total Violation      -25.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.900ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.922ns (84.042%)  route 0.365ns (15.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.592ns (routing 0.909ns, distribution 1.683ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.592     4.344    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y89 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.652     4.996 r  samp_gen_i0/led_out_reg[7]/Q
                         net (fo=1, routed)           0.365     5.361    led_out[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.270     6.631 r  mkLEDBuf[7].ledBuf/O
                         net (fo=0)                   0.000     6.631    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 -2.900    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.906ns (84.075%)  route 0.361ns (15.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.589ns (routing 0.909ns, distribution 1.680ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.589     4.341    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y88 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.628     4.969 r  samp_gen_i0/led_out_reg[6]/Q
                         net (fo=1, routed)           0.361     5.330    led_out[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.278     6.608 r  mkLEDBuf[6].ledBuf/O
                         net (fo=0)                   0.000     6.608    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.901ns (84.267%)  route 0.355ns (15.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.572ns (routing 0.909ns, distribution 1.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.572     4.324    lb_ctl_i0/clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y54 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.649     4.973 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.355     5.328    txd_o
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.252     6.580 r  txBuf/O
                         net (fo=0)                   0.000     6.580    txd_pin
    G25                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.862ns (83.128%)  route 0.378ns (16.872%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.585ns (routing 0.909ns, distribution 1.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.585     4.337    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y64 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.632     4.969 r  samp_gen_i0/led_out_reg[1]/Q
                         net (fo=1, routed)           0.378     5.347    led_out[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     6.577 r  mkLEDBuf[1].ledBuf/O
                         net (fo=0)                   0.000     6.577    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.897ns (83.752%)  route 0.368ns (16.248%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.547     4.299    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y46 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.643     4.942 r  samp_gen_i0/led_out_reg[0]/Q
                         net (fo=1, routed)           0.368     5.310    led_out[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     6.564 r  mkLEDBuf[0].ledBuf/O
                         net (fo=0)                   0.000     6.564    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.807ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.877ns (83.495%)  route 0.371ns (16.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.538ns (routing 0.909ns, distribution 1.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.538     4.290    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y92 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.658     4.948 r  samp_gen_i0/led_out_reg[5]/Q
                         net (fo=1, routed)           0.371     5.319    led_out[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.219     6.538 r  mkLEDBuf[5].ledBuf/O
                         net (fo=0)                   0.000     6.538    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 -2.807    

Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.860ns (83.972%)  route 0.355ns (16.028%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.547     4.299    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y93 FDRE                                         r  samp_gen_i0/led_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y93 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.649     4.948 r  samp_gen_i0/led_out_reg[2]/Q
                         net (fo=1, routed)           0.355     5.303    led_out[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.514 r  mkLEDBuf[2].ledBuf/O
                         net (fo=0)                   0.000     6.514    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                 -2.783    

Slack (VIOLATED) :        -2.775ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.838ns (83.165%)  route 0.372ns (16.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.545ns (routing 0.909ns, distribution 1.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.545     4.297    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y91 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.620     4.917 r  samp_gen_i0/led_out_reg[4]/Q
                         net (fo=1, routed)           0.372     5.289    led_out[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     6.507 r  mkLEDBuf[4].ledBuf/O
                         net (fo=0)                   0.000     6.507    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                 -2.775    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.837ns (83.387%)  route 0.366ns (16.613%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.545ns (routing 0.909ns, distribution 1.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         2.545     4.297    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y94 FDRE                                         r  samp_gen_i0/led_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y94 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.626     4.923 r  samp_gen_i0/led_out_reg[3]/Q
                         net (fo=1, routed)           0.366     5.289    led_out[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.500 r  mkLEDBuf[3].ledBuf/O
                         net (fo=0)                   0.000     6.500    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 -2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.813ns (83.300%)  route 0.163ns (16.700%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.131ns (routing 0.435ns, distribution 0.696ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.131     2.272    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y91 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.247     2.519 r  samp_gen_i0/led_out_reg[4]/Q
                         net (fo=1, routed)           0.163     2.682    led_out[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.566     3.248 r  mkLEDBuf[4].ledBuf/O
                         net (fo=0)                   0.000     3.248    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.577ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.828ns (83.799%)  route 0.160ns (16.201%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.128ns (routing 0.435ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.128     2.269    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y94 FDRE                                         r  samp_gen_i0/led_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y94 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.268     2.537 r  samp_gen_i0/led_out_reg[3]/Q
                         net (fo=1, routed)           0.160     2.697    led_out[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.560     3.257 r  mkLEDBuf[3].ledBuf/O
                         net (fo=0)                   0.000     3.257    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.838ns (84.312%)  route 0.156ns (15.688%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.129ns (routing 0.435ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.129     2.270    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y93 FDRE                                         r  samp_gen_i0/led_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y93 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     2.549 r  samp_gen_i0/led_out_reg[2]/Q
                         net (fo=1, routed)           0.156     2.705    led_out[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.559     3.265 r  mkLEDBuf[2].ledBuf/O
                         net (fo=0)                   0.000     3.265    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.590ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.839ns (83.735%)  route 0.163ns (16.265%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.126ns (routing 0.435ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.126     2.267    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y92 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.272     2.539 r  samp_gen_i0/led_out_reg[5]/Q
                         net (fo=1, routed)           0.163     2.702    led_out[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.567     3.270 r  mkLEDBuf[5].ledBuf/O
                         net (fo=0)                   0.000     3.270    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.638ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.855ns (83.817%)  route 0.165ns (16.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.157ns (routing 0.435ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.157     2.298    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y64 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.276     2.574 r  samp_gen_i0/led_out_reg[1]/Q
                         net (fo=1, routed)           0.165     2.739    led_out[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.579     3.318 r  mkLEDBuf[1].ledBuf/O
                         net (fo=0)                   0.000     3.318    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.879ns (84.934%)  route 0.156ns (15.066%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.151ns (routing 0.435ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.151     2.292    lb_ctl_i0/clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y54 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     2.571 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.156     2.727    txd_o
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.600     3.328 r  txBuf/O
                         net (fo=0)                   0.000     3.328    txd_pin
    G25                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.657ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.877ns (84.246%)  route 0.164ns (15.754%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.154ns (routing 0.435ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.154     2.295    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y46 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.275     2.570 r  samp_gen_i0/led_out_reg[0]/Q
                         net (fo=1, routed)           0.164     2.734    led_out[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     3.336 r  mkLEDBuf[0].ledBuf/O
                         net (fo=0)                   0.000     3.336    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.657ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.881ns (84.787%)  route 0.158ns (15.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.157ns (routing 0.435ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.157     2.298    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y88 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.255     2.553 r  samp_gen_i0/led_out_reg[6]/Q
                         net (fo=1, routed)           0.158     2.711    led_out[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.626     3.337 r  mkLEDBuf[6].ledBuf/O
                         net (fo=0)                   0.000     3.337    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.667ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.882ns (84.566%)  route 0.161ns (15.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.162ns (routing 0.435ns, distribution 0.727ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=156, routed)         1.162     2.303    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y89 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.264     2.567 r  samp_gen_i0/led_out_reg[7]/Q
                         net (fo=1, routed)           0.161     2.728    led_out[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.618     3.347 r  mkLEDBuf[7].ledBuf/O
                         net (fo=0)                   0.000     3.347    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  3.667    





