{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490816558787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490816558793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 15:42:38 2017 " "Processing started: Wed Mar 29 15:42:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490816558793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816558793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battlship -c battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off battlship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816558793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490816559319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490816559319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576190 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "battleship.v(98) " "Verilog HDL Module Instantiation warning at battleship.v(98): ignored dangling comma in List of Port Connections" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1490816576192 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue battleship.v(177) " "Verilog HDL Declaration warning at battleship.v(177): \"continue\" is SystemVerilog-2005 keyword" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 177 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1490816576192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.v 5 5 " "Found 5 design units, including 5 entities, in source file battleship.v" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576193 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576193 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576193 ""} { "Info" "ISGN_ENTITY_NAME" "4 coordinateConverter " "Found entity 4: coordinateConverter" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576193 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleship " "Elaborating entity \"battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490816576265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 battleship.v(120) " "Verilog HDL assignment warning at battleship.v(120): truncated value with size 32 to match size of target (3)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576267 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 battleship.v(124) " "Verilog HDL assignment warning at battleship.v(124): truncated value with size 32 to match size of target (3)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576267 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 battleship.v(128) " "Verilog HDL assignment warning at battleship.v(128): truncated value with size 32 to match size of target (3)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576268 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 battleship.v(132) " "Verilog HDL assignment warning at battleship.v(132): truncated value with size 32 to match size of target (3)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576268 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 battleship.v(136) " "Verilog HDL assignment warning at battleship.v(136): truncated value with size 32 to match size of target (3)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576268 "|battleship"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "battleship.v" "VGA" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.mif " "Parameter \"INIT_FILE\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576326 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490816576326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uf1 " "Found entity 1: altsyncram_9uf1" {  } { { "db/altsyncram_9uf1.tdf" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/altsyncram_9uf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uf1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated " "Elaborating entity \"altsyncram_9uf1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9uf1.tdf" "decode2" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/altsyncram_9uf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9uf1.tdf" "rden_decode_b" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/altsyncram_9uf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490816576567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9uf1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9uf1.tdf" "mux3" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/db/altsyncram_9uf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490816576606 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490816576606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinateConverter coordinateConverter:c1 " "Elaborating entity \"coordinateConverter\" for hierarchy \"coordinateConverter:c1\"" {  } { { "battleship.v" "c1" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 battleship.v(315) " "Verilog HDL assignment warning at battleship.v(315): truncated value with size 32 to match size of target (7)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576612 "|battleship|coordinateConverter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 battleship.v(316) " "Verilog HDL assignment warning at battleship.v(316): truncated value with size 32 to match size of target (7)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576612 "|battleship|coordinateConverter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 battleship.v(317) " "Verilog HDL assignment warning at battleship.v(317): truncated value with size 32 to match size of target (8)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490816576612 "|battleship|coordinateConverter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:counters " "Elaborating entity \"control\" for hierarchy \"control:counters\"" {  } { { "battleship.v" "counters" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576620 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "battleship.v(252) " "Verilog HDL Case Statement warning at battleship.v(252): case item expression covers a value already covered by a previous case item" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 252 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1490816576621 "|battleship|control:counters"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "battleship.v(273) " "Verilog HDL Case Statement warning at battleship.v(273): incomplete case statement has no default case item" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1490816576621 "|battleship|control:counters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "battleship.v(273) " "Verilog HDL Case Statement information at battleship.v(273): all case item expressions in this case statement are onehot" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490816576621 "|battleship|control:counters"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bs battleship.v(263) " "Verilog HDL Always Construct warning at battleship.v(263): inferring latch(es) for variable \"bs\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490816576622 "|battleship|control:counters"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cru battleship.v(263) " "Verilog HDL Always Construct warning at battleship.v(263): inferring latch(es) for variable \"cru\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490816576622 "|battleship|control:counters"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub battleship.v(263) " "Verilog HDL Always Construct warning at battleship.v(263): inferring latch(es) for variable \"sub\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490816576622 "|battleship|control:counters"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "des battleship.v(263) " "Verilog HDL Always Construct warning at battleship.v(263): inferring latch(es) for variable \"des\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490816576622 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[0\] battleship.v(263) " "Inferred latch for \"des\[0\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[1\] battleship.v(263) " "Inferred latch for \"des\[1\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[2\] battleship.v(263) " "Inferred latch for \"des\[2\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[3\] battleship.v(263) " "Inferred latch for \"des\[3\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[4\] battleship.v(263) " "Inferred latch for \"des\[4\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[5\] battleship.v(263) " "Inferred latch for \"des\[5\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "des\[6\] battleship.v(263) " "Inferred latch for \"des\[6\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[0\] battleship.v(263) " "Inferred latch for \"sub\[0\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[1\] battleship.v(263) " "Inferred latch for \"sub\[1\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576624 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[2\] battleship.v(263) " "Inferred latch for \"sub\[2\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[3\] battleship.v(263) " "Inferred latch for \"sub\[3\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[4\] battleship.v(263) " "Inferred latch for \"sub\[4\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[5\] battleship.v(263) " "Inferred latch for \"sub\[5\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub\[6\] battleship.v(263) " "Inferred latch for \"sub\[6\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[0\] battleship.v(263) " "Inferred latch for \"cru\[0\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[1\] battleship.v(263) " "Inferred latch for \"cru\[1\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[2\] battleship.v(263) " "Inferred latch for \"cru\[2\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[3\] battleship.v(263) " "Inferred latch for \"cru\[3\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[4\] battleship.v(263) " "Inferred latch for \"cru\[4\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[5\] battleship.v(263) " "Inferred latch for \"cru\[5\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576625 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cru\[6\] battleship.v(263) " "Inferred latch for \"cru\[6\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[0\] battleship.v(263) " "Inferred latch for \"bs\[0\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[1\] battleship.v(263) " "Inferred latch for \"bs\[1\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[2\] battleship.v(263) " "Inferred latch for \"bs\[2\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[3\] battleship.v(263) " "Inferred latch for \"bs\[3\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[4\] battleship.v(263) " "Inferred latch for \"bs\[4\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[5\] battleship.v(263) " "Inferred latch for \"bs\[5\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bs\[6\] battleship.v(263) " "Inferred latch for \"bs\[6\]\" at battleship.v(263)" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816576626 "|battleship|control:counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c0 " "Elaborating entity \"counter\" for hierarchy \"counter:c0\"" {  } { { "battleship.v" "c0" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "battleship.v" "H0" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816576645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1490816577439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490816577524 "|battleship|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490816577524 "|battleship|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490816577524 "|battleship|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490816577524 "|battleship|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490816577524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490816577634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490816578240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490816578482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490816578482 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "battleship.v" "" { Text "C:/Users/Ricebucket/cscb58project/cscb58project/battleship.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490816578566 "|battleship|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490816578566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490816578567 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490816578567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490816578567 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1490816578567 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1490816578567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490816578567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490816578595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 15:42:58 2017 " "Processing ended: Wed Mar 29 15:42:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490816578595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490816578595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490816578595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490816578595 ""}
