Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec 15 15:11:28 2019
| Host         : WRP-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cache_controller_control_sets_placed.rpt
| Design       : cache_controller
| Device       : xc7k70t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  read_l2_reg_i_2_n_0      |               |                  |                1 |              1 |
|  load_ready_reg_i_1_n_0   |               |                  |                1 |              1 |
|  write_l1_reg_i_1_n_0     |               |                  |                1 |              1 |
|  write_l2_reg_i_2_n_0     |               |                  |                1 |              1 |
|  hit_reg_i_2_n_0          |               |                  |                1 |              2 |
|  nextstate_reg[2]_i_2_n_0 |               |                  |                1 |              3 |
|  clk_IBUF_BUFG            |               |                  |                2 |              6 |
+---------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
+--------+-----------------------+


