INFO: [VRFC 10-163] Analyzing VHDL file "D:/DIC/test_mult/test_mult.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim'
