--------------------------------------------------------------------------------
-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: L.68
--  \   \         Application: netgen
--  /   /         Filename: dv_gn_v3_0_7c22ce1d82d1f5f1.vhd
-- /___/   /\     Timestamp: Tue Jun 26 17:55:38 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl ./tmp/_cg/dv_gn_v3_0_7c22ce1d82d1f5f1.ngc ./tmp/_cg/dv_gn_v3_0_7c22ce1d82d1f5f1.vhd 
-- Device	: 5vlx20tff323-2
-- Input file	: ./tmp/_cg/dv_gn_v3_0_7c22ce1d82d1f5f1.ngc
-- Output file	: ./tmp/_cg/dv_gn_v3_0_7c22ce1d82d1f5f1.vhd
-- # of Entities	: 1
-- Design Name	: dv_gn_v3_0_7c22ce1d82d1f5f1
-- Xilinx	: /opt/Xilinx/11.1/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity dv_gn_v3_0_7c22ce1d82d1f5f1 is
  port (
    ce : in STD_LOGIC := 'X'; 
    rfd : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 13 downto 0 ) 
  );
end dv_gn_v3_0_7c22ce1d82d1f5f1;

architecture STRUCTURE of dv_gn_v3_0_7c22ce1d82d1f5f1 is
  signal NlwRenamedSig_OI_rfd : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2925 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2924 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2923 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2922 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2921 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2920 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2919 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2918 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2917 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2916 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2915 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2914 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2913 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2912 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2911 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2910 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2909 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2908 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2907 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2906 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2905 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2904 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2903 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2902 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2901 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2900 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2899 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2898 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0_2897 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1_2896 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2892 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_inv_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_184 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_143 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_105 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_102 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_divide_by_zero : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1_Q31_UNCONNECTED : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 13 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
begin
  rfd <= NlwRenamedSig_OI_rfd;
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2925
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2925
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2924
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2924
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2923
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0 : 
SRLC16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2923
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2922
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2922
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2921
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2921
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2920
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2920
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2919
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2919
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2918
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2918
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2917
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2917
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2916
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2916
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2915
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2915
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2914
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2914
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2913
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2913
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2912
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2912
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2911
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2911
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2910
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2910
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2909
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2909
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2908
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2908
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2907
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2907
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2906
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2906
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2905
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2905
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2904
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2904
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2903
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2903
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2902
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2902
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2901
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2901
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2900
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2900
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2899
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2899
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2898
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => ce,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2898
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0_2897
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0),
      CE => ce,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0_2897
,
      Q31 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_0_Q31_UNCONNECTED
,
      A(4) => NlwRenamedSig_OI_rfd,
      A(3) => NlwRenamedSig_OI_rfd,
      A(2) => BU2_divide_by_zero,
      A(1) => NlwRenamedSig_OI_rfd,
      A(0) => BU2_divide_by_zero
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1_2896
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1),
      CE => ce,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1_2896
,
      Q31 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_29_1_Q31_UNCONNECTED
,
      A(4) => NlwRenamedSig_OI_rfd,
      A(3) => NlwRenamedSig_OI_rfd,
      A(2) => BU2_divide_by_zero,
      A(1) => NlwRenamedSig_OI_rfd,
      A(0) => BU2_divide_by_zero
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_27_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_26_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_25_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_24_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_23_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_22_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_21_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_20_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_19_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_18_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_17_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_16_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_15_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_14_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_13_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_12_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_11_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_10_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_9_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_8_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_7_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_6_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_5_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_4_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_3_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_2_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_1_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2892
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => divisor(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_184
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_143
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dividend(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_102
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a61 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(27),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a51 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(26),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a51 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a41 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(25),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a41 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a31 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(24),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a31 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a161 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(23),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a151 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a151 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(22),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a141 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a141 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(21),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a131 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a131 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(20),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a121 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a121 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(19),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a111 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a111 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a101 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a101 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a91 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a91 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a81 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a21 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a21 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_105
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_inv_o1 : LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_inv_o
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(9),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(8),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(7),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(6),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a111 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(5),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(4),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(3),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a81 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(2),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(12),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(11),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(10),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor(1),
      I1 => divisor(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(9),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(8),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(7),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(6),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a111 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(5),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(4),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(3),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a81 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(2),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(12),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(11),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(10),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend(1),
      I1 => dividend(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_29(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => quotient(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => quotient(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => quotient(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => quotient(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => quotient(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => quotient(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => quotient(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => quotient(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => quotient(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => quotient(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => quotient(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => quotient(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => quotient(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => quotient(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2892,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2892,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_inv_o,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(27),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(26),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(25),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(25),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(24),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(24),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(23),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(23),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => BU2_divide_by_zero,
      S => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => divisor(13),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_184,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_184,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(0),
      Q => fractional(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1),
      Q => fractional(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2),
      Q => fractional(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3),
      Q => fractional(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4),
      Q => fractional(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5),
      Q => fractional(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6),
      Q => fractional(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7),
      Q => fractional(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8),
      Q => fractional(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9),
      Q => fractional(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10),
      Q => fractional(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11),
      Q => fractional(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12),
      Q => fractional(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13),
      Q => fractional(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_143,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_143,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_105,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => dividend(13),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_102,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_102,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => divisor(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => dividend(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_rfd
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_divide_by_zero
    );

end STRUCTURE;

-- synthesis translate_on
