<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=2810" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-12-21T23:10:57-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=2810</id>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-12-21T23:10:57-07:00</updated>
<published>2006-12-21T23:10:57-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20557#p20557</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20557#p20557"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20557#p20557"><![CDATA[
i was thinking that at one point when coding my emu, but i was trying to minimize the catch up as is causes alot of cache misses.  also my emu is still work in progress, but thought that the interrupts could be determined in advance exactly.<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Thu Dec 21, 2006 11:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-12-21T22:11:34-07:00</updated>
<published>2006-12-21T22:11:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20556#p20556</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20556#p20556"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20556#p20556"><![CDATA[
tepples' "rough estimate" suggestion also has the advantage of leaving the cycle-critical stuff to the cycle-by-cycle emulation code, rather than to the prediction code. All the precise stuff is handled as it comes, rather than having to perfectly predict it in advance.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Thu Dec 21, 2006 10:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-12-21T20:34:46-07:00</updated>
<published>2006-12-21T20:34:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20555#p20555</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20555#p20555"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20555#p20555"><![CDATA[
I suggested 16 cycles because as I understand it, the longest CPU instruction takes 11 cycles (7-cycle instruction + 4-cycle DPCM DMA).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Dec 21, 2006 8:34 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-12-21T20:28:56-07:00</updated>
<published>2006-12-21T20:28:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20554#p20554</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20554#p20554"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20554#p20554"><![CDATA[
why run it till it gets close to the interrupt and then 16 cycles?  i thought that interrupts can be predicted exactly ?<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Thu Dec 21, 2006 8:28 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-12-21T17:14:18-07:00</updated>
<published>2006-12-21T17:14:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20551#p20551</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20551#p20551"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20551#p20551"><![CDATA[
A lot of interrupts (e.g. PPU vblank NMI, APU DMC IRQ, APU timer IRQ, and most mapper IRQs) can be predicted well in advance. Whenever the CPU core runs ahead of other devices on the bus, it asks the interrupt sources to estimate approximately how long the CPU can run before the next interrupt occurs. For the NTSC PPU's NMI, this is (262 - scanlinesSinceVblank - 1) * 341 / 3. Then it takes the minimum of all those and runs the CPU for that long or until the next I/O write. Once the number of cycles left gets below about 16, run everything cycle-by-cycle.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Dec 21, 2006 5:14 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[WedNESday]]></name></author>
<updated>2006-12-21T16:50:08-07:00</updated>
<published>2006-12-21T16:50:08-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20550#p20550</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20550#p20550"/>
<title type="html"><![CDATA[Possible NMI Delay]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2810&amp;p=20550#p20550"><![CDATA[
Just a quick thought about NMI and CPU/PPU synchronisation. I know that it is best to run the CPU, but only run the PPU a few times a second, i.e. when a write is made to a PPU register. However, let's say that I am on VBlank scanline 0, PPU CC 0 and I run the CPU for about 1000 CPU cycles before I make a PPU write. Instead of having one CPU opcode and then the NMI (first cycle of the first VBlank scanline), surely the NMI's execution would be delayed unnessarily?<br /><br />Maybe I'm just mad, or being really stupid, or your emulators cater for this anyway.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=191">WedNESday</a> — Thu Dec 21, 2006 4:50 pm</p><hr />
]]></content>
</entry>
</feed>