<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (c) 2017 Microchip Technology Inc.
 SPDX-License-Identifier: Apache-2.0
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file schema-version="0.6" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd" xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
<file timestamp="2019-04-10T17:42:25Z"/>
<variants>
   <variant package="VTLA124" pinout="VTLA124" speedmax="252000000" tempmax="+85" tempmin="-40" vccmax="3.6" vccmin="2.1"/>
</variants>
<devices>
   <device architecture="MIPS" family="PIC32MZEF" name="PIC32MZ0512EFF124" series="PIC32MZ">
      <address-spaces>
         <address-space endianness="little" id="base" name="base" size="0x100000000" start="0">
            <memory-segment exec="" name="emulation" rw="" size="0x100000" start="0xff300000" type=""/>
            <memory-segment exec="" name="devid" rw="" size="0x0" start="0xffffffff" type=""/>
            <memory-segment exec="" name="code" rw="" size="0x80000" start="0x1d000000" type=""/>
            <memory-segment exec="" name="testmem" rw="" size="0x4000" start="0x1fc74000" type=""/>
            <memory-segment exec="" name="boot1" rw="" size="0xff00" start="0x1fc40000" type=""/>
            <memory-segment exec="" name="boot1lastpage" rw="" size="0x4000" start="0x1fc50000" type=""/>
            <memory-segment exec="" name="boot2" rw="" size="0xff00" start="0x1fc60000" type=""/>
            <memory-segment exec="" name="boot2lastpage" rw="" size="0x4000" start="0x1fc70000" type=""/>
            <memory-segment exec="" name="upperbootalias" rw="" size="0xff00" start="0x1fc20000" type=""/>
            <memory-segment exec="" name="upperbootaliaslastpage" rw="" size="0x4000" start="0x1fc30000" type=""/>
            <memory-segment exec="" name="lowerbootalias" rw="" size="0xff00" start="0x1fc00000" type=""/>
            <memory-segment exec="" name="lowerbootaliaslastpage" rw="" size="0x4000" start="0x1fc10000" type=""/>
            <memory-segment exec="" name="lowerbootaliasaltconfig" rw="" size="0x40" start="0x1fc0ff40" type=""/>
            <memory-segment exec="" name="upperbootaliasaltconfig" rw="" size="0x40" start="0x1fc2ff40" type=""/>
            <memory-segment exec="" name="upperbootaliasconfig" rw="" size="0x40" start="0x1fc2ffc0" type=""/>
            <memory-segment exec="" name="altboot1config" rw="" size="0x40" start="0x1fc4ff40" type=""/>
            <memory-segment exec="" name="boot1config" rw="" size="0x40" start="0x1fc4ffc0" type=""/>
            <memory-segment exec="" name="altboot2config" rw="" size="0x40" start="0x1fc6ff40" type=""/>
            <memory-segment exec="" name="boot2config" rw="" size="0x40" start="0x1fc6ffc0" type=""/>
            <memory-segment exec="" name="kseg0_data_mem" rw="" size="0x20000" start="0x0" type=""/>
            <memory-segment exec="" name="ebi_data_mem" rw="" size="0x4000000" start="0x20000000" type=""/>
            <memory-segment exec="" name="sqi_data_mem" rw="" size="0x4000000" start="0x30000000" type=""/>
            <memory-segment exec="" name="periph_pb1_std" rw="" size="0x1800" start="0x1f800000" type=""/>
            <memory-segment exec="" name="periph_pb1_fast" rw="" size="0x2000" start="0x1f810000" type=""/>
            <memory-segment exec="" name="periph_pb2_std" rw="" size="0xe200" start="0x1f820000" type=""/>
            <memory-segment exec="" name="periph_pb3_std" rw="" size="0xc200" start="0x1f840000" type=""/>
            <memory-segment exec="" name="periph_pb4_std" rw="" size="0xa00" start="0x1f860000" type=""/>
            <memory-segment exec="" name="periph_pb5_std" rw="" size="0x5000" start="0x1f880000" type=""/>
            <memory-segment exec="" name="periph_indep" rw="" size="0x7000" start="0x1f8e0000" type=""/>
            <memory-segment exec="" name="periph_ssx" rw="" size="0x10000" start="0x1f8f0000" type=""/>
         </address-space>
         <address-space endianness="" id="lowerbootaliasconfig" name="lowerbootaliasconfig" size="0x40" start="0x1fc0ffc0"/>
         <address-space endianness="" id="serial" name="serial" size="0x28" start="0x1FC54000"/>
      </address-spaces>
      <property-groups>
         <property-group name="SIGNATURES">
            <property name="JTAGID" value=""/>
            <property name="DEVID_DEVID" value="0x721A053"/>
         </property-group>
         <property-group name="LEGACY_INSTANCE_IDS"/>
      </property-groups>
      <parameters>
         <param caption="MPU present or not" name="__MPU_PRESENT" value="1"/>
         <param caption="Number of interrupt priority levels" name="__INT_PRIO_LEVELS" value="7"/>
         <param caption="Number of interrupt subpriority levels" name="__INT_SUBPRIO_LEVELS" value="4"/>
         <param caption="Number of interrupt shadow register sets" name="__INT_NUM_SHADOW_SETS" value="7"/>
         <param caption="Vector Table Offset Register present or not" name="__VTOR_PRESENT" value="1"/>
         <param caption="FPU present or not" name="__FPU_PRESENT" value="1"/>
         <param caption="Double Precision FPU implemented or not" name="__FPU_DP" value="1"/>
         <param caption="Instruction Cache present or not" name="__ICACHE_PRESENT" value="1"/>
         <param caption="Data Cache present or not" name="__DCACHE_PRESENT" value="1"/>
         <param caption="Instruction TCM present or not" name="__ITCM_PRESENT" value="0"/>
         <param caption="Data TCM present or not" name="__DTCM_PRESENT" value="0"/>
         <param caption="Little endian used or not" name="LITTLE_ENDIAN" value="1"/>
         <param caption="ARM architecture or not" name="__ARCH_ARM" value="0"/>
         <param caption="Number of oscillators present" name="__NUM_OSC" value="8"/>
         <param caption="System Clock Default Frequency" name="__SYS_DEF_FREQ" value="200000000"/>
         <param caption="Peripheral Bus 1 Default Clock Frequency" name="__PB1_DEF_FREQ" value="100000000"/>
         <param caption="Peripheral Bus 2 Default Clock Frequency" name="__PB2_DEF_FREQ" value="100000000"/>
         <param caption="Peripheral Bus 3 Default Clock Frequency" name="__PB3_DEF_FREQ" value="100000000"/>
         <param caption="Peripheral Bus 4 Default Clock Frequency" name="__PB4_DEF_FREQ" value="200000000"/>
         <param caption="Peripheral Bus 5 Default Clock Frequency" name="__PB5_DEF_FREQ" value="120000000"/>
         <param caption="Peripheral Bus 6 Default Clock Frequency" name="__PB6_DEF_FREQ" value="100000000"/>
         <param caption="Peripheral Bus 7 Default Clock Frequency" name="__PB7_DEF_FREQ" value="200000000"/>
         <param caption="Peripheral Bus 8 Default Clock Frequency" name="__PB8_DEF_FREQ" value="100000000"/>
         <param caption="Reference Clock 1 Default Frequency" name="__REFCLK1_DEF_FREQ" value="200000000"/>
         <param caption="Reference Clock 2 Default Frequency" name="__REFCLK2_DEF_FREQ" value="200000000"/>
         <param caption="Reference Clock 3 Default Frequency" name="__REFCLK3_DEF_FREQ" value="200000000"/>
         <param caption="Reference Clock 4 Default Frequency" name="__REFCLK4_DEF_FREQ" value="200000000"/>
         <param caption="Primary Oscillator Input Default Frequency" name="__POSC_DEF_FREQ" value="24000000"/>
         <param caption="Secondary Oscillator Input Default Frequency" name="__SOSC_DEF_FREQ" value="32768"/>
         <param caption="Peripheral Bus 1 Default Divider Value" name="__PB1_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 2 Default Divider Value" name="__PB2_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 3 Default Divider Value" name="__PB3_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 4 Default Divider Value" name="__PB4_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 5 Default Divider Value" name="__PB5_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 7 Default Divider Value" name="__PB7_DEF_DIV" value="1"/>
         <param caption="Peripheral Bus 8 Default Divider Value" name="__PB8_DEF_DIV" value="2"/>
         <param caption="Number of DMA Channels" name="__NUM_DMA_CHANNELS" value="8"/>
      </parameters>
      <peripherals>
         <module id="02508" name="ADCHS" version="">
            <instance name="ADCHS">
               <register-group address-space="periph_pb3_std" name="ADCHS" name-in-module="ADCHS" offset="0x1f84b000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01152" name="CAN" version="">
            <instance name="CAN">
               <register-group address-space="periph_pb5_std" name="CAN" name-in-module="CAN" offset="0x1f880000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02787" name="CFG" version="">
            <instance name="CFG">
               <register-group address-space="periph_pb1_std" name="CFG" name-in-module="CFG" offset="0x1f800000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00866" name="CMP" version="">
            <instance name="CMP">
               <register-group address-space="periph_pb3_std" name="CMP" name-in-module="CMP" offset="0x1f84c000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00000" name="CORE" version="">
            <instance name="CORE">
               <register-group address-space="" name="CORE" name-in-module="CORE" offset="0x0"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02823" name="CRU" version="">
            <instance name="CRU">
               <register-group address-space="periph_pb1_std" name="CRU" name-in-module="CRU" offset="0x1f801200"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00800" name="CVR" version="">
            <instance name="CVR">
               <register-group address-space="periph_pb1_std" name="CVR" name-in-module="CVR" offset="0x1f800e00"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01500" name="DMAC" version="">
            <instance name="DMAC">
               <register-group address-space="periph_pb1_fast" name="DMAC" name-in-module="DMAC" offset="0x1f811000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01520" name="DMT" version="">
            <instance name="DMT">
               <register-group address-space="periph_pb1_std" name="DMT" name-in-module="DMT" offset="0x1f800a00"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00109" name="EBI" version="">
            <instance name="EBI">
               <register-group address-space="periph_indep" name="EBI" name-in-module="EBI" offset="0x1f8e1014"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01114" name="ETH" version="">
            <instance name="ETH">
               <register-group address-space="periph_pb5_std" name="ETH" name-in-module="ETH" offset="0x1f882000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02467" name="GPIO" version="">
            <instance name="GPIO">
               <register-group address-space="periph_pb4_std" name="GPIO" name-in-module="GPIO" offset="0x1f860000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01441" name="I2C" version="">
            <instance name="I2C1">
               <register-group address-space="periph_pb2_std" name="I2C" name-in-module="I2C" offset="0x1f820000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
            <instance name="I2C2"/>
            <instance name="I2C3"/>
            <instance name="I2C4"/>
            <instance name="I2C5"/>
         </module>
         <module id="00740" name="ICAP" version="">
            <instance name="ICAP1">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
			      </instance>
            <instance name="ICAP2">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
			      </instance>
            <instance name="ICAP3">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
			      </instance>
            <instance name="ICAP4">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
			      </instance>
            <instance name="ICAP5">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
			      </instance>
            <instance name="ICAP6">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
			      </instance>
            <instance name="ICAP7">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
			      </instance>
            <instance name="ICAP8">
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
			      </instance>
            <instance name="ICAP9">
               <register-group address-space="periph_pb3_std" name="ICAP" name-in-module="ICAP" offset="0x1f842000"/>
               <parameters>
                   <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                   <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                   <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                   <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
            </instance>
         </module>
         <module id="02907" name="INT" version="">
            <instance name="INT">
               <register-group address-space="periph_pb1_fast" name="INT" name-in-module="INT" offset="0x1f810000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01539" name="JTAG" version="">
            <instance name="JTAG">
               <register-group address-space="periph_pb1_std" name="JTAG" name-in-module="JTAG" offset="0x1f801130"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02819" name="NVM" version="">
            <instance name="NVM">
               <register-group address-space="periph_pb1_std" name="NVM" name-in-module="NVM" offset="0x1f800600"/>
               <parameters>
                  <param name="PAGE_SIZE" value="16384"/>
                  <param name="ROW_SIZE" value="2048"/>
               </parameters>
            </instance>
         </module>
         <module id="00749" name="OCMP" version="">
            <instance name="OCMP1">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
			      </instance>
            <instance name="OCMP2">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
			      </instance>
            <instance name="OCMP3">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
			      </instance>
            <instance name="OCMP4">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                </parameters>
			      </instance>
            <instance name="OCMP5">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                </parameters>
			      </instance>
            <instance name="OCMP6">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                </parameters>
			      </instance>
            <instance name="OCMP7">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                </parameters>
			      </instance>
            <instance name="OCMP8">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                </parameters>
			      </instance>
            <instance name="OCMP9">
               <register-group address-space="periph_pb3_std" name="OCMP" name-in-module="OCMP" offset="0x1f844000"/>
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                </parameters>
            </instance>
         </module>
         <module id="01643" name="PCACHE" version="">
            <instance name="PCACHE">
               <register-group address-space="periph_indep" name="PCACHE" name-in-module="PCACHE" offset="0x1f8e0000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00751" name="PMP" version="">
            <instance name="PMP">
               <register-group address-space="periph_pb2_std" name="PMP" name-in-module="PMP" offset="0x1f82e000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00159" name="RNG" version="">
            <instance name="RNG">
               <register-group address-space="periph_indep" name="RNG" name-in-module="RNG" offset="0x1f8e6000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01423" name="RPIN" version="">
            <instance name="RPIN">
               <register-group address-space="periph_pb1_std" name="RPIN" name-in-module="RPIN" offset="0x1f801404"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01423" name="RPOUT" version="">
            <instance name="RPOUT">
               <register-group address-space="periph_pb1_std" name="RPOUT" name-in-module="RPOUT" offset="0x1f801538"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00748" name="RTCC" version="">
            <instance name="RTCC">
               <register-group address-space="periph_pb1_std" name="RTCC" name-in-module="RTCC" offset="0x1f800c00"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00136" name="SB" version="">
            <instance name="SB">
               <register-group address-space="periph_ssx" name="SB" name-in-module="SB" offset="0x1f8f0510"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="01329" name="SPI" version="">
            <instance name="SPI1">
               <register-group address-space="periph_pb2_std" name="SPI" name-in-module="SPI" offset="0x1f821000"/>
               <parameters>
                  <param name=""/>
               </parameters>
           </instance>
            <instance name="SPI2"/>
            <instance name="SPI3"/>
            <instance name="SPI4"/>
            <instance name="SPI5"/>
            <instance name="SPI6"/>
         </module>
         <module id="00206" name="SQI" version="">
            <instance name="SQI1">
               <register-group address-space="periph_indep" name="SQI" name-in-module="SQI1" offset="0x1f8e2000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00687" name="TMR1" version="">
            <instance name="TMR1">
               <register-group address-space="periph_pb3_std" name="TMR1" name-in-module="TMR1" offset="0x1f840000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="00745" name="TMR" version="">
                  <instance name="TMR2">
               <register-group address-space="periph_pb3_std" name="TMR2" name-in-module="TMR2" offset="0x1f840200"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
            <instance name="TMR3"/>
            <instance name="TMR4"/>
            <instance name="TMR5"/>
            <instance name="TMR6"/>
            <instance name="TMR7"/>
            <instance name="TMR8"/>
            <instance name="TMR9"/>
         </module>
         <module id="00734" name="UART" version="">
            <instance name="UART1">
               <register-group address-space="periph_pb2_std" name="UART" name-in-module="UART" offset="0x1f822000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
            <instance name="UART2"/>
            <instance name="UART3"/>
            <instance name="UART4"/>
            <instance name="UART5"/>
            <instance name="UART6"/>
         </module>
         <module id="00124" name="USB" version="">
            <instance name="USB">
               <register-group address-space="periph_indep" name="USB" name-in-module="USB" offset="0x1f8e3000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02831" name="USBCLKRST" version="">
            <instance name="USBCLKRST">
               <register-group address-space="periph_pb5_std" name="USBCLKRST" name-in-module="USBCLKRST" offset="0x1f8e4000"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
         <module id="02674" name="WDT" version="">
            <instance name="WDT">
               <register-group address-space="periph_pb1_std" name="WDT" name-in-module="WDT" offset="0x1f800800"/>
               <parameters>
                  <param name=""/>
               </parameters>
            </instance>
         </module>
      </peripherals>
      <interrupts>
         <interrupt caption="Core Timer" index="0" name="CORE_TIMER"/>
         <interrupt caption="Core Software 0" index="1" name="CORE_SOFTWARE_0"/>
         <interrupt caption="Core Software 1" index="2" name="CORE_SOFTWARE_1"/>
         <interrupt caption="Ext INT 0" index="3" module-instance="EXTERNAL_0" name="EXTERNAL_0"/>
         <interrupt caption="Timer1" index="4" module-instance="TIMER_1" name="TIMER_1"/>
         <interrupt caption="Input Capture 1 Error" index="5" module-instance="INPUT_CAPTURE_1_ERROR" name="INPUT_CAPTURE_1_ERROR"/>
         <interrupt caption="Input Capture 1" index="6" module-instance="INPUT_CAPTURE_1" name="INPUT_CAPTURE_1"/>
         <interrupt caption="Output Compare 1" index="7" module-instance="OUTPUT_COMPARE_1" name="OUTPUT_COMPARE_1"/>
         <interrupt caption="Ext INT 1" index="8" module-instance="EXTERNAL_1" name="EXTERNAL_1"/>
         <interrupt caption="Timer2" index="9" module-instance="TIMER_2" name="TIMER_2"/>
         <interrupt caption="Input Capture 2 Error" index="10" module-instance="INPUT_CAPTURE_2_ERROR" name="INPUT_CAPTURE_2_ERROR"/>
         <interrupt caption="Input Capture 2" index="11" module-instance="INPUT_CAPTURE_2" name="INPUT_CAPTURE_2"/>
         <interrupt caption="Output Compare 2" index="12" module-instance="OUTPUT_COMPARE_2" name="OUTPUT_COMPARE_2"/>
         <interrupt caption="Ext INT 2" index="13" module-instance="EXTERNAL_2" name="EXTERNAL_2"/>
         <interrupt caption="Timer3" index="14" module-instance="TIMER_3" name="TIMER_3"/>
         <interrupt caption="Input Capture 3 Error" index="15" module-instance="INPUT_CAPTURE_3_ERROR" name="INPUT_CAPTURE_3_ERROR"/>
         <interrupt caption="Input Capture 3" index="16" module-instance="INPUT_CAPTURE_3" name="INPUT_CAPTURE_3"/>
         <interrupt caption="Output Compare 3" index="17" module-instance="OUTPUT_COMPARE_3" name="OUTPUT_COMPARE_3"/>
         <interrupt caption="Ext INT 3" index="18" module-instance="EXTERNAL_3" name="EXTERNAL_3"/>
         <interrupt caption="Timer4" index="19" module-instance="TIMER_4" name="TIMER_4"/>
         <interrupt caption="Input Capture 4 Error" index="20" module-instance="INPUT_CAPTURE_4_ERROR" name="INPUT_CAPTURE_4_ERROR"/>
         <interrupt caption="Input Capture 4" index="21" module-instance="INPUT_CAPTURE_4" name="INPUT_CAPTURE_4"/>
         <interrupt caption="Output Compare 4" index="22" module-instance="OUTPUT_COMPARE_4" name="OUTPUT_COMPARE_4"/>
         <interrupt caption="Ext INT 4" index="23" module-instance="EXTERNAL_4" name="EXTERNAL_4"/>
         <interrupt caption="Timer5" index="24" module-instance="TIMER_5" name="TIMER_5"/>
         <interrupt caption="Input Capture 5 Error" index="25" module-instance="INPUT_CAPTURE_5_ERROR" name="INPUT_CAPTURE_5_ERROR"/>
         <interrupt caption="Input Capture 5" index="26" module-instance="INPUT_CAPTURE_5" name="INPUT_CAPTURE_5"/>
         <interrupt caption="Output Compare 5" index="27" module-instance="OUTPUT_COMPARE_5" name="OUTPUT_COMPARE_5"/>
         <interrupt caption="Timer6" index="28" module-instance="TIMER_6" name="TIMER_6"/>
         <interrupt caption="Input Capture 6 Error" index="29" module-instance="INPUT_CAPTURE_6_ERROR" name="INPUT_CAPTURE_6_ERROR"/>
         <interrupt caption="Input Capture 6" index="30" module-instance="INPUT_CAPTURE_6" name="INPUT_CAPTURE_6"/>
         <interrupt caption="Output Compare 6" index="31" module-instance="OUTPUT_COMPARE_6" name="OUTPUT_COMPARE_6"/>
         <interrupt caption="Timer7" index="32" module-instance="TIMER_7" name="TIMER_7"/>
         <interrupt caption="Input Capture 7 Error" index="33" module-instance="INPUT_CAPTURE_7_ERROR" name="INPUT_CAPTURE_7_ERROR"/>
         <interrupt caption="Input Capture 7" index="34" module-instance="INPUT_CAPTURE_7" name="INPUT_CAPTURE_7"/>
         <interrupt caption="Output Compare 7" index="35" module-instance="OUTPUT_COMPARE_7" name="OUTPUT_COMPARE_7"/>
         <interrupt caption="Timer8" index="36" module-instance="TIMER_8" name="TIMER_8"/>
         <interrupt caption="Input Capture 8 Error" index="37" module-instance="INPUT_CAPTURE_8_ERROR" name="INPUT_CAPTURE_8_ERROR"/>
         <interrupt caption="Input Capture 8" index="38" module-instance="INPUT_CAPTURE_8" name="INPUT_CAPTURE_8"/>
         <interrupt caption="Output Compare 8" index="39" module-instance="OUTPUT_COMPARE_8" name="OUTPUT_COMPARE_8"/>
         <interrupt caption="Timer9" index="40" module-instance="TIMER_9" name="TIMER_9"/>
         <interrupt caption="Input Capture 9 Error" index="41" module-instance="INPUT_CAPTURE_9_ERROR" name="INPUT_CAPTURE_9_ERROR"/>
         <interrupt caption="Input Capture 9" index="42" module-instance="INPUT_CAPTURE_9" name="INPUT_CAPTURE_9"/>
         <interrupt caption="Output Compare 9" index="43" module-instance="OUTPUT_COMPARE_9" name="OUTPUT_COMPARE_9"/>
         <interrupt caption="ADC Global" index="44" name="ADC"/>
         <interrupt caption="ADC FIFO" index="45" name="ADC_FIFO"/>
         <interrupt caption="ADC Digital Comparator 1" index="46" module-instance="ADC_DC1" name="ADC_DC1"/>
         <interrupt caption="ADC Digital Comparator 2" index="47" module-instance="ADC_DC2" name="ADC_DC2"/>
         <interrupt caption="ADC Digital Comparator 3" index="48" module-instance="ADC_DC3" name="ADC_DC3"/>
         <interrupt caption="ADC Digital Comparator 4" index="49" module-instance="ADC_DC4" name="ADC_DC4"/>
         <interrupt caption="ADC Digital Comparator 5" index="50" module-instance="ADC_DC5" name="ADC_DC5"/>
         <interrupt caption="ADC Digital Comparator 6" index="51" module-instance="ADC_DC6" name="ADC_DC6"/>
         <interrupt caption="ADC Digital Filter 1" index="52" module-instance="ADC_DF1" name="ADC_DF1"/>
         <interrupt caption="ADC Digital Filter 2" index="53" module-instance="ADC_DF2" name="ADC_DF2"/>
         <interrupt caption="ADC Digital Filter 3" index="54" module-instance="ADC_DF3" name="ADC_DF3"/>
         <interrupt caption="ADC Digital Filter 4" index="55" module-instance="ADC_DF4" name="ADC_DF4"/>
         <interrupt caption="ADC Digital Filter 5" index="56" module-instance="ADC_DF5" name="ADC_DF5"/>
         <interrupt caption="ADC Digital Filter 6" index="57" module-instance="ADC_DF6" name="ADC_DF6"/>
         <interrupt caption="ADC Fault" index="58" name="ADC_FAULT"/>
         <interrupt caption="ADC Data 0" index="59" module-instance="ADC_DATA0" name="ADC_DATA0"/>
         <interrupt caption="ADC Data 1" index="60" module-instance="ADC_DATA1" name="ADC_DATA1"/>
         <interrupt caption="ADC Data 2" index="61" module-instance="ADC_DATA2" name="ADC_DATA2"/>
         <interrupt caption="ADC Data 3" index="62" module-instance="ADC_DATA3" name="ADC_DATA3"/>
         <interrupt caption="ADC Data 4" index="63" module-instance="ADC_DATA4" name="ADC_DATA4"/>
         <interrupt caption="ADC Data 5" index="64" module-instance="ADC_DATA5" name="ADC_DATA5"/>
         <interrupt caption="ADC Data 6" index="65" module-instance="ADC_DATA6" name="ADC_DATA6"/>
         <interrupt caption="ADC Data 7" index="66" module-instance="ADC_DATA7" name="ADC_DATA7"/>
         <interrupt caption="ADC Data 8" index="67" module-instance="ADC_DATA8" name="ADC_DATA8"/>
         <interrupt caption="ADC Data 9" index="68" module-instance="ADC_DATA9" name="ADC_DATA9"/>
         <interrupt caption="ADC Data 10" index="69" module-instance="ADC_DATA10" name="ADC_DATA10"/>
         <interrupt caption="ADC Data 11" index="70" module-instance="ADC_DATA11" name="ADC_DATA11"/>
         <interrupt caption="ADC Data 12" index="71" module-instance="ADC_DATA12" name="ADC_DATA12"/>
         <interrupt caption="ADC Data 13" index="72" module-instance="ADC_DATA13" name="ADC_DATA13"/>
         <interrupt caption="ADC Data 14" index="73" module-instance="ADC_DATA14" name="ADC_DATA14"/>
         <interrupt caption="ADC Data 15" index="74" module-instance="ADC_DATA15" name="ADC_DATA15"/>
         <interrupt caption="ADC Data 16" index="75" module-instance="ADC_DATA16" name="ADC_DATA16"/>
         <interrupt caption="ADC Data 17" index="76" module-instance="ADC_DATA17" name="ADC_DATA17"/>
         <interrupt caption="ADC Data 18" index="77" module-instance="ADC_DATA18" name="ADC_DATA18"/>
         <interrupt caption="ADC Data 19" index="78" module-instance="ADC_DATA19" name="ADC_DATA19"/>
         <interrupt caption="ADC Data 20" index="79" module-instance="ADC_DATA20" name="ADC_DATA20"/>
         <interrupt caption="ADC Data 21" index="80" module-instance="ADC_DATA21" name="ADC_DATA21"/>
         <interrupt caption="ADC Data 22" index="81" module-instance="ADC_DATA22" name="ADC_DATA22"/>
         <interrupt caption="ADC Data 23" index="82" module-instance="ADC_DATA23" name="ADC_DATA23"/>
         <interrupt caption="ADC Data 24" index="83" module-instance="ADC_DATA24" name="ADC_DATA24"/>
         <interrupt caption="ADC Data 25" index="84" module-instance="ADC_DATA25" name="ADC_DATA25"/>
         <interrupt caption="ADC Data 26" index="85" module-instance="ADC_DATA26" name="ADC_DATA26"/>
         <interrupt caption="ADC Data 27" index="86" module-instance="ADC_DATA27" name="ADC_DATA27"/>
         <interrupt caption="ADC Data 28" index="87" module-instance="ADC_DATA28" name="ADC_DATA28"/>
         <interrupt caption="ADC Data 29" index="88" module-instance="ADC_DATA29" name="ADC_DATA29"/>
         <interrupt caption="ADC Data 30" index="89" module-instance="ADC_DATA30" name="ADC_DATA30"/>
         <interrupt caption="ADC Data 31" index="90" module-instance="ADC_DATA31" name="ADC_DATA31"/>
         <interrupt caption="ADC Data 32" index="91" module-instance="ADC_DATA32" name="ADC_DATA32"/>
         <interrupt caption="ADC Data 33" index="92" module-instance="ADC_DATA33" name="ADC_DATA33"/>
         <interrupt caption="ADC Data 34" index="93" module-instance="ADC_DATA34" name="ADC_DATA34"/>
         <interrupt caption="ADC Data 35" index="94" module-instance="ADC_DATA35" name="ADC_DATA35"/>
         <interrupt caption="ADC Data 36" index="95" module-instance="ADC_DATA36" name="ADC_DATA36"/>
         <interrupt caption="ADC Data 37" index="96" module-instance="ADC_DATA37" name="ADC_DATA37"/>
         <interrupt caption="ADC Data 38" index="97" module-instance="ADC_DATA38" name="ADC_DATA38"/>
         <interrupt caption="ADC Data 39" index="98" module-instance="ADC_DATA39" name="ADC_DATA39"/>
         <interrupt caption="ADC Data 40" index="99" module-instance="ADC_DATA40" name="ADC_DATA40"/>
         <interrupt caption="ADC Data 41" index="100" module-instance="ADC_DATA41" name="ADC_DATA41"/>
         <interrupt caption="ADC Data 42" index="101" module-instance="ADC_DATA42" name="ADC_DATA42"/>
         <interrupt caption="ADC Data 43" index="102" module-instance="ADC_DATA43" name="ADC_DATA43"/>
         <interrupt caption="ADC Data 44" index="103" module-instance="ADC_DATA44" name="ADC_DATA44"/>
         <interrupt caption="Core Performance Counter" index="104" name="CORE_PERF_COUNT"/>
         <interrupt caption="Core Fast Debug Channel" index="105" name="CORE_FAST_DEBUG_CHAN"/>
         <interrupt caption="System Bus Protection Violation" index="106" name="SYSTEM_BUS_PROTECTION"/>
         <interrupt caption="SPI1 Fault" index="109" module-instance="SPI1_FAULT" name="SPI1_FAULT"/>
         <interrupt caption="SPI1 Receive Done" index="110" module-instance="SPI1_RX" name="SPI1_RX"/>
         <interrupt caption="SPI1 Transmit Done" index="111" module-instance="SPI1_TX" name="SPI1_TX"/>
         <interrupt caption="UART1 Fault" index="112" module-instance="UART1_FAULT" name="UART1_FAULT"/>
         <interrupt caption="UART1 Receive Done" index="113" module-instance="UART1_RX" name="UART1_RX"/>
         <interrupt caption="UART1 Transmit Done" index="114" module-instance="UART1_TX" name="UART1_TX"/>
         <interrupt caption="I2C1 Bus Collision Event" index="115" module-instance="I2C1_BUS" name="I2C1_BUS"/>
         <interrupt caption="I2C1 Slave Event" index="116" module-instance="I2C1_SLAVE" name="I2C1_SLAVE"/>
         <interrupt caption="I2C1 Master Event" index="117" module-instance="I2C1_MASTER" name="I2C1_MASTER"/>
         <interrupt caption="PORTA Input Change" index="118" module-instance="CHANGE_NOTICE_A" name="CHANGE_NOTICE_A"/>
         <interrupt caption="PORTB Input Change" index="119" module-instance="CHANGE_NOTICE_B" name="CHANGE_NOTICE_B"/>
         <interrupt caption="PORTC Input Change" index="120" module-instance="CHANGE_NOTICE_C" name="CHANGE_NOTICE_C"/>
         <interrupt caption="PORTD Input Change" index="121" module-instance="CHANGE_NOTICE_D" name="CHANGE_NOTICE_D"/>
         <interrupt caption="PORTE Input Change" index="122" module-instance="CHANGE_NOTICE_E" name="CHANGE_NOTICE_E"/>
         <interrupt caption="PORTF Input Change" index="123" module-instance="CHANGE_NOTICE_F" name="CHANGE_NOTICE_F"/>
         <interrupt caption="PORTG Input Change" index="124" module-instance="CHANGE_NOTICE_G" name="CHANGE_NOTICE_G"/>
         <interrupt caption="PORTH Input Change" index="125" module-instance="CHANGE_NOTICE_H" name="CHANGE_NOTICE_H"/>
         <interrupt caption="PORTJ Input Change" index="126" module-instance="CHANGE_NOTICE_J" name="CHANGE_NOTICE_J"/>
         <interrupt caption="Parallel Master Port" index="128" name="PMP"/>
         <interrupt caption="Parallel Master Port Error" index="129" name="PMP_ERROR"/>
         <interrupt caption="Comparator 1" index="130" module-instance="COMPARATOR_1" name="COMPARATOR_1"/>
         <interrupt caption="Comparator 2" index="131" module-instance="COMPARATOR_2" name="COMPARATOR_2"/>
         <interrupt caption="USB General Event" index="132" name="USB"/>
         <interrupt caption="USB DMA Event" index="133" name="USB_DMA"/>
         <interrupt caption="DMA Channel 0" index="134" module-instance="DMA0" name="DMA0"/>
         <interrupt caption="DMA Channel 1" index="135" module-instance="DMA1" name="DMA1"/>
         <interrupt caption="DMA Channel 2" index="136" module-instance="DMA2" name="DMA2"/>
         <interrupt caption="DMA Channel 3" index="137" module-instance="DMA3" name="DMA3"/>
         <interrupt caption="DMA Channel 4" index="138" module-instance="DMA4" name="DMA4"/>
         <interrupt caption="DMA Channel 5" index="139" module-instance="DMA5" name="DMA5"/>
         <interrupt caption="DMA Channel 6" index="140" module-instance="DMA6" name="DMA6"/>
         <interrupt caption="DMA Channel 7" index="141" module-instance="DMA7" name="DMA7"/>
         <interrupt caption="SPI2 Fault" index="142" module-instance="SPI2_FAULT" name="SPI2_FAULT"/>
         <interrupt caption="SPI2 Receive Done" index="143" module-instance="SPI2_RX" name="SPI2_RX"/>
         <interrupt caption="SPI2 Transmit Done" index="144" module-instance="SPI2_TX" name="SPI2_TX"/>
         <interrupt caption="UART2 Fault" index="145" module-instance="UART2_FAULT" name="UART2_FAULT"/>
         <interrupt caption="UART2 Receive Done" index="146" module-instance="UART2_RX" name="UART2_RX"/>
         <interrupt caption="UART2 Transmit Done" index="147" module-instance="UART2_TX" name="UART2_TX"/>
         <interrupt caption="I2C2 Bus Collision Event" index="148" module-instance="I2C2_BUS" name="I2C2_BUS"/>
         <interrupt caption="I2C2 Slave Event" index="149" module-instance="I2C2_SLAVE" name="I2C2_SLAVE"/>
         <interrupt caption="I2C2 Master Event" index="150" module-instance="I2C2_MASTER" name="I2C2_MASTER"/>
         <interrupt caption="Control Area Network 1" index="151" name="CAN1"/>
         <interrupt caption="Control Area Network 2" index="152" name="CAN2"/>
         <interrupt caption="Ethernet" index="153" name="ETHERNET"/>
         <interrupt caption="SPI3 Fault" index="154" module-instance="SPI3_FAULT" name="SPI3_FAULT"/>
         <interrupt caption="SPI3 Receive Done" index="155" module-instance="SPI3_RX" name="SPI3_RX"/>
         <interrupt caption="SPI3 Transmit Done" index="156" module-instance="SPI3_TX" name="SPI3_TX"/>
         <interrupt caption="UART3 Fault" index="157" module-instance="UART3_FAULT" name="UART3_FAULT"/>
         <interrupt caption="UART3 Receive Done" index="158" module-instance="UART3_RX" name="UART3_RX"/>
         <interrupt caption="UART3 Transmit Done" index="159" module-instance="UART3_TX" name="UART3_TX"/>
         <interrupt caption="I2C3 Bus Collision Event" index="160" module-instance="I2C3_BUS" name="I2C3_BUS"/>
         <interrupt caption="I2C3 Slave Event" index="161" module-instance="I2C3_SLAVE" name="I2C3_SLAVE"/>
         <interrupt caption="I2C3 Master Event" index="162" module-instance="I2C3_MASTER" name="I2C3_MASTER"/>
         <interrupt caption="SPI4 Fault" index="163" module-instance="SPI4_FAULT" name="SPI4_FAULT"/>
         <interrupt caption="SPI4 Receive Done" index="164" module-instance="SPI4_RX" name="SPI4_RX"/>
         <interrupt caption="SPI4 Transmit Done" index="165" module-instance="SPI4_TX" name="SPI4_TX"/>
         <interrupt caption="Real Time Clock" index="166" name="RTCC"/>
         <interrupt caption="Flash Control Event" index="167" name="FLASH_CONTROL"/>
         <interrupt caption="Prefetch Module SEC Event" index="168" name="PREFETCH"/>
         <interrupt caption="SQI1 Event" index="169" name="SQI1"/>
         <interrupt caption="UART4 Fault" index="170" module-instance="UART4_FAULT" name="UART4_FAULT"/>
         <interrupt caption="UART4 Receive Done" index="171" module-instance="UART4_RX" name="UART4_RX"/>
         <interrupt caption="UART4 Transmit Done" index="172" module-instance="UART4_TX" name="UART4_TX"/>
         <interrupt caption="I2C4 Bus Collision Event" index="173" module-instance="I2C4_BUS" name="I2C4_BUS"/>
         <interrupt caption="I2C4 Slave Event" index="174" module-instance="I2C4_SLAVE" name="I2C4_SLAVE"/>
         <interrupt caption="I2C4 Master Event" index="175" module-instance="I2C4_MASTER" name="I2C4_MASTER"/>
         <interrupt caption="SPI5 Fault" index="176" module-instance="SPI5_FAULT" name="SPI5_FAULT"/>
         <interrupt caption="SPI5 Receive Done" index="177" module-instance="SPI5_RX" name="SPI5_RX"/>
         <interrupt caption="SPI5 Transmit Done" index="178" module-instance="SPI5_TX" name="SPI5_TX"/>
         <interrupt caption="UART5 Fault" index="179" module-instance="UART5_FAULT" name="UART5_FAULT"/>
         <interrupt caption="UART5 Receive Done" index="180" module-instance="UART5_RX" name="UART5_RX"/>
         <interrupt caption="UART5 Transmit Done" index="181" module-instance="UART5_TX" name="UART5_TX"/>
         <interrupt caption="I2C5 Bus Collision Event" index="182" module-instance="I2C5_BUS" name="I2C5_BUS"/>
         <interrupt caption="I2C5 Slave Event" index="183" module-instance="I2C5_SLAVE" name="I2C5_SLAVE"/>
         <interrupt caption="I2C5 Master Event" index="184" module-instance="I2C5_MASTER" name="I2C5_MASTER"/>
         <interrupt caption="SPI6 Fault" index="185" module-instance="SPI6_FAULT" name="SPI6_FAULT"/>
         <interrupt caption="SPI6 Receive Done" index="186" module-instance="SPI6_RX" name="SPI6_RX"/>
         <interrupt caption="SPI6 Transmit Done" index="187" module-instance="SPI6_TX" name="SPI6_TX"/>
         <interrupt caption="UART6 Fault" index="188" module-instance="UART6_FAULT" name="UART6_FAULT"/>
         <interrupt caption="UART6 Receive Done" index="189" module-instance="UART6_RX" name="UART6_RX"/>
         <interrupt caption="UART6 Transmit Done" index="190" module-instance="UART6_TX" name="UART6_TX"/>
         <interrupt caption="ADC End of Scan Ready" index="192" name="ADC_EOS"/>
         <interrupt caption="ADC Analog Circuits Ready" index="193" name="ADC_ARDY"/>
         <interrupt caption="ADC Update Ready" index="194" name="ADC_URDY"/>
         <interrupt caption="ADC Group Early Interrupt Request" index="196" name="ADC_EARLY"/>
         <interrupt caption="ADC0 Early Interrupt Request" index="198" module-instance="ADC0_EARLY" name="ADC0_EARLY"/>
         <interrupt caption="ADC1 Early Interrupt Request" index="199" module-instance="ADC1_EARLY" name="ADC1_EARLY"/>
         <interrupt caption="ADC2 Early Interrupt Request" index="200" module-instance="ADC2_EARLY" name="ADC2_EARLY"/>
         <interrupt caption="ADC3 Early Interrupt Request" index="201" module-instance="ADC3_EARLY" name="ADC3_EARLY"/>
         <interrupt caption="ADC4 Early Interrupt Request" index="202" module-instance="ADC4_EARLY" name="ADC4_EARLY"/>
         <interrupt caption="ADC7 Early Interrupt Request" index="205" module-instance="ADC7_EARLY" name="ADC7_EARLY"/>
         <interrupt caption="ADC0 Warm Interrupt Request" index="206" module-instance="ADC0_WARM" name="ADC0_WARM"/>
         <interrupt caption="ADC1 Warm Interrupt Request" index="207" module-instance="ADC1_WARM" name="ADC1_WARM"/>
         <interrupt caption="ADC2 Warm Interrupt Request" index="208" module-instance="ADC2_WARM" name="ADC2_WARM"/>
         <interrupt caption="ADC3 Warm Interrupt Request" index="209" module-instance="ADC3_WARM" name="ADC3_WARM"/>
         <interrupt caption="ADC4 Warm Interrupt Request" index="210" module-instance="ADC4_WARM" name="ADC4_WARM"/>
         <interrupt caption="ADC7 Warm Interrupt Request" index="213" module-instance="ADC7_WARM" name="ADC7_WARM"/>
      </interrupts>
      <interfaces>
         <interface name="JTAG" type="samjtag"/>
         <interface name="SWD" type="swd"/>
      </interfaces>
   </device>
</devices>
<modules>
   <module caption="" id="" name="FUSECONFIG" version="">
      <register-group name="FUSECONFIG">
         <register caption="Device Configuration Word 3" name="DEVCFG3" initval="0xFFFFFFFF">
            <bitfield caption="UserID" mask="0xffff" name="USERID" values="DEVCFG3__USERID"/>
            <bitfield caption="Ethernet MII Enable Configuration bit" mask="0x1000000" name="FMIIEN" values="DEVCFG3__FMIIEN"/>
            <bitfield caption="Ethernet I/O Pin Selection Configuration bit" mask="0x2000000" name="FETHIO" values="DEVCFG3__FETHIO"/>
            <bitfield caption="Permission Group Lock One Way Configuration bit" mask="0x8000000" name="PGL1WAY" values="DEVCFG3__PGL1WAY"/>
            <bitfield caption="Peripheral Module Disable Configuration bit" mask="0x10000000" name="PMDL1WAY" values="DEVCFG3__PMDL1WAY"/>
            <bitfield caption="Peripheral Pin Select Configuration bit" mask="0x20000000" name="IOL1WAY" values="DEVCFG3__IOL1WAY"/>
            <bitfield caption="USB USBID Selection bit" mask="0x40000000" name="FUSBIDIO" values="DEVCFG3__FUSBIDIO"/>
         </register>
         <register caption="Device Configuration Word 2" name="DEVCFG2" initval="0xFFF9B198">
            <bitfield caption="PLL Input Divider bits" mask="0x7" name="FPLLIDIV" values="DEVCFG2__FPLLIDIV"/>
            <bitfield caption="System PLL Divided Input Clock Frequency Range bits" mask="0x70" name="FPLLRNG" values="DEVCFG2__FPLLRNG"/>
            <bitfield caption="System PLL Input Clock Select bit" mask="0x80" name="FPLLICLK" values="DEVCFG2__FPLLICLK"/>
            <bitfield caption="System PLL Feedback Divider bits" mask="0x7f00" name="FPLLMULT" values="DEVCFG2__FPLLMULT"/>
            <bitfield caption="Default System PLL Output Divisor bits" mask="0x70000" name="FPLLODIV" values="DEVCFG2__FPLLODIV"/>
            <bitfield caption="USB PLL Input Frequency Select bit" mask="0x40000000" name="UPLLFSEL" values="DEVCFG2__UPLLFSEL"/>
         </register>
         <register caption="Device Configuration Word 1" name="DEVCFG1" initval="0x5F74FF39">
            <bitfield caption="Oscillator Selection bits" mask="0x7" name="FNOSC" values="DEVCFG1__FNOSC"/>
            <bitfield caption="Deadman Timer Count Window Interval bits" mask="0x38" name="DMTINTV" values="DEVCFG1__DMTINTV"/>
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x40" name="FSOSCEN" values="DEVCFG1__FSOSCEN"/>
            <bitfield caption="Internal External Switchover bit" mask="0x80" name="IESO" values="DEVCFG1__IESO"/>
            <bitfield caption="Primary Oscillator Configuration bits" mask="0x300" name="POSCMOD" values="DEVCFG1__POSCMOD"/>
            <bitfield caption="CLKO Enable Configuration bit" mask="0x400" name="OSCIOFNC" values="DEVCFG1__OSCIOFNC"/>
            <bitfield caption="Clock Switching and Monitoring Selection Configuration bits" mask="0xc000" name="FCKSM" values="DEVCFG1__FCKSM"/>
            <bitfield caption="Watchdog Timer Postscale Select bits" mask="0x1f0000" name="WDTPS" values="DEVCFG1__WDTPS"/>
            <bitfield caption="Watchdog Timer Stop During Flash Programming bit" mask="0x200000" name="WDTSPGM" values="DEVCFG1__WDTSPGM"/>
            <bitfield caption="Watchdog Timer Window Enable bit" mask="0x400000" name="WINDIS" values="DEVCFG1__WINDIS"/>
            <bitfield caption="Watchdog Timer Enable bit" mask="0x800000" name="FWDTEN" values="DEVCFG1__FWDTEN"/>
            <bitfield caption="Watchdog Timer Window Size bits" mask="0x3000000" name="FWDTWINSZ" values="DEVCFG1__FWDTWINSZ"/>
            <bitfield caption="Deadman Timer Count Select bits" mask="0x7c000000" name="DMTCNT" values="DEVCFG1__DMTCNT"/>
            <bitfield caption="Deadman Timer enable bit" mask="0x80000000L" name="FDMTEN" values="DEVCFG1__FDMTEN"/>
         </register>
         <register caption="Device Configuration Word 0" name="DEVCFG0" initval="0xFFFFF7DB">
            <bitfield caption="Background Debugger Enable bits" mask="0x3" name="DEBUG" values="DEVCFG0__DEBUG"/>
            <bitfield caption="JTAG Enable bit" mask="0x4" name="JTAGEN" values="DEVCFG0__JTAGEN"/>
            <bitfield caption="In-Circuit Emulator/Debugger Communication Channel Select bits" mask="0x18" name="ICESEL" values="DEVCFG0__ICESEL"/>
            <bitfield caption="Trace Enable bit" mask="0x20" name="TRCEN" values="DEVCFG0__TRCEN"/>
            <bitfield caption="Boot ISA Selection bit" mask="0x40" name="BOOTISA" values="DEVCFG0__BOOTISA"/>
            <bitfield caption="Dynamic Flash ECC Configuration bits" mask="0x300" name="FECCCON" values="DEVCFG0__FECCCON"/>
            <bitfield caption="Flash Sleep Mode bit" mask="0x400" name="FSLEEP" values="DEVCFG0__FSLEEP"/>
            <bitfield caption="Debug Mode CPU Access Permission" mask="0x7000" name="DBGPER" values="DEVCFG0__DBGPER"/>
            <bitfield caption="Soft Master Clear Enable bit" mask="0x8000" name="SMCLR" values="DEVCFG0__SMCLR"/>
            <bitfield caption="Secondary Oscillator Gain Control bits" mask="0x30000" name="SOSCGAIN" values="DEVCFG0__SOSCGAIN"/>
            <bitfield caption="Secondary Oscillator Boost Kick Start Enable bit" mask="0x40000" name="SOSCBOOST" values="DEVCFG0__SOSCBOOST"/>
            <bitfield caption="Primary Oscillator Gain Control bits" mask="0x180000" name="POSCGAIN" values="DEVCFG0__POSCGAIN"/>
            <bitfield caption="Primary Oscillator Boost Kick Start Enable bit" mask="0x200000" name="POSCBOOST" values="DEVCFG0__POSCBOOST"/>
            <bitfield caption="EJTAG Boot Enable bit" mask="0x40000000" name="EJTAGBEN" values="DEVCFG0__EJTAGBEN"/>
         </register>
         <register caption="Device Code-Protect 0 Register" name="DEVCP0" initval="0xFFFFFFFF">
            <bitfield caption="Code-Protect bit" mask="0x10000000" name="CP" values="DEVCP0__CP"/>
         </register>
         <register caption="Sequence Word 3 Register" name="SEQ3" initval="0x0000FFFF">
            <bitfield caption="Boot Flash True Sequence Number bits" mask="0xffff" name="TSEQ" values="SEQ3__TSEQ"/>
            <bitfield caption="Boot Flash Complement Sequence Number bits" mask="0xffff0000L" name="CSEQ" values="SEQ3__CSEQ"/>
         </register>
      </register-group>
      <value-group caption="UserID" name="DEVCFG3__USERID">
         <value caption="User ID" name=""/>
      </value-group>
      <value-group caption="Ethernet MII Enable Configuration bit" name="DEVCFG3__FMIIEN">
         <value caption="RMII Enabled" name="OFF" value="0x0"/>
         <value caption="MII Enabled" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="Ethernet I/O Pin Selection Configuration bit" name="DEVCFG3__FETHIO">
         <value caption="Alternate Ethernet I/O" name="OFF" value="0x0"/>
         <value caption="Default Ethernet I/O" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="Permission Group Lock One Way Configuration bit" name="DEVCFG3__PGL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1"/>
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Module Disable Configuration bit" name="DEVCFG3__PMDL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1"/>
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Pin Select Configuration bit" name="DEVCFG3__IOL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1"/>
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="USB USBID Selection bit" name="DEVCFG3__FUSBIDIO">
         <value caption="Controlled by Port Function" name="OFF" value="0x0"/>
         <value caption="Controlled by the USB Module" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="PLL Input Divider bits" name="DEVCFG2__FPLLIDIV">
         <value caption="1x Divider" name="DIV_1" value="0x0"/>
         <value caption="2x Divider" name="DIV_2" value="0x1"/>
         <value caption="3x Divider" name="DIV_3" value="0x2"/>
         <value caption="4x Divider" name="DIV_4" value="0x3"/>
         <value caption="5x Divider" name="DIV_5" value="0x4"/>
         <value caption="6x Divider" name="DIV_6" value="0x5"/>
         <value caption="7x Divider" name="DIV_7" value="0x6"/>
         <value caption="8x Divider" name="DIV_8" value="0x7"/>
      </value-group>
      <value-group caption="System PLL Divided Input Clock Frequency Range bits" name="DEVCFG2__FPLLRNG">
         <value caption="Bypass" name="RANGE_BYPASS" value="0x0"/>
         <value caption="5-10 MHz Input" name="RANGE_5_10_MHZ" value="0x1"/>
         <value caption="8-16 MHz Input" name="RANGE_8_16_MHZ" value="0x2"/>
         <value caption="13-26 MHz Input" name="RANGE_13_26_MHZ" value="0x3"/>
         <value caption="21-42 MHz Input" name="RANGE_21_42_MHZ" value="0x4"/>
         <value caption="34-68 MHz Input" name="RANGE_34_68_MHZ" value="0x5"/>
      </value-group>
      <value-group caption="System PLL Input Clock Select bit" name="DEVCFG2__FPLLICLK">
         <value caption="FRC is input to the System PLL" name="PLL_FRC" value="0x1"/>
         <value caption="POSC is input to the System PLL" name="PLL_POSC" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Feedback Divider bits" name="DEVCFG2__FPLLMULT">
         <value caption="PLL Multiply by 1" name="MUL_1" value="0x0"/>
         <value caption="PLL Multiply by 2" name="MUL_2" value="0x1"/>
         <value caption="PLL Multiply by 3" name="MUL_3" value="0x2"/>
         <value caption="PLL Multiply by 4" name="MUL_4" value="0x3"/>
         <value caption="PLL Multiply by 5" name="MUL_5" value="0x4"/>
         <value caption="PLL Multiply by 6" name="MUL_6" value="0x5"/>
         <value caption="PLL Multiply by 7" name="MUL_7" value="0x6"/>
         <value caption="PLL Multiply by 8" name="MUL_8" value="0x7"/>
         <value caption="PLL Multiply by 9" name="MUL_9" value="0x8"/>
         <value caption="PLL Multiply by 10" name="MUL_10" value="0x9"/>
         <value caption="PLL Multiply by 11" name="MUL_11" value="0xa"/>
         <value caption="PLL Multiply by 12" name="MUL_12" value="0xb"/>
         <value caption="PLL Multiply by 13" name="MUL_13" value="0xc"/>
         <value caption="PLL Multiply by 14" name="MUL_14" value="0xd"/>
         <value caption="PLL Multiply by 15" name="MUL_15" value="0xe"/>
         <value caption="PLL Multiply by 16" name="MUL_16" value="0xf"/>
         <value caption="PLL Multiply by 17" name="MUL_17" value="0x10"/>
         <value caption="PLL Multiply by 18" name="MUL_18" value="0x11"/>
         <value caption="PLL Multiply by 19" name="MUL_19" value="0x12"/>
         <value caption="PLL Multiply by 20" name="MUL_20" value="0x13"/>
         <value caption="PLL Multiply by 21" name="MUL_21" value="0x14"/>
         <value caption="PLL Multiply by 22" name="MUL_22" value="0x15"/>
         <value caption="PLL Multiply by 23" name="MUL_23" value="0x16"/>
         <value caption="PLL Multiply by 24" name="MUL_24" value="0x17"/>
         <value caption="PLL Multiply by 25" name="MUL_25" value="0x18"/>
         <value caption="PLL Multiply by 26" name="MUL_26" value="0x19"/>
         <value caption="PLL Multiply by 27" name="MUL_27" value="0x1a"/>
         <value caption="PLL Multiply by 28" name="MUL_28" value="0x1b"/>
         <value caption="PLL Multiply by 29" name="MUL_29" value="0x1c"/>
         <value caption="PLL Multiply by 30" name="MUL_30" value="0x1d"/>
         <value caption="PLL Multiply by 31" name="MUL_31" value="0x1e"/>
         <value caption="PLL Multiply by 32" name="MUL_32" value="0x1f"/>
         <value caption="PLL Multiply by 33" name="MUL_33" value="0x20"/>
         <value caption="PLL Multiply by 34" name="MUL_34" value="0x21"/>
         <value caption="PLL Multiply by 35" name="MUL_35" value="0x22"/>
         <value caption="PLL Multiply by 36" name="MUL_36" value="0x23"/>
         <value caption="PLL Multiply by 37" name="MUL_37" value="0x24"/>
         <value caption="PLL Multiply by 38" name="MUL_38" value="0x25"/>
         <value caption="PLL Multiply by 39" name="MUL_39" value="0x26"/>
         <value caption="PLL Multiply by 40" name="MUL_40" value="0x27"/>
         <value caption="PLL Multiply by 41" name="MUL_41" value="0x28"/>
         <value caption="PLL Multiply by 42" name="MUL_42" value="0x29"/>
         <value caption="PLL Multiply by 43" name="MUL_43" value="0x2a"/>
         <value caption="PLL Multiply by 44" name="MUL_44" value="0x2b"/>
         <value caption="PLL Multiply by 45" name="MUL_45" value="0x2c"/>
         <value caption="PLL Multiply by 46" name="MUL_46" value="0x2d"/>
         <value caption="PLL Multiply by 47" name="MUL_47" value="0x2e"/>
         <value caption="PLL Multiply by 48" name="MUL_48" value="0x2f"/>
         <value caption="PLL Multiply by 49" name="MUL_49" value="0x30"/>
         <value caption="PLL Multiply by 50" name="MUL_50" value="0x31"/>
         <value caption="PLL Multiply by 51" name="MUL_51" value="0x32"/>
         <value caption="PLL Multiply by 52" name="MUL_52" value="0x33"/>
         <value caption="PLL Multiply by 53" name="MUL_53" value="0x34"/>
         <value caption="PLL Multiply by 54" name="MUL_54" value="0x35"/>
         <value caption="PLL Multiply by 55" name="MUL_55" value="0x36"/>
         <value caption="PLL Multiply by 56" name="MUL_56" value="0x37"/>
         <value caption="PLL Multiply by 57" name="MUL_57" value="0x38"/>
         <value caption="PLL Multiply by 58" name="MUL_58" value="0x39"/>
         <value caption="PLL Multiply by 59" name="MUL_59" value="0x3a"/>
         <value caption="PLL Multiply by 60" name="MUL_60" value="0x3b"/>
         <value caption="PLL Multiply by 61" name="MUL_61" value="0x3c"/>
         <value caption="PLL Multiply by 62" name="MUL_62" value="0x3d"/>
         <value caption="PLL Multiply by 63" name="MUL_63" value="0x3e"/>
         <value caption="PLL Multiply by 64" name="MUL_64" value="0x3f"/>
         <value caption="PLL Multiply by 65" name="MUL_65" value="0x40"/>
         <value caption="PLL Multiply by 66" name="MUL_66" value="0x41"/>
         <value caption="PLL Multiply by 67" name="MUL_67" value="0x42"/>
         <value caption="PLL Multiply by 68" name="MUL_68" value="0x43"/>
         <value caption="PLL Multiply by 69" name="MUL_69" value="0x44"/>
         <value caption="PLL Multiply by 70" name="MUL_70" value="0x45"/>
         <value caption="PLL Multiply by 71" name="MUL_71" value="0x46"/>
         <value caption="PLL Multiply by 72" name="MUL_72" value="0x47"/>
         <value caption="PLL Multiply by 73" name="MUL_73" value="0x48"/>
         <value caption="PLL Multiply by 74" name="MUL_74" value="0x49"/>
         <value caption="PLL Multiply by 75" name="MUL_75" value="0x4a"/>
         <value caption="PLL Multiply by 76" name="MUL_76" value="0x4b"/>
         <value caption="PLL Multiply by 77" name="MUL_77" value="0x4c"/>
         <value caption="PLL Multiply by 78" name="MUL_78" value="0x4d"/>
         <value caption="PLL Multiply by 79" name="MUL_79" value="0x4e"/>
         <value caption="PLL Multiply by 80" name="MUL_80" value="0x4f"/>
         <value caption="PLL Multiply by 81" name="MUL_81" value="0x50"/>
         <value caption="PLL Multiply by 82" name="MUL_82" value="0x51"/>
         <value caption="PLL Multiply by 83" name="MUL_83" value="0x52"/>
         <value caption="PLL Multiply by 84" name="MUL_84" value="0x53"/>
         <value caption="PLL Multiply by 85" name="MUL_85" value="0x54"/>
         <value caption="PLL Multiply by 86" name="MUL_86" value="0x55"/>
         <value caption="PLL Multiply by 87" name="MUL_87" value="0x56"/>
         <value caption="PLL Multiply by 88" name="MUL_88" value="0x57"/>
         <value caption="PLL Multiply by 89" name="MUL_89" value="0x58"/>
         <value caption="PLL Multiply by 90" name="MUL_90" value="0x59"/>
         <value caption="PLL Multiply by 91" name="MUL_91" value="0x5a"/>
         <value caption="PLL Multiply by 92" name="MUL_92" value="0x5b"/>
         <value caption="PLL Multiply by 93" name="MUL_93" value="0x5c"/>
         <value caption="PLL Multiply by 94" name="MUL_94" value="0x5d"/>
         <value caption="PLL Multiply by 95" name="MUL_95" value="0x5e"/>
         <value caption="PLL Multiply by 96" name="MUL_96" value="0x5f"/>
         <value caption="PLL Multiply by 97" name="MUL_97" value="0x60"/>
         <value caption="PLL Multiply by 98" name="MUL_98" value="0x61"/>
         <value caption="PLL Multiply by 99" name="MUL_99" value="0x62"/>
         <value caption="PLL Multiply by 100" name="MUL_100" value="0x63"/>
         <value caption="PLL Multiply by 101" name="MUL_101" value="0x64"/>
         <value caption="PLL Multiply by 102" name="MUL_102" value="0x65"/>
         <value caption="PLL Multiply by 103" name="MUL_103" value="0x66"/>
         <value caption="PLL Multiply by 104" name="MUL_104" value="0x67"/>
         <value caption="PLL Multiply by 105" name="MUL_105" value="0x68"/>
         <value caption="PLL Multiply by 106" name="MUL_106" value="0x69"/>
         <value caption="PLL Multiply by 107" name="MUL_107" value="0x6a"/>
         <value caption="PLL Multiply by 108" name="MUL_108" value="0x6b"/>
         <value caption="PLL Multiply by 109" name="MUL_109" value="0x6c"/>
         <value caption="PLL Multiply by 110" name="MUL_110" value="0x6d"/>
         <value caption="PLL Multiply by 111" name="MUL_111" value="0x6e"/>
         <value caption="PLL Multiply by 112" name="MUL_112" value="0x6f"/>
         <value caption="PLL Multiply by 113" name="MUL_113" value="0x70"/>
         <value caption="PLL Multiply by 114" name="MUL_114" value="0x71"/>
         <value caption="PLL Multiply by 115" name="MUL_115" value="0x72"/>
         <value caption="PLL Multiply by 116" name="MUL_116" value="0x73"/>
         <value caption="PLL Multiply by 117" name="MUL_117" value="0x74"/>
         <value caption="PLL Multiply by 118" name="MUL_118" value="0x75"/>
         <value caption="PLL Multiply by 119" name="MUL_119" value="0x76"/>
         <value caption="PLL Multiply by 120" name="MUL_120" value="0x77"/>
         <value caption="PLL Multiply by 121" name="MUL_121" value="0x78"/>
         <value caption="PLL Multiply by 122" name="MUL_122" value="0x79"/>
         <value caption="PLL Multiply by 123" name="MUL_123" value="0x7a"/>
         <value caption="PLL Multiply by 124" name="MUL_124" value="0x7b"/>
         <value caption="PLL Multiply by 125" name="MUL_125" value="0x7c"/>
         <value caption="PLL Multiply by 126" name="MUL_126" value="0x7d"/>
         <value caption="PLL Multiply by 127" name="MUL_127" value="0x7e"/>
         <value caption="PLL Multiply by 128" name="MUL_128" value="0x7f"/>
      </value-group>
      <value-group caption="Default System PLL Output Divisor bits" name="DEVCFG2__FPLLODIV">
         <value caption="2x Divider" name="DIV_2" value="0x1"/>
         <value caption="4x Divider" name="DIV_4" value="0x2"/>
         <value caption="8x Divider" name="DIV_8" value="0x3"/>
         <value caption="16x Divider" name="DIV_16" value="0x4"/>
         <value caption="32x Divider" name="DIV_32" value="0x7"/>
      </value-group>
      <value-group caption="USB PLL Input Frequency Select bit" name="DEVCFG2__UPLLFSEL">
         <value caption="USB PLL input is 24 MHz" name="FREQ_24MHZ" value="0x1"/>
         <value caption="USB PLL input is 12 MHz" name="FREQ_12MHZ" value="0x0"/>
      </value-group>
      <value-group caption="Oscillator Selection bits" name="DEVCFG1__FNOSC">
         <value caption="FRC divided by FRCDIV bits" name="FRCDIV" value="0x0"/>
         <value caption="System PLL" name="SPLL" value="0x1"/>
         <value caption="Primary Osc (HS,EC)" name="POSC" value="0x2"/>
         <value caption="Low Power Secondary Osc (SOSC)" name="SOSC" value="0x4"/>
         <value caption="Low Power RC Osc (LPRC)" name="LPRC" value="0x5"/>
      </value-group>
      <value-group caption="Deadman Timer Count Window Interval bits" name="DEVCFG1__DMTINTV">
         <value caption="Window/Interval value is zero" name="WIN_0" value="0x0"/>
         <value caption="Window/Interval value is 1/2 counter value" name="WIN_1_2" value="0x1"/>
         <value caption="Window/Interval value is 3/4 counter value" name="WIN_3_4" value="0x2"/>
         <value caption="Window/Interval value is 7/8 counter value" name="WIN_7_8" value="0x3"/>
         <value caption="Window/Interval value is 15/16 counter value" name="WIN_15_16" value="0x4"/>
         <value caption="Window/Interval value is 31/32 counter value" name="WIN_31_32" value="0x5"/>
         <value caption="Window/Interval value is 63/64 counter value" name="WIN_63_64" value="0x6"/>
         <value caption="Window/Interval value is 127/128 counter value" name="WIN_127_128" value="0x7"/>
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="DEVCFG1__FSOSCEN">
         <value caption="Disable SOSC" name="OFF" value="0x0"/>
         <value caption="Enable SOSC" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="Internal External Switchover bit" name="DEVCFG1__IESO">
         <value caption="Internal External Switchover mode is disabled" name="OFF" value="0x0"/>
         <value caption="Internal External Switchover mode is enabled" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="Primary Oscillator Configuration bits" name="DEVCFG1__POSCMOD">
         <value caption="EC mode selected" name="EC" value="0x0"/>
         <value caption="HS Oscillator mode selected" name="HS" value="0x2"/>
         <value caption="POSC disabled" name="OFF" value="0x3"/>
      </value-group>
      <value-group caption="CLKO Enable Configuration bit" name="DEVCFG1__OSCIOFNC">
         <value caption="CLKO output disabled" name="OFF" value="0x1"/>
         <value caption="CLKO output signal active on the OSC2 pin" name="ON" value="0x0"/>
      </value-group>
      <value-group caption="Clock Switching and Monitoring Selection Configuration bits" name="DEVCFG1__FCKSM">
         <value caption="Clock Switch Disabled, FSCM Disabled" name="CSDCMD" value="0x0"/>
         <value caption="Clock Switch Enabled, FSCM Disabled" name="CSECMD" value="0x1"/>
         <value caption="Clock Switch Disabled, FSCM Enabled" name="CSDCME" value="0x2"/>
         <value caption="Clock Switch Enabled, FSCM Enabled" name="CSECME" value="0x3"/>
      </value-group>
      <value-group caption="Watchdog Timer Postscale Select bits" name="DEVCFG1__WDTPS">
         <value caption="1:1" name="PS1" value="0x0"/>
         <value caption="1:2" name="PS2" value="0x1"/>
         <value caption="1:4" name="PS4" value="0x2"/>
         <value caption="1:8" name="PS8" value="0x3"/>
         <value caption="1:16" name="PS16" value="0x4"/>
         <value caption="1:32" name="PS32" value="0x5"/>
         <value caption="1:64" name="PS64" value="0x6"/>
         <value caption="1:128" name="PS128" value="0x7"/>
         <value caption="1:256" name="PS256" value="0x8"/>
         <value caption="1:512" name="PS512" value="0x9"/>
         <value caption="1:1024" name="PS1024" value="0xa"/>
         <value caption="1:2048" name="PS2048" value="0xb"/>
         <value caption="1:4096" name="PS4096" value="0xc"/>
         <value caption="1:8192" name="PS8192" value="0xd"/>
         <value caption="1:16384" name="PS16384" value="0xe"/>
         <value caption="1:32768" name="PS32768" value="0xf"/>
         <value caption="1:65536" name="PS65536" value="0x10"/>
         <value caption="1:131072" name="PS131072" value="0x11"/>
         <value caption="1:262144" name="PS262144" value="0x12"/>
         <value caption="1:524288" name="PS524288" value="0x13"/>
         <value caption="1:1048576" name="PS1048576" value="0x14"/>
      </value-group>
      <value-group caption="Watchdog Timer Stop During Flash Programming bit" name="DEVCFG1__WDTSPGM">
         <value caption="WDT runs during Flash programming" name="RUN" value="0x0"/>
         <value caption="WDT stops during Flash programming" name="STOP" value="0x1"/>
      </value-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="DEVCFG1__WINDIS">
         <value caption="Watchdog Timer is in non-Window mode" name="NORMAL" value="0x1"/>
         <value caption="Watchdog Timer is in Window mode" name="WINDOW" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="DEVCFG1__FWDTEN">
         <value caption="Watchdog Timer is not enabled; it can be enabled in software" name="OFF" value="0x0"/>
         <value caption="Watchdog Timer is enabled and cannot be disabled by software" name="ON" value="0x1"/>
      </value-group>
      <value-group caption="Watchdog Timer Window Size bits" name="DEVCFG1__FWDTWINSZ">
         <value caption="Window size is 25%" name="WINSZ_25" value="0x3"/>
         <value caption="Window size is 37.5%" name="WINSZ_37" value="0x2"/>
         <value caption="Window size is 50%" name="WINSZ_50" value="0x1"/>
         <value caption="Window size is 75%" name="WINSZ_75" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Count Select bits" name="DEVCFG1__DMTCNT">
         <value caption="2^8 (256)" name="DMT8" value="0x0"/>
         <value caption="2^9 (512)" name="DMT9" value="0x1"/>
         <value caption="2^10 (1024)" name="DMT10" value="0x2"/>
         <value caption="2^11 (2048)" name="DMT11" value="0x3"/>
         <value caption="2^12 (4096)" name="DMT12" value="0x4"/>
         <value caption="2^13 (8192)" name="DMT13" value="0x5"/>
         <value caption="2^14 (16384)" name="DMT14" value="0x6"/>
         <value caption="2^15 (32768)" name="DMT15" value="0x7"/>
         <value caption="2^16 (65536)" name="DMT16" value="0x8"/>
         <value caption="2^17 (131072)" name="DMT17" value="0x9"/>
         <value caption="2^18 (262144)" name="DMT18" value="0xa"/>
         <value caption="2^19 (524288)" name="DMT19" value="0xb"/>
         <value caption="2^20 (1048576)" name="DMT20" value="0xc"/>
         <value caption="2^21 (2097152)" name="DMT21" value="0xd"/>
         <value caption="2^22 (4194304)" name="DMT22" value="0xe"/>
         <value caption="2^23 (8388608)" name="DMT23" value="0xf"/>
         <value caption="2^24 (16777216)" name="DMT24" value="0x10"/>
         <value caption="2^25 (33554432)" name="DMT25" value="0x11"/>
         <value caption="2^26 (67108864)" name="DMT26" value="0x12"/>
         <value caption="2^27 (134217728)" name="DMT27" value="0x13"/>
         <value caption="2^28 (268435456)" name="DMT28" value="0x14"/>
         <value caption="2^29 (536870912)" name="DMT29" value="0x15"/>
         <value caption="2^30 (1073741824)" name="DMT30" value="0x16"/>
         <value caption="2^31 (2147483648)" name="DMT31" value="0x17"/>
      </value-group>
      <value-group caption="Deadman Timer enable bit" name="DEVCFG1__FDMTEN">
         <value caption="Deadman Timer is enabled and cannot be disabled by software" name="ON" value="0x1"/>
         <value caption="Deadman Timer is disabled and can be enabled by software" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Background Debugger Enable bits" name="DEVCFG0__DEBUG">
         <value caption="Debugger is enabled" name="ON" value="0x0"/>
         <value caption="Debugger is disabled" name="OFF" value="0x3"/>
      </value-group>
      <value-group caption="JTAG Enable bit" name="DEVCFG0__JTAGEN">
         <value caption="JTAG Port Enabled" name="ON" value="0x1"/>
         <value caption="JTAG Disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="In-Circuit Emulator/Debugger Communication Channel Select bits" name="DEVCFG0__ICESEL">
         <value caption="PGEC1/PGED1 pair is used" name="ICS_PGx1" value="0x3"/>
         <value caption="PGEC2/PGED2 pair is used" name="ICS_PGx2" value="0x2"/>
      </value-group>
      <value-group caption="Trace Enable bit" name="DEVCFG0__TRCEN">
         <value caption="Trace features in the CPU are enabled" name="ON" value="0x1"/>
         <value caption="Trace features in the CPU are disabled" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Boot ISA Selection bit" name="DEVCFG0__BOOTISA">
         <value caption="Boot code and Exception code is MIPS32" name="MIPS32" value="0x1"/>
         <value caption="Boot code and Exception code is microMIPS" name="MICROMIPS" value="0x0"/>
      </value-group>
      <value-group caption="Dynamic Flash ECC Configuration bits" name="DEVCFG0__FECCCON">
         <value caption="Flash ECC is enabled (ECCCON bits are locked)" name="ON" value="0x0"/>
         <value caption="Dynamic Flash ECC is enabled (ECCCON bits are locked)" name="DYNAMIC" value="0x1"/>
         <value caption="ECC and Dynamic ECC are disabled (ECCCON bits are locked)" name="OFF_LOCKED" value="0x2"/>
         <value caption="ECC and Dynamic ECC are disabled (ECCCON bits are writable)" name="OFF_UNLOCKED" value="0x3"/>
      </value-group>
      <value-group caption="Flash Sleep Mode bit" name="DEVCFG0__FSLEEP">
         <value caption="Flash is powered down when the device is in Sleep mode" name="OFF" value="0x1"/>
         <value caption="Flash power down is controlled by the VREGS bit" name="VREGS" value="0x0"/>
      </value-group>
      <value-group caption="Debug Mode CPU Access Permission" name="DEVCFG0__DBGPER">
         <value caption="Allow CPU access to Permission Group 2 permission regions" name="ALLOW_PG2" value="0x4"/>
         <value caption="Allow CPU access to Permission Group 1 permission regions" name="ALLOW_PG1" value="0x2"/>
         <value caption="Allow CPU access to Permission Group 0 permission regions" name="ALLOW_PG0" value="0x1"/>
         <value caption="PG0: Allow PG1: Allow PG2: Deny" name="PG_1_0" value="0x3"/>
         <value caption="PG0: Allow PG1: Deny PG2: Allow" name="PG_2_0" value="0x5"/>
         <value caption="PG0: Deny PG1: Allow PG2: Allow" name="PG_2_1" value="0x6"/>
         <value caption="Allow CPU access to all permission regions" name="PG_ALL" value="0x7"/>
         <value caption="Deny CPU access to all permission regions" name="PG_NONE" value="0x0"/>
      </value-group>
      <value-group caption="Soft Master Clear Enable bit" name="DEVCFG0__SMCLR">
         <value caption="MCLR pin generates a normal system Reset" name="MCLR_NORM" value="0x1"/>
         <value caption="MCLR pin generates an emulated POR Reset" name="MCLR_POR" value="0x0"/>
      </value-group>
      <value-group caption="Secondary Oscillator Gain Control bits" name="DEVCFG0__SOSCGAIN">
         <value caption="Gain Level 3 (highest)" name="GAIN_LEVEL_3" value="0x3"/>
         <value caption="Gain Level 2" name="GAIN_LEVEL_2" value="0x2"/>
         <value caption="Gain Level 0 (lowest)" name="GAIN_LEVEL_0" value="0x0"/>
         <value caption="Gain Level 1" name="GAIN_LEVEL_1" value="0x1"/>
      </value-group>
      <value-group caption="Secondary Oscillator Boost Kick Start Enable bit" name="DEVCFG0__SOSCBOOST">
         <value caption="Boost the kick start of the oscillator" name="ON" value="0x1"/>
         <value caption="Normal start of the oscillator" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="Primary Oscillator Gain Control bits" name="DEVCFG0__POSCGAIN">
         <value caption="Gain level 3 (Highest)" name="GAIN_LEVEL_3" value="0x3"/>
         <value caption="Gain level 2" name="GAIN_LEVEL_2" value="0x2"/>
         <value caption="Gain level 1" name="GAIN_LEVEL_1" value="0x1"/>
         <value caption="Gain level 0 (Lowest)" name="GAIN_LEVEL_0" value="0x0"/>
      </value-group>
      <value-group caption="Primary Oscillator Boost Kick Start Enable bit" name="DEVCFG0__POSCBOOST">
         <value caption="Boost the kick start of the oscillator" name="ON" value="0x1"/>
         <value caption="Normal start of the oscillator" name="OFF" value="0x0"/>
      </value-group>
      <value-group caption="EJTAG Boot Enable bit" name="DEVCFG0__EJTAGBEN">
         <value caption="Normal EJTAG functionality" name="NORMAL" value="0x1"/>
         <value caption="Reduced EJTAG functionality" name="REDUCED" value="0x0"/>
      </value-group>
      <value-group caption="Code-Protect bit" name="DEVCP0__CP">
         <value caption="Protection Enabled" name="ON" value="0x0"/>
         <value caption="Protection Disabled" name="OFF" value="0x1"/>
      </value-group>
      <value-group caption="Boot Flash True Sequence Number bits" name="SEQ3__TSEQ">
         <value caption="Boot Flash True Sequence Number" name=""/>
      </value-group>
      <value-group caption="Boot Flash Complement Sequence Number bits" name="SEQ3__CSEQ">
         <value caption="Boot Flash Complement Sequence Number" name=""/>
      </value-group>
   </module>
   <module caption="" id="02508" name="ADCHS" version="1">
      <register-group name="ADCHS">
         <register caption="ADC Control Register 1" name="ADCCON1" initval="0x00601000" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000007" name="DMABL"/>
            <bitfield caption="Scan Trigger High Level/Positive Edge Sensitivity bit" mask="0x00000008" name="STRGLVL" values="ADCCON1__STRGLVL"/>
            <bitfield caption="Interrupt Vector Shift bits" mask="0x00000070" name="IRQVS" values="ADCCON1__IRQVS"/>
            <bitfield caption="Fast Synchronous Peripheral Clock to ADC Control Clock bit" mask="0x00000200" name="FSPBCLKEN" values="ADCCON1__FSPBCLKEN"/>
            <bitfield caption="Fast Synchronous System Clock to ADC Control Clock bit" mask="0x00000400" name="FSSCLKEN" values="ADCCON1__FSSCLKEN"/>
            <bitfield caption="Capacitive Voltage Division Enable bit" mask="0x00000800" name="CVDEN" values="ADCCON1__CVDEN"/>
            <bitfield caption="Analog Input Charge Pump Enable bit - see datasheet" mask="0x00001000" name="AICPMPEN" values="ADCCON1__AICPMPEN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="ADCCON1__SIDL"/>
            <bitfield caption="ADC Module Enable bit" mask="0x00008000" name="ON" values="ADCCON1__ON"/>
            <bitfield caption="Scan Trigger Source Select bits" mask="0x001F0000" name="STRGSRC" values="ADCCON1__STRGSRC"/>
            <bitfield caption="Shared ADC Resolution bits" mask="0x00600000" name="SELRES" values="ADCCON1__SELRES"/>
            <bitfield caption="Fractional Data Output Format bit" mask="0x00800000" name="FRACT" values="ADCCON1__FRACT"/>
            <bitfield caption="Turbo Slave ADCx bits" mask="0x07000000" name="TRBSLV" values="ADCCON1__TRBSLV"/>
            <bitfield caption="Turbo Master ADCx bits" mask="0x38000000" name="TRBMST" values="ADCCON1__TRBMST"/>
            <bitfield caption="Turbo Channel Error Status bit" mask="0x40000000" name="TRBERR" values="ADCCON1__TRBERR"/>
            <bitfield caption="Turbo Channel Enable bit" mask="0x80000000" name="TRBEN" values="ADCCON1__TRBEN"/>
         </register>
         <register caption="ADC Control Register 2" name="ADCCON2" offset="0x4" rw="RW" size="4">
            <bitfield caption="Shared ADC Clock Divider bits" mask="0x0000007F" name="ADCDIV" values="ADCCON2__ADCDIV"/>
            <bitfield caption="Shared ADC Early Interrupt Select bits" mask="0x00000700" name="ADCEIS" values="ADCCON2__ADCEIS"/>
            <bitfield caption="Early Interrupt Request Override bit" mask="0x00001000" name="ADCEIOVR" values="ADCCON2__ADCEIOVR"/>
            <bitfield caption="End of Scan Interrupt Enable bit" mask="0x00002000" name="EOSIEN" values="ADCCON2__EOSIEN"/>
            <bitfield caption="Band Gap/VREF Voltage Fault Interrupt Enable bit" mask="0x00004000" name="REFFLTIEN" values="ADCCON2__REFFLTIEN"/>
            <bitfield caption="Band Gap/VREF Voltage Ready Interrupt Enable bit" mask="0x00008000" name="BGVRIEN" values="ADCCON2__BGVRIEN"/>
            <bitfield caption="Sample Time for the Shared ADC bits" mask="0x03FF0000" name="SAMC" values="ADCCON2__SAMC"/>
            <bitfield caption="Capacitor Voltage Divider Setting bit" mask="0x1C000000" name="CVDCPL" values="ADCCON2__CVDCPL"/>
            <bitfield caption="End of Scan Interrupt Status bit" mask="0x20000000" name="EOSRDY" values="ADCCON2__EOSRDY"/>
            <bitfield caption="Band Gap/ Vref / AVdd BOR Fault Status bit" mask="0x40000000" name="REFFLT" values="ADCCON2__REFFLT"/>
            <bitfield caption="Band Gap Voltage/ADC Reference Voltage Status bit" mask="0x80000000" name="BGVRRDY" values="ADCCON2__BGVRRDY"/>
         </register>
         <register caption="ADC Control Register 3" name="ADCCON3" offset="0x8" rw="RW" size="4">
            <bitfield caption="Analog Input Select bits" mask="0x0000003F" name="ADINSEL" values="ADCCON3__ADINSEL"/>
            <bitfield caption="Global Software Trigger bit" mask="0x00000040" name="GSWTRG" values="ADCCON3__GSWTRG"/>
            <bitfield caption="Global Level Software Trigger bit" mask="0x00000080" name="GLSWTRG" values="ADCCON3__GLSWTRG"/>
            <bitfield caption="Individual ADC Input Conversion Request bit" mask="0x00000100" name="RQCNVRT" values="ADCCON3__RQCNVRT"/>
            <bitfield caption="Class 2 and Class 3 Analog Input Sampling Enable bit" mask="0x00000200" name="SAMP" values="ADCCON3__SAMP"/>
            <bitfield caption="ADC Update Ready Status bit" mask="0x00000400" name="UPDRDY" values="ADCCON3__UPDRDY"/>
            <bitfield caption="Update Ready Interrupt Enable bit" mask="0x00000800" name="UPDIEN" values="ADCCON3__UPDIEN"/>
            <bitfield caption="Trigger Suspend bit" mask="0x00001000" name="TRGSUSP" values="ADCCON3__TRGSUSP"/>
            <bitfield caption="Voltage Reference Input Selection bits" mask="0x0000E000" name="VREFSEL" values="ADCCON3__VREFSEL"/>
            <bitfield caption="ADC0 Digital Enable bit" mask="0x00010000" name="DIGEN0" values="ADCCON3__DIGEN0"/>
            <bitfield caption="ADC1 Digital Enable bit" mask="0x00020000" name="DIGEN1" values="ADCCON3__DIGEN1"/>
            <bitfield caption="ADC2 Digital Enable bit" mask="0x00040000" name="DIGEN2" values="ADCCON3__DIGEN2"/>
            <bitfield caption="ADC3 Digital Enable bit" mask="0x00080000" name="DIGEN3" values="ADCCON3__DIGEN3"/>
            <bitfield caption="ADC4 Digital Enable bit" mask="0x00100000" name="DIGEN4" values="ADCCON3__DIGEN4"/>
            <bitfield mask="0x00200000" name="DIGEN5"/>
            <bitfield mask="0x00400000" name="DIGEN6"/>
            <bitfield caption="Shared ADC Digital Enable bit" mask="0x00800000" name="DIGEN7" values="ADCCON3__DIGEN7"/>
            <bitfield caption="Analog-to-Digital Control Clock Divider bits" mask="0x3F000000" name="CONCLKDIV" values="ADCCON3__CONCLKDIV"/>
            <bitfield caption="Analog-to-Digital Clock Source bits" mask="0xC0000000" name="ADCSEL" values="ADCCON3__ADCSEL"/>
         </register>
         <register caption="ADC Triggering Mode for Dedicated ADC Register" name="ADCTRGMODE" offset="0xc" rw="RW" size="4">
            <bitfield caption="ADC0 Synchronous Sampling bit" mask="0x00000001" name="SSAMPEN0" values="ADCTRGMODE__SSAMPEN0"/>
            <bitfield caption="ADC1 Synchronous Sampling bit" mask="0x00000002" name="SSAMPEN1" values="ADCTRGMODE__SSAMPEN1"/>
            <bitfield caption="ADC2Synchronous Sampling bit" mask="0x00000004" name="SSAMPEN2" values="ADCTRGMODE__SSAMPEN2"/>
            <bitfield caption="ADC3 Synchronous Sampling bit" mask="0x00000008" name="SSAMPEN3" values="ADCTRGMODE__SSAMPEN3"/>
            <bitfield caption="ADC4 Synchronous Sampling bit" mask="0x00000010" name="SSAMPEN4" values="ADCTRGMODE__SSAMPEN4"/>
            <bitfield mask="0x00000020" name="SSAMPEN5"/>
            <bitfield mask="0x00000040" name="SSAMPEN6"/>
            <bitfield caption="ADC0 Presynchronized Triggers bit" mask="0x00000100" name="STRGEN0" values="ADCTRGMODE__STRGEN0"/>
            <bitfield caption="ADC1 Presynchronized Triggers bit" mask="0x00000200" name="STRGEN1" values="ADCTRGMODE__STRGEN1"/>
            <bitfield caption="ADC2 Presynchronized Triggers bit" mask="0x00000400" name="STRGEN2" values="ADCTRGMODE__STRGEN2"/>
            <bitfield caption="ADC3 Presynchronized Triggers bit" mask="0x00000800" name="STRGEN3" values="ADCTRGMODE__STRGEN3"/>
            <bitfield caption="ADC4 Presynchronized Triggers bit" mask="0x00001000" name="STRGEN4" values="ADCTRGMODE__STRGEN4"/>
            <bitfield mask="0x00002000" name="STRGEN5"/>
            <bitfield mask="0x00004000" name="STRGEN6"/>
            <bitfield caption="ADC0 Analog Input Select bit" mask="0x00030000" name="SH0ALT" values="ADCTRGMODE__SH0ALT"/>
            <bitfield caption="ADC1 Analog Input Select bit" mask="0x000C0000" name="SH1ALT" values="ADCTRGMODE__SH1ALT"/>
            <bitfield caption="ADC2 Analog Input Select bit" mask="0x00300000" name="SH2ALT" values="ADCTRGMODE__SH2ALT"/>
            <bitfield caption="ADC3 Analog Input Select bit" mask="0x00C00000" name="SH3ALT" values="ADCTRGMODE__SH3ALT"/>
            <bitfield caption="ADC4 Analog Input Select bit" mask="0x03000000" name="SH4ALT" values="ADCTRGMODE__SH4ALT"/>
            <bitfield mask="0x0C000000" name="SH5ALT"/>
            <bitfield mask="0x30000000" name="SH6ALT"/>
         </register>
         <register caption="ADC Input Mode Control Register 1" name="ADCIMCON1" offset="0x10" rw="RW" size="4">
            <bitfield caption="AN0 Signed Data Mode bit" mask="0x00000001" name="SIGN0" values="ADCIMCON1__SIGN0"/>
            <bitfield caption="AN0 Mode bit" mask="0x00000002" name="DIFF0" values="ADCIMCON1__DIFF0"/>
            <bitfield caption="AN1 Signed Data Mode bit" mask="0x00000004" name="SIGN1" values="ADCIMCON1__SIGN1"/>
            <bitfield caption="AN1 Mode bit" mask="0x00000008" name="DIFF1" values="ADCIMCON1__DIFF1"/>
            <bitfield caption="AN2 Signed Data Mode bit" mask="0x00000010" name="SIGN2" values="ADCIMCON1__SIGN2"/>
            <bitfield caption="AN2 Mode bit" mask="0x00000020" name="DIFF2" values="ADCIMCON1__DIFF2"/>
            <bitfield caption="AN3 Signed Data Mode bit" mask="0x00000040" name="SIGN3" values="ADCIMCON1__SIGN3"/>
            <bitfield caption="AN3 Mode bit" mask="0x00000080" name="DIFF3" values="ADCIMCON1__DIFF3"/>
            <bitfield caption="AN4 Signed Data Mode bit" mask="0x00000100" name="SIGN4" values="ADCIMCON1__SIGN4"/>
            <bitfield caption="AN4 Mode bit" mask="0x00000200" name="DIFF4" values="ADCIMCON1__DIFF4"/>
            <bitfield caption="AN5 Signed Data Mode bit" mask="0x00000400" name="SIGN5" values="ADCIMCON1__SIGN5"/>
            <bitfield caption="AN5 Mode bit" mask="0x00000800" name="DIFF5" values="ADCIMCON1__DIFF5"/>
            <bitfield caption="AN6 Signed Data Mode bit" mask="0x00001000" name="SIGN6" values="ADCIMCON1__SIGN6"/>
            <bitfield caption="AN6 Mode bit" mask="0x00002000" name="DIFF6" values="ADCIMCON1__DIFF6"/>
            <bitfield caption="AN7 Signed Data Mode bit" mask="0x00004000" name="SIGN7" values="ADCIMCON1__SIGN7"/>
            <bitfield caption="AN7 Mode bit" mask="0x00008000" name="DIFF7" values="ADCIMCON1__DIFF7"/>
            <bitfield caption="AN8 Signed Data Mode bit" mask="0x00010000" name="SIGN8" values="ADCIMCON1__SIGN8"/>
            <bitfield caption="AN 8 Mode bit" mask="0x00020000" name="DIFF8" values="ADCIMCON1__DIFF8"/>
            <bitfield caption="AN9 Signed Data Mode bit" mask="0x00040000" name="SIGN9" values="ADCIMCON1__SIGN9"/>
            <bitfield caption="AN9 Mode bit" mask="0x00080000" name="DIFF9" values="ADCIMCON1__DIFF9"/>
            <bitfield caption="AN10 Signed Data Mode bit" mask="0x00100000" name="SIGN10" values="ADCIMCON1__SIGN10"/>
            <bitfield caption="AN10 Mode bit" mask="0x00200000" name="DIFF10" values="ADCIMCON1__DIFF10"/>
            <bitfield caption="AN11 Signed Data Mode bit" mask="0x00400000" name="SIGN11" values="ADCIMCON1__SIGN11"/>
            <bitfield caption="AN11 Mode bit" mask="0x00800000" name="DIFF11" values="ADCIMCON1__DIFF11"/>
            <bitfield caption="AN12 Signed Data Mode bit" mask="0x01000000" name="SIGN12" values="ADCIMCON1__SIGN12"/>
            <bitfield caption="AN12 Mode bit" mask="0x02000000" name="DIFF12" values="ADCIMCON1__DIFF12"/>
            <bitfield caption="AN13 Signed Data Mode bit" mask="0x04000000" name="SIGN13" values="ADCIMCON1__SIGN13"/>
            <bitfield caption="AN13 Mode bit" mask="0x08000000" name="DIFF13" values="ADCIMCON1__DIFF13"/>
            <bitfield caption="AN14 Signed Data Mode bit" mask="0x10000000" name="SIGN14" values="ADCIMCON1__SIGN14"/>
            <bitfield caption="AN14 Mode bit" mask="0x20000000" name="DIFF14" values="ADCIMCON1__DIFF14"/>
            <bitfield caption="AN15 Signed Data Mode bit" mask="0x40000000" name="SIGN15" values="ADCIMCON1__SIGN15"/>
            <bitfield caption="AN15 Mode bit" mask="0x80000000" name="DIFF15" values="ADCIMCON1__DIFF15"/>
         </register>
         <register caption="ADC Input Mode Control Register 2" name="ADCIMCON2" offset="0x14" rw="RW" size="4">
            <bitfield caption="AN16 Signed Data Mode bit" mask="0x00000001" name="SIGN16" values="ADCIMCON2__SIGN16"/>
            <bitfield caption="AN16 Mode bit" mask="0x00000002" name="DIFF16" values="ADCIMCON2__DIFF16"/>
            <bitfield caption="AN17 Signed Data Mode bit" mask="0x00000004" name="SIGN17" values="ADCIMCON2__SIGN17"/>
            <bitfield caption="AN17 Mode bit" mask="0x00000008" name="DIFF17" values="ADCIMCON2__DIFF17"/>
            <bitfield caption="AN18 Signed Data Mode bit" mask="0x00000010" name="SIGN18" values="ADCIMCON2__SIGN18"/>
            <bitfield caption="AN18 Mode bit" mask="0x00000020" name="DIFF18" values="ADCIMCON2__DIFF18"/>
            <bitfield caption="AN19 Signed Data Mode bit" mask="0x00000040" name="SIGN19" values="ADCIMCON2__SIGN19"/>
            <bitfield caption="AN19 Mode bit" mask="0x00000080" name="DIFF19" values="ADCIMCON2__DIFF19"/>
            <bitfield caption="AN20 Signed Data Mode bit" mask="0x00000100" name="SIGN20" values="ADCIMCON2__SIGN20"/>
            <bitfield caption="AN20 Mode bit" mask="0x00000200" name="DIFF20" values="ADCIMCON2__DIFF20"/>
            <bitfield caption="AN21 Signed Data Mode bit" mask="0x00000400" name="SIGN21" values="ADCIMCON2__SIGN21"/>
            <bitfield caption="AN21 Mode bit" mask="0x00000800" name="DIFF21" values="ADCIMCON2__DIFF21"/>
            <bitfield caption="AN22 Signed Data Mode bit" mask="0x00001000" name="SIGN22" values="ADCIMCON2__SIGN22"/>
            <bitfield caption="AN22 Mode bit" mask="0x00002000" name="DIFF22" values="ADCIMCON2__DIFF22"/>
            <bitfield caption="AN23 Signed Data Mode bit" mask="0x00004000" name="SIGN23" values="ADCIMCON2__SIGN23"/>
            <bitfield caption="AN23 Mode bit" mask="0x00008000" name="DIFF23" values="ADCIMCON2__DIFF23"/>
            <bitfield caption="AN24 Signed Data Mode bit" mask="0x00010000" name="SIGN24" values="ADCIMCON2__SIGN24"/>
            <bitfield caption="AN24 Mode bit" mask="0x00020000" name="DIFF24" values="ADCIMCON2__DIFF24"/>
            <bitfield caption="AN25 Signed Data Mode bit" mask="0x00040000" name="SIGN25" values="ADCIMCON2__SIGN25"/>
            <bitfield caption="AN25 Mode bit" mask="0x00080000" name="DIFF25" values="ADCIMCON2__DIFF25"/>
            <bitfield caption="AN26 Signed Data Mode bit" mask="0x00100000" name="SIGN26" values="ADCIMCON2__SIGN26"/>
            <bitfield caption="AN26 Mode bit" mask="0x00200000" name="DIFF26" values="ADCIMCON2__DIFF26"/>
            <bitfield caption="AN27 Signed Data Mode bit" mask="0x00400000" name="SIGN27" values="ADCIMCON2__SIGN27"/>
            <bitfield caption="AN27 Mode bit" mask="0x00800000" name="DIFF27" values="ADCIMCON2__DIFF27"/>
            <bitfield caption="AN28 Signed Data Mode bit" mask="0x01000000" name="SIGN28" values="ADCIMCON2__SIGN28"/>
            <bitfield caption="AN28 Mode bit" mask="0x02000000" name="DIFF28" values="ADCIMCON2__DIFF28"/>
            <bitfield caption="AN29 Signed Data Mode bit" mask="0x04000000" name="SIGN29" values="ADCIMCON2__SIGN29"/>
            <bitfield caption="AN29 Mode bit" mask="0x08000000" name="DIFF29" values="ADCIMCON2__DIFF29"/>
            <bitfield caption="AN30 Signed Data Mode bit" mask="0x10000000" name="SIGN30" values="ADCIMCON2__SIGN30"/>
            <bitfield caption="AN30 Mode bit" mask="0x20000000" name="DIFF30" values="ADCIMCON2__DIFF30"/>
            <bitfield caption="AN31 Signed Data Mode bit" mask="0x40000000" name="SIGN31" values="ADCIMCON2__SIGN31"/>
            <bitfield caption="AN31 Mode bit" mask="0x80000000" name="DIFF31" values="ADCIMCON2__DIFF31"/>
         </register>
         <register caption="ADC Input Mode Control Register 3" name="ADCIMCON3" offset="0x18" rw="RW" size="4">
            <bitfield caption="AN32 Signed Data Mode bit" mask="0x00000001" name="SIGN32" values="ADCIMCON3__SIGN32"/>
            <bitfield caption="AN32 Mode bit" mask="0x00000002" name="DIFF32" values="ADCIMCON3__DIFF32"/>
            <bitfield caption="AN33 Signed Data Mode bit" mask="0x00000004" name="SIGN33" values="ADCIMCON3__SIGN33"/>
            <bitfield caption="AN33 Mode bit" mask="0x00000008" name="DIFF33" values="ADCIMCON3__DIFF33"/>
            <bitfield caption="AN34 Signed Data Mode bit" mask="0x00000010" name="SIGN34" values="ADCIMCON3__SIGN34"/>
            <bitfield caption="AN34 Mode bit" mask="0x00000020" name="DIFF34" values="ADCIMCON3__DIFF34"/>
            <bitfield caption="AN35 Signed Data Mode bit" mask="0x00000040" name="SIGN35" values="ADCIMCON3__SIGN35"/>
            <bitfield caption="AN35 Mode bit" mask="0x00000080" name="DIFF35" values="ADCIMCON3__DIFF35"/>
            <bitfield caption="AN36 Signed Data Mode bit" mask="0x00000100" name="SIGN36" values="ADCIMCON3__SIGN36"/>
            <bitfield caption="AN36 Mode bit" mask="0x00000200" name="DIFF36" values="ADCIMCON3__DIFF36"/>
            <bitfield caption="AN37 Signed Data Mode bit" mask="0x00000400" name="SIGN37" values="ADCIMCON3__SIGN37"/>
            <bitfield caption="AN37 Mode bit" mask="0x00000800" name="DIFF37" values="ADCIMCON3__DIFF37"/>
            <bitfield caption="AN38 Signed Data Mode bit" mask="0x00001000" name="SIGN38" values="ADCIMCON3__SIGN38"/>
            <bitfield caption="AN38 Mode bit" mask="0x00002000" name="DIFF38" values="ADCIMCON3__DIFF38"/>
            <bitfield caption="AN39 Signed Data Mode bit" mask="0x00004000" name="SIGN39" values="ADCIMCON3__SIGN39"/>
            <bitfield caption="AN39 Mode bit" mask="0x00008000" name="DIFF39" values="ADCIMCON3__DIFF39"/>
            <bitfield caption="AN40 Signed Data Mode bit" mask="0x00010000" name="SIGN40" values="ADCIMCON3__SIGN40"/>
            <bitfield caption="AN40 Mode bit" mask="0x00020000" name="DIFF40" values="ADCIMCON3__DIFF40"/>
            <bitfield caption="AN41 Signed Data Mode bit" mask="0x00040000" name="SIGN41" values="ADCIMCON3__SIGN41"/>
            <bitfield caption="AN41 Mode bit" mask="0x00080000" name="DIFF41" values="ADCIMCON3__DIFF41"/>
            <bitfield caption="AN42 Signed Data Mode bit" mask="0x00100000" name="SIGN42" values="ADCIMCON3__SIGN42"/>
            <bitfield caption="AN42 Mode bit" mask="0x00200000" name="DIFF42" values="ADCIMCON3__DIFF42"/>
            <bitfield caption="AN43 Signed Data Mode bit" mask="0x00400000" name="SIGN43" values="ADCIMCON3__SIGN43"/>
            <bitfield caption="AN43 Mode bit" mask="0x00800000" name="DIFF43" values="ADCIMCON3__DIFF43"/>
            <bitfield caption="AN44 Signed Data Mode bit" mask="0x01000000" name="SIGN44" values="ADCIMCON3__SIGN44"/>
            <bitfield caption="AN44 Mode bit" mask="0x02000000" name="DIFF44" values="ADCIMCON3__DIFF44"/>
            <bitfield mask="0x04000000" name="SIGN45"/>
            <bitfield mask="0x08000000" name="DIFF45"/>
            <bitfield mask="0x10000000" name="SIGN46"/>
            <bitfield mask="0x20000000" name="DIFF46"/>
            <bitfield mask="0x40000000" name="SIGN47"/>
            <bitfield mask="0x80000000" name="DIFF47"/>
         </register>
         <register caption="ADC Global Interrupt Enable Register 1" name="ADCGIRQEN1" offset="0x20" rw="RW" size="4">
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 0" mask="0x00000001" name="AGIEN0" values="ADCGIRQEN1__AGIEN0"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 1" mask="0x00000002" name="AGIEN1" values="ADCGIRQEN1__AGIEN1"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 2" mask="0x00000004" name="AGIEN2" values="ADCGIRQEN1__AGIEN2"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 3" mask="0x00000008" name="AGIEN3" values="ADCGIRQEN1__AGIEN3"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 4" mask="0x00000010" name="AGIEN4" values="ADCGIRQEN1__AGIEN4"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 5" mask="0x00000020" name="AGIEN5" values="ADCGIRQEN1__AGIEN5"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 6" mask="0x00000040" name="AGIEN6" values="ADCGIRQEN1__AGIEN6"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 7" mask="0x00000080" name="AGIEN7" values="ADCGIRQEN1__AGIEN7"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 8" mask="0x00000100" name="AGIEN8" values="ADCGIRQEN1__AGIEN8"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 9" mask="0x00000200" name="AGIEN9" values="ADCGIRQEN1__AGIEN9"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 10" mask="0x00000400" name="AGIEN10" values="ADCGIRQEN1__AGIEN10"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 11" mask="0x00000800" name="AGIEN11" values="ADCGIRQEN1__AGIEN11"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 12" mask="0x00001000" name="AGIEN12" values="ADCGIRQEN1__AGIEN12"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 13" mask="0x00002000" name="AGIEN13" values="ADCGIRQEN1__AGIEN13"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 14" mask="0x00004000" name="AGIEN14" values="ADCGIRQEN1__AGIEN14"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 15" mask="0x00008000" name="AGIEN15" values="ADCGIRQEN1__AGIEN15"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 16" mask="0x00010000" name="AGIEN16" values="ADCGIRQEN1__AGIEN16"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 17" mask="0x00020000" name="AGIEN17" values="ADCGIRQEN1__AGIEN17"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 18" mask="0x00040000" name="AGIEN18" values="ADCGIRQEN1__AGIEN18"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 19" mask="0x00080000" name="AGIEN19" values="ADCGIRQEN1__AGIEN19"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 20" mask="0x00100000" name="AGIEN20" values="ADCGIRQEN1__AGIEN20"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 21" mask="0x00200000" name="AGIEN21" values="ADCGIRQEN1__AGIEN21"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 22" mask="0x00400000" name="AGIEN22" values="ADCGIRQEN1__AGIEN22"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 23" mask="0x00800000" name="AGIEN23" values="ADCGIRQEN1__AGIEN23"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 24" mask="0x01000000" name="AGIEN24" values="ADCGIRQEN1__AGIEN24"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 25" mask="0x02000000" name="AGIEN25" values="ADCGIRQEN1__AGIEN25"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 26" mask="0x04000000" name="AGIEN26" values="ADCGIRQEN1__AGIEN26"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 27" mask="0x08000000" name="AGIEN27" values="ADCGIRQEN1__AGIEN27"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 28" mask="0x10000000" name="AGIEN28" values="ADCGIRQEN1__AGIEN28"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 29" mask="0x20000000" name="AGIEN29" values="ADCGIRQEN1__AGIEN29"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 30" mask="0x40000000" name="AGIEN30" values="ADCGIRQEN1__AGIEN30"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 31" mask="0x80000000" name="AGIEN31" values="ADCGIRQEN1__AGIEN31"/>
         </register>
         <register caption="ADC Global Interrupt Enable Register 2" name="ADCGIRQEN2" offset="0x24" rw="RW" size="4">
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 32" mask="0x00000001" name="AGIEN32" values="ADCGIRQEN2__AGIEN32"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 33" mask="0x00000002" name="AGIEN33" values="ADCGIRQEN2__AGIEN33"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 34" mask="0x00000004" name="AGIEN34" values="ADCGIRQEN2__AGIEN34"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 35" mask="0x00000008" name="AGIEN35" values="ADCGIRQEN2__AGIEN35"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 36" mask="0x00000010" name="AGIEN36" values="ADCGIRQEN2__AGIEN36"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 37" mask="0x00000020" name="AGIEN37" values="ADCGIRQEN2__AGIEN37"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 38" mask="0x00000040" name="AGIEN38" values="ADCGIRQEN2__AGIEN38"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 39" mask="0x00000080" name="AGIEN39" values="ADCGIRQEN2__AGIEN39"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 40" mask="0x00000100" name="AGIEN40" values="ADCGIRQEN2__AGIEN40"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 41" mask="0x00000200" name="AGIEN41" values="ADCGIRQEN2__AGIEN41"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 42" mask="0x00000400" name="AGIEN42" values="ADCGIRQEN2__AGIEN42"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 43" mask="0x00000800" name="AGIEN43" values="ADCGIRQEN2__AGIEN43"/>
            <bitfield caption="ADC Global Interrupt Enable bits for analog input 44" mask="0x00001000" name="AGIEN44" values="ADCGIRQEN2__AGIEN44"/>
            <bitfield mask="0x00002000" name="AGIEN45"/>
            <bitfield mask="0x00004000" name="AGIEN46"/>
            <bitfield mask="0x00008000" name="AGIEN47"/>
            <bitfield mask="0x00010000" name="AGIEN48"/>
            <bitfield mask="0x00020000" name="AGIEN49"/>
            <bitfield mask="0x00040000" name="AGIEN50"/>
            <bitfield mask="0x00080000" name="AGIEN51"/>
            <bitfield mask="0x00100000" name="AGIEN52"/>
            <bitfield mask="0x00200000" name="AGIEN53"/>
            <bitfield mask="0x00400000" name="AGIEN54"/>
            <bitfield mask="0x00800000" name="AGIEN55"/>
            <bitfield mask="0x01000000" name="AGIEN56"/>
            <bitfield mask="0x02000000" name="AGIEN57"/>
            <bitfield mask="0x04000000" name="AGIEN58"/>
            <bitfield mask="0x08000000" name="AGIEN59"/>
            <bitfield mask="0x10000000" name="AGIEN60"/>
            <bitfield mask="0x20000000" name="AGIEN61"/>
            <bitfield mask="0x40000000" name="AGIEN62"/>
            <bitfield mask="0x80000000" name="AGIEN63"/>
         </register>
         <register caption="ADC Common Scan Select Register 1" name="ADCCSS1" offset="0x28" rw="RW" size="4">
            <bitfield caption="Analog Common Scan Select bits 0" mask="0x00000001" name="CSS0" values="ADCCSS1__CSS0"/>
            <bitfield caption="Analog Common Scan Select bits 1" mask="0x00000002" name="CSS1" values="ADCCSS1__CSS1"/>
            <bitfield caption="Analog Common Scan Select bits 2" mask="0x00000004" name="CSS2" values="ADCCSS1__CSS2"/>
            <bitfield caption="Analog Common Scan Select bits 3" mask="0x00000008" name="CSS3" values="ADCCSS1__CSS3"/>
            <bitfield caption="Analog Common Scan Select bits 4" mask="0x00000010" name="CSS4" values="ADCCSS1__CSS4"/>
            <bitfield caption="Analog Common Scan Select bits 5" mask="0x00000020" name="CSS5" values="ADCCSS1__CSS5"/>
            <bitfield caption="Analog Common Scan Select bits 6" mask="0x00000040" name="CSS6" values="ADCCSS1__CSS6"/>
            <bitfield caption="Analog Common Scan Select bits 7" mask="0x00000080" name="CSS7" values="ADCCSS1__CSS7"/>
            <bitfield caption="Analog Common Scan Select bits 8" mask="0x00000100" name="CSS8" values="ADCCSS1__CSS8"/>
            <bitfield caption="Analog Common Scan Select bits 9" mask="0x00000200" name="CSS9" values="ADCCSS1__CSS9"/>
            <bitfield caption="Analog Common Scan Select bits 10" mask="0x00000400" name="CSS10" values="ADCCSS1__CSS10"/>
            <bitfield caption="Analog Common Scan Select bits 11" mask="0x00000800" name="CSS11" values="ADCCSS1__CSS11"/>
            <bitfield caption="Analog Common Scan Select bits 12" mask="0x00001000" name="CSS12" values="ADCCSS1__CSS12"/>
            <bitfield caption="Analog Common Scan Select bits 13" mask="0x00002000" name="CSS13" values="ADCCSS1__CSS13"/>
            <bitfield caption="Analog Common Scan Select bits 14" mask="0x00004000" name="CSS14" values="ADCCSS1__CSS14"/>
            <bitfield caption="Analog Common Scan Select bits 15" mask="0x00008000" name="CSS15" values="ADCCSS1__CSS15"/>
            <bitfield caption="Analog Common Scan Select bits 16" mask="0x00010000" name="CSS16" values="ADCCSS1__CSS16"/>
            <bitfield caption="Analog Common Scan Select bits 17" mask="0x00020000" name="CSS17" values="ADCCSS1__CSS17"/>
            <bitfield caption="Analog Common Scan Select bits 18" mask="0x00040000" name="CSS18" values="ADCCSS1__CSS18"/>
            <bitfield caption="Analog Common Scan Select bits 19" mask="0x00080000" name="CSS19" values="ADCCSS1__CSS19"/>
            <bitfield caption="Analog Common Scan Select bits 20" mask="0x00100000" name="CSS20" values="ADCCSS1__CSS20"/>
            <bitfield caption="Analog Common Scan Select bits 21" mask="0x00200000" name="CSS21" values="ADCCSS1__CSS21"/>
            <bitfield caption="Analog Common Scan Select bits 22" mask="0x00400000" name="CSS22" values="ADCCSS1__CSS22"/>
            <bitfield caption="Analog Common Scan Select bits 23" mask="0x00800000" name="CSS23" values="ADCCSS1__CSS23"/>
            <bitfield caption="Analog Common Scan Select bits 24" mask="0x01000000" name="CSS24" values="ADCCSS1__CSS24"/>
            <bitfield caption="Analog Common Scan Select bits 25" mask="0x02000000" name="CSS25" values="ADCCSS1__CSS25"/>
            <bitfield caption="Analog Common Scan Select bits 26" mask="0x04000000" name="CSS26" values="ADCCSS1__CSS26"/>
            <bitfield caption="Analog Common Scan Select bits 27" mask="0x08000000" name="CSS27" values="ADCCSS1__CSS27"/>
            <bitfield caption="Analog Common Scan Select bits 28" mask="0x10000000" name="CSS28" values="ADCCSS1__CSS28"/>
            <bitfield caption="Analog Common Scan Select bits 29" mask="0x20000000" name="CSS29" values="ADCCSS1__CSS29"/>
            <bitfield caption="Analog Common Scan Select bits 30" mask="0x40000000" name="CSS30" values="ADCCSS1__CSS30"/>
            <bitfield caption="Analog Common Scan Select bits 31" mask="0x80000000" name="CSS31" values="ADCCSS1__CSS31"/>
         </register>
         <register caption="ADC Common Scan Select Register 2" name="ADCCSS2" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CSS32"/>
            <bitfield caption="Analog Common Scan Select bits 33" mask="0x00000002" name="CSS33" values="ADCCSS2__CSS33"/>
            <bitfield caption="Analog Common Scan Select bits 34" mask="0x00000004" name="CSS34" values="ADCCSS2__CSS34"/>
            <bitfield caption="Analog Common Scan Select bits 35" mask="0x00000008" name="CSS35" values="ADCCSS2__CSS35"/>
            <bitfield caption="Analog Common Scan Select bits 36" mask="0x00000010" name="CSS36" values="ADCCSS2__CSS36"/>
            <bitfield caption="Analog Common Scan Select bits 37" mask="0x00000020" name="CSS37" values="ADCCSS2__CSS37"/>
            <bitfield caption="Analog Common Scan Select bits 38" mask="0x00000040" name="CSS38" values="ADCCSS2__CSS38"/>
            <bitfield caption="Analog Common Scan Select bits 39" mask="0x00000080" name="CSS39" values="ADCCSS2__CSS39"/>
            <bitfield caption="Analog Common Scan Select bits 40" mask="0x00000100" name="CSS40" values="ADCCSS2__CSS40"/>
            <bitfield caption="Analog Common Scan Select bits 41" mask="0x00000200" name="CSS41" values="ADCCSS2__CSS41"/>
            <bitfield caption="Analog Common Scan Select bits 42" mask="0x00000400" name="CSS42" values="ADCCSS2__CSS42"/>
            <bitfield caption="Analog Common Scan Select bits 43" mask="0x00000800" name="CSS43" values="ADCCSS2__CSS43"/>
            <bitfield caption="Analog Common Scan Select bits 44" mask="0x00001000" name="CSS44" values="ADCCSS2__CSS44"/>
            <bitfield mask="0x00002000" name="CSS45"/>
            <bitfield mask="0x00004000" name="CSS46"/>
            <bitfield mask="0x00008000" name="CSS47"/>
            <bitfield mask="0x00010000" name="CSS48"/>
            <bitfield mask="0x00020000" name="CSS49"/>
            <bitfield mask="0x00040000" name="CSS50"/>
            <bitfield mask="0x00080000" name="CSS51"/>
            <bitfield mask="0x00100000" name="CSS52"/>
            <bitfield mask="0x00200000" name="CSS53"/>
            <bitfield mask="0x00400000" name="CSS54"/>
            <bitfield mask="0x00800000" name="CSS55"/>
            <bitfield mask="0x01000000" name="CSS56"/>
            <bitfield mask="0x02000000" name="CSS57"/>
            <bitfield mask="0x04000000" name="CSS58"/>
            <bitfield mask="0x08000000" name="CSS59"/>
            <bitfield mask="0x10000000" name="CSS60"/>
            <bitfield mask="0x20000000" name="CSS61"/>
            <bitfield mask="0x40000000" name="CSS62"/>
            <bitfield mask="0x80000000" name="CSS63"/>
         </register>
         <register caption="ADC Data Ready Status Register 1" name="ADCDSTAT1" offset="0x30" rw="R" size="4">
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 0" mask="0x00000001" name="ARDY0" values="ADCDSTAT1__ARDY0"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 1" mask="0x00000002" name="ARDY1" values="ADCDSTAT1__ARDY1"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 2" mask="0x00000004" name="ARDY2" values="ADCDSTAT1__ARDY2"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 3" mask="0x00000008" name="ARDY3" values="ADCDSTAT1__ARDY3"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 4" mask="0x00000010" name="ARDY4" values="ADCDSTAT1__ARDY4"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 5" mask="0x00000020" name="ARDY5" values="ADCDSTAT1__ARDY5"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 6" mask="0x00000040" name="ARDY6" values="ADCDSTAT1__ARDY6"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 7" mask="0x00000080" name="ARDY7" values="ADCDSTAT1__ARDY7"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 8" mask="0x00000100" name="ARDY8" values="ADCDSTAT1__ARDY8"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 9" mask="0x00000200" name="ARDY9" values="ADCDSTAT1__ARDY9"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 10" mask="0x00000400" name="ARDY10" values="ADCDSTAT1__ARDY10"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 11" mask="0x00000800" name="ARDY11" values="ADCDSTAT1__ARDY11"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 12" mask="0x00001000" name="ARDY12" values="ADCDSTAT1__ARDY12"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 13" mask="0x00002000" name="ARDY13" values="ADCDSTAT1__ARDY13"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 14" mask="0x00004000" name="ARDY14" values="ADCDSTAT1__ARDY14"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 15" mask="0x00008000" name="ARDY15" values="ADCDSTAT1__ARDY15"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 16" mask="0x00010000" name="ARDY16" values="ADCDSTAT1__ARDY16"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 17" mask="0x00020000" name="ARDY17" values="ADCDSTAT1__ARDY17"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 18" mask="0x00040000" name="ARDY18" values="ADCDSTAT1__ARDY18"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 19" mask="0x00080000" name="ARDY19" values="ADCDSTAT1__ARDY19"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 20" mask="0x00100000" name="ARDY20" values="ADCDSTAT1__ARDY20"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 21" mask="0x00200000" name="ARDY21" values="ADCDSTAT1__ARDY21"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 22" mask="0x00400000" name="ARDY22" values="ADCDSTAT1__ARDY22"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 23" mask="0x00800000" name="ARDY23" values="ADCDSTAT1__ARDY23"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 24" mask="0x01000000" name="ARDY24" values="ADCDSTAT1__ARDY24"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 25" mask="0x02000000" name="ARDY25" values="ADCDSTAT1__ARDY25"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 26" mask="0x04000000" name="ARDY26" values="ADCDSTAT1__ARDY26"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 27" mask="0x08000000" name="ARDY27" values="ADCDSTAT1__ARDY27"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 28" mask="0x10000000" name="ARDY28" values="ADCDSTAT1__ARDY28"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 29" mask="0x20000000" name="ARDY29" values="ADCDSTAT1__ARDY29"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 30" mask="0x40000000" name="ARDY30" values="ADCDSTAT1__ARDY30"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 31" mask="0x80000000" name="ARDY31" values="ADCDSTAT1__ARDY31"/>
         </register>
         <register caption="ADC Data Ready Status Register 2" name="ADCDSTAT2" offset="0x34" rw="R" size="4">
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 32" mask="0x00000001" name="ARDY32" values="ADCDSTAT2__ARDY32"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 33" mask="0x00000002" name="ARDY33" values="ADCDSTAT2__ARDY33"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 34" mask="0x00000004" name="ARDY34" values="ADCDSTAT2__ARDY34"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 35" mask="0x00000008" name="ARDY35" values="ADCDSTAT2__ARDY35"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 36" mask="0x00000010" name="ARDY36" values="ADCDSTAT2__ARDY36"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 37" mask="0x00000020" name="ARDY37" values="ADCDSTAT2__ARDY37"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 38" mask="0x00000040" name="ARDY38" values="ADCDSTAT2__ARDY38"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 39" mask="0x00000080" name="ARDY39" values="ADCDSTAT2__ARDY39"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 40" mask="0x00000100" name="ARDY40" values="ADCDSTAT2__ARDY40"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 41" mask="0x00000200" name="ARDY41" values="ADCDSTAT2__ARDY41"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 42" mask="0x00000400" name="ARDY42" values="ADCDSTAT2__ARDY42"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 43" mask="0x00000800" name="ARDY43" values="ADCDSTAT2__ARDY43"/>
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bit 44" mask="0x00001000" name="ARDY44" values="ADCDSTAT2__ARDY44"/>
            <bitfield mask="0x00002000" name="ARDY45"/>
            <bitfield mask="0x00004000" name="ARDY46"/>
            <bitfield mask="0x00008000" name="ARDY47"/>
            <bitfield mask="0x00010000" name="ARDY48"/>
            <bitfield mask="0x00020000" name="ARDY49"/>
            <bitfield mask="0x00040000" name="ARDY50"/>
            <bitfield mask="0x00080000" name="ARDY51"/>
            <bitfield mask="0x00100000" name="ARDY52"/>
            <bitfield mask="0x00200000" name="ARDY53"/>
            <bitfield mask="0x00400000" name="ARDY54"/>
            <bitfield mask="0x00800000" name="ARDY55"/>
            <bitfield mask="0x01000000" name="ARDY56"/>
            <bitfield mask="0x02000000" name="ARDY57"/>
            <bitfield mask="0x04000000" name="ARDY58"/>
            <bitfield mask="0x08000000" name="ARDY59"/>
            <bitfield mask="0x10000000" name="ARDY60"/>
            <bitfield mask="0x20000000" name="ARDY61"/>
            <bitfield mask="0x40000000" name="ARDY62"/>
            <bitfield mask="0x80000000" name="ARDY63"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN1" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN2" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN3" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN4" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN5" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Enable Register (x = 1 through 6)" name="ADCCMPEN6" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0"/>
            <bitfield mask="0x00000002" name="CMPE1"/>
            <bitfield mask="0x00000004" name="CMPE2"/>
            <bitfield mask="0x00000008" name="CMPE3"/>
            <bitfield mask="0x00000010" name="CMPE4"/>
            <bitfield mask="0x00000020" name="CMPE5"/>
            <bitfield mask="0x00000040" name="CMPE6"/>
            <bitfield mask="0x00000080" name="CMPE7"/>
            <bitfield mask="0x00000100" name="CMPE8"/>
            <bitfield mask="0x00000200" name="CMPE9"/>
            <bitfield mask="0x00000400" name="CMPE10"/>
            <bitfield mask="0x00000800" name="CMPE11"/>
            <bitfield mask="0x00001000" name="CMPE12"/>
            <bitfield mask="0x00002000" name="CMPE13"/>
            <bitfield mask="0x00004000" name="CMPE14"/>
            <bitfield mask="0x00008000" name="CMPE15"/>
            <bitfield mask="0x00010000" name="CMPE16"/>
            <bitfield mask="0x00020000" name="CMPE17"/>
            <bitfield mask="0x00040000" name="CMPE18"/>
            <bitfield mask="0x00080000" name="CMPE19"/>
            <bitfield mask="0x00100000" name="CMPE20"/>
            <bitfield mask="0x00200000" name="CMPE21"/>
            <bitfield mask="0x00400000" name="CMPE22"/>
            <bitfield mask="0x00800000" name="CMPE23"/>
            <bitfield mask="0x01000000" name="CMPE24"/>
            <bitfield mask="0x02000000" name="CMPE25"/>
            <bitfield mask="0x04000000" name="CMPE26"/>
            <bitfield mask="0x08000000" name="CMPE27"/>
            <bitfield mask="0x10000000" name="CMPE28"/>
            <bitfield mask="0x20000000" name="CMPE29"/>
            <bitfield mask="0x40000000" name="CMPE30"/>
            <bitfield mask="0x80000000" name="CMPE31"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP1" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP2" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP3" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP4" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP5" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Comparator x Limit Value Register (x = 1 through 6)" name="ADCCMP6" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO"/>
            <bitfield mask="0xFFFF0000" name="DCMPHI"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR1" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR1__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR1__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR1__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR1__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR1__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR1__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR1__AFEN"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR2" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR2__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR2__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR2__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR2__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR2__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR2__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR2__AFEN"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR3" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR3__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR3__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR3__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR3__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR3__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR3__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR3__AFEN"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR4" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR4__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR4__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR4__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR4__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR4__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR4__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR4__AFEN"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR5" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR5__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR5__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR5__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR5__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR5__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR5__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR5__AFEN"/>
         </register>
         <register caption="ADC Digital Filter x Register (x = 1 through 6)" name="ADCFLTR6" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA"/>
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR6__CHNLID"/>
            <bitfield caption="Digital Filter x Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR6__AFRDY"/>
            <bitfield caption="Digital Filter x Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR6__AFGIEN"/>
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR6__OVRSAM"/>
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR6__DFMODE"/>
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR6__DATA16EN"/>
            <bitfield caption="Digital Filter x Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR6__AFEN"/>
         </register>
         <register caption="ADC Trigger Source 1 Register" name="ADCTRG1" offset="0x80" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN0 Select bits" mask="0x0000001F" name="TRGSRC0" values="ADCTRG1__TRGSRC0"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN1 Select bits" mask="0x00001F00" name="TRGSRC1" values="ADCTRG1__TRGSRC1"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN2 Select" mask="0x001F0000" name="TRGSRC2" values="ADCTRG1__TRGSRC2"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN3 Select bits" mask="0x1F000000" name="TRGSRC3" values="ADCTRG1__TRGSRC3"/>
         </register>
         <register caption="ADC Trigger Source 2 Register" name="ADCTRG2" offset="0x84" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN4 Select bits" mask="0x0000001F" name="TRGSRC4" values="ADCTRG2__TRGSRC4"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN5 Select bits" mask="0x00001F00" name="TRGSRC5" values="ADCTRG2__TRGSRC5"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN6 Select bits" mask="0x001F0000" name="TRGSRC6" values="ADCTRG2__TRGSRC6"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN7 Select bits" mask="0x1F000000" name="TRGSRC7" values="ADCTRG2__TRGSRC7"/>
         </register>
         <register caption="ADC Trigger Source 3 Register" name="ADCTRG3" offset="0x88" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN8 Select bits" mask="0x0000001F" name="TRGSRC8" values="ADCTRG3__TRGSRC8"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN9 Select bits" mask="0x00001F00" name="TRGSRC9" values="ADCTRG3__TRGSRC9"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN10 Select bits" mask="0x001F0000" name="TRGSRC10" values="ADCTRG3__TRGSRC10"/>
            <bitfield caption="Trigger Source for Conversion of Analog Input AN11 Select bits" mask="0x1F000000" name="TRGSRC11" values="ADCTRG3__TRGSRC11"/>
         </register>
         <register caption="ADC Digital Comparator 1 Control Register" name="ADCCMPCON1" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator 0 Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON1__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator 0 Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON1__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator 0 Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON1__IEHILO"/>
            <bitfield caption="High/High Digital Comparator 0 Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON1__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator 0 Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON1__IEBTWN"/>
            <bitfield caption="Digital Comparator 0 Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON1__DCMPED"/>
            <bitfield caption="Digital Comparator 0 Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON1__DCMPGIEN"/>
            <bitfield caption="Digital Comparator 0 Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON1__ENDCMP"/>
            <bitfield caption="Digital Comparator 0 Analog Input Identification bits" mask="0x00003F00" name="AINID" values="ADCCMPCON1__AINID"/>
            <bitfield mask="0xFFFF0000" name="CVDDATA"/>
         </register>
         <register caption="ADC Digital Comparator x Control Register (x = 2 through 6)" name="ADCCMPCON2" offset="0xa4" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON2__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON2__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON2__IEHILO"/>
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON2__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON2__IEBTWN"/>
            <bitfield caption="Digital Comparator x Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON2__DCMPED"/>
            <bitfield caption="Digital Comparator x Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON2__DCMPGIEN"/>
            <bitfield caption="Digital Comparator x Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON2__ENDCMP"/>
            <bitfield caption="Digital Comparator x Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON2__AINID"/>
         </register>
         <register caption="ADC Digital Comparator x Control Register (x = 2 through 6)" name="ADCCMPCON3" offset="0xa8" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON3__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON3__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON3__IEHILO"/>
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON3__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON3__IEBTWN"/>
            <bitfield caption="Digital Comparator x Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON3__DCMPED"/>
            <bitfield caption="Digital Comparator x Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON3__DCMPGIEN"/>
            <bitfield caption="Digital Comparator x Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON3__ENDCMP"/>
            <bitfield caption="Digital Comparator x Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON3__AINID"/>
         </register>
         <register caption="ADC Digital Comparator x Control Register (x = 2 through 6)" name="ADCCMPCON4" offset="0xac" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON4__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON4__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON4__IEHILO"/>
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON4__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON4__IEBTWN"/>
            <bitfield caption="Digital Comparator x Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON4__DCMPED"/>
            <bitfield caption="Digital Comparator x Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON4__DCMPGIEN"/>
            <bitfield caption="Digital Comparator x Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON4__ENDCMP"/>
            <bitfield caption="Digital Comparator x Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON4__AINID"/>
         </register>
         <register caption="ADC Digital Comparator x Control Register (x = 2 through 6)" name="ADCCMPCON5" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON5__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON5__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON5__IEHILO"/>
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON5__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON5__IEBTWN"/>
            <bitfield caption="Digital Comparator x Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON5__DCMPED"/>
            <bitfield caption="Digital Comparator x Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON5__DCMPGIEN"/>
            <bitfield caption="Digital Comparator x Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON5__ENDCMP"/>
            <bitfield caption="Digital Comparator x Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON5__AINID"/>
         </register>
         <register caption="ADC Digital Comparator x Control Register (x = 2 through 6)" name="ADCCMPCON6" offset="0xb4" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON6__IELOLO"/>
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON6__IELOHI"/>
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON6__IEHILO"/>
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON6__IEHIHI"/>
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON6__IEBTWN"/>
            <bitfield caption="Digital Comparator x Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON6__DCMPED"/>
            <bitfield caption="Digital Comparator x Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON6__DCMPGIEN"/>
            <bitfield caption="Digital Comparator x Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON6__ENDCMP"/>
            <bitfield caption="Digital Comparator x Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON6__AINID"/>
         </register>
         <register caption="ADC FIFO Status Register" name="ADCFSTAT" offset="0xb8" rw="RW" size="4">
            <bitfield caption="ADCx Identifier bits" mask="0x00000007" name="ADCID" values="ADCFSTAT__ADCID"/>
            <bitfield mask="0x00000080" name="FSIGN"/>
            <bitfield mask="0x0000FF00" name="FCNT"/>
            <bitfield caption="FIFO Write Overflow Error Status bit" mask="0x00200000" name="FWROVERR" values="ADCFSTAT__FWROVERR"/>
            <bitfield caption="FIFO Data Ready Interrupt Status bit" mask="0x00400000" name="FRDY" values="ADCFSTAT__FRDY"/>
            <bitfield caption="FIFO Interrupt Enable bit" mask="0x00800000" name="FIEN" values="ADCFSTAT__FIEN"/>
            <bitfield caption="ADC0 Enable bit" mask="0x01000000" name="ADC0EN" values="ADCFSTAT__ADC0EN"/>
            <bitfield caption="ADC1 Enable bit" mask="0x02000000" name="ADC1EN" values="ADCFSTAT__ADC1EN"/>
            <bitfield caption="ADC2 Enable bit" mask="0x04000000" name="ADC2EN" values="ADCFSTAT__ADC2EN"/>
            <bitfield caption="ADC3 Enable bit" mask="0x08000000" name="ADC3EN" values="ADCFSTAT__ADC3EN"/>
            <bitfield caption="ADC4 Enable bit" mask="0x10000000" name="ADC4EN" values="ADCFSTAT__ADC4EN"/>
            <bitfield mask="0x20000000" name="ADC5EN"/>
            <bitfield mask="0x40000000" name="ADC6EN"/>
            <bitfield caption="FIFO Enable bit" mask="0x80000000" name="FEN" values="ADCFSTAT__FEN"/>
         </register>
         <register caption="ADC FIFO Data Register" name="ADCFIFO" offset="0xbc" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC Base Register" name="ADCBASE" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ADCBASE"/>
         </register>
         <register caption="ADC Trigger Level/Edge Sensitivity Register" name="ADCTRGSNS" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Trigger Level and Edge Sensitivity bit 0" mask="0x00000001" name="LVL0" values="ADCTRGSNS__LVL0"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 1" mask="0x00000002" name="LVL1" values="ADCTRGSNS__LVL1"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 2" mask="0x00000004" name="LVL2" values="ADCTRGSNS__LVL2"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 3" mask="0x00000008" name="LVL3" values="ADCTRGSNS__LVL3"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 4" mask="0x00000010" name="LVL4" values="ADCTRGSNS__LVL4"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 5" mask="0x00000020" name="LVL5" values="ADCTRGSNS__LVL5"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 6" mask="0x00000040" name="LVL6" values="ADCTRGSNS__LVL6"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 7" mask="0x00000080" name="LVL7" values="ADCTRGSNS__LVL7"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 8" mask="0x00000100" name="LVL8" values="ADCTRGSNS__LVL8"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 9" mask="0x00000200" name="LVL9" values="ADCTRGSNS__LVL9"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 10" mask="0x00000400" name="LVL10" values="ADCTRGSNS__LVL10"/>
            <bitfield caption="Trigger Level and Edge Sensitivity bit 11" mask="0x00000800" name="LVL11" values="ADCTRGSNS__LVL11"/>
            <bitfield mask="0x00001000" name="LVL12"/>
            <bitfield mask="0x00002000" name="LVL13"/>
            <bitfield mask="0x00004000" name="LVL14"/>
            <bitfield mask="0x00008000" name="LVL15"/>
            <bitfield mask="0x00010000" name="LVL16"/>
            <bitfield mask="0x00020000" name="LVL17"/>
            <bitfield mask="0x00040000" name="LVL18"/>
            <bitfield mask="0x00080000" name="LVL19"/>
            <bitfield mask="0x00100000" name="LVL20"/>
            <bitfield mask="0x00200000" name="LVL21"/>
            <bitfield mask="0x00400000" name="LVL22"/>
            <bitfield mask="0x00800000" name="LVL23"/>
            <bitfield mask="0x01000000" name="LVL24"/>
            <bitfield mask="0x02000000" name="LVL25"/>
            <bitfield mask="0x04000000" name="LVL26"/>
            <bitfield mask="0x08000000" name="LVL27"/>
            <bitfield mask="0x10000000" name="LVL28"/>
            <bitfield mask="0x20000000" name="LVL29"/>
            <bitfield mask="0x40000000" name="LVL30"/>
            <bitfield mask="0x80000000" name="LVL31"/>
         </register>
         <register caption="Dedicated ADCx Timing Register x (x = 0 through 4)" name="ADC0TIME" offset="0xd4" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC0TIME__SAMC"/>
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC0TIME__ADCDIV"/>
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC0TIME__SELRES"/>
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC0TIME__ADCEIS"/>
         </register>
         <register caption="Dedicated ADCx Timing Register x (x = 0 through 4)" name="ADC1TIME" offset="0xd8" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC1TIME__SAMC"/>
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC1TIME__ADCDIV"/>
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC1TIME__SELRES"/>
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC1TIME__ADCEIS"/>
         </register>
         <register caption="Dedicated ADCx Timing Register x (x = 0 through 4)" name="ADC2TIME" offset="0xdc" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC2TIME__SAMC"/>
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC2TIME__ADCDIV"/>
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC2TIME__SELRES"/>
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC2TIME__ADCEIS"/>
         </register>
         <register caption="Dedicated ADCx Timing Register x (x = 0 through 4)" name="ADC3TIME" offset="0xe0" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC3TIME__SAMC"/>
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC3TIME__ADCDIV"/>
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC3TIME__SELRES"/>
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC3TIME__ADCEIS"/>
         </register>
         <register caption="Dedicated ADCx Timing Register x (x = 0 through 4)" name="ADC4TIME" offset="0xe4" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC4TIME__SAMC"/>
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC4TIME__ADCDIV"/>
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC4TIME__SELRES"/>
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC4TIME__ADCEIS"/>
         </register>
         <register caption="ADC Early Interrupt Enable Register 1" name="ADCEIEN1" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Early Interrupt Enable for Analog Input bit 0" mask="0x00000001" name="EIEN0" values="ADCEIEN1__EIEN0"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 1" mask="0x00000002" name="EIEN1" values="ADCEIEN1__EIEN1"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 2" mask="0x00000004" name="EIEN2" values="ADCEIEN1__EIEN2"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 3" mask="0x00000008" name="EIEN3" values="ADCEIEN1__EIEN3"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 4" mask="0x00000010" name="EIEN4" values="ADCEIEN1__EIEN4"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 5" mask="0x00000020" name="EIEN5" values="ADCEIEN1__EIEN5"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 6" mask="0x00000040" name="EIEN6" values="ADCEIEN1__EIEN6"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 7" mask="0x00000080" name="EIEN7" values="ADCEIEN1__EIEN7"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 8" mask="0x00000100" name="EIEN8" values="ADCEIEN1__EIEN8"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 9" mask="0x00000200" name="EIEN9" values="ADCEIEN1__EIEN9"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 10" mask="0x00000400" name="EIEN10" values="ADCEIEN1__EIEN10"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 11" mask="0x00000800" name="EIEN11" values="ADCEIEN1__EIEN11"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 12" mask="0x00001000" name="EIEN12" values="ADCEIEN1__EIEN12"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 13" mask="0x00002000" name="EIEN13" values="ADCEIEN1__EIEN13"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 14" mask="0x00004000" name="EIEN14" values="ADCEIEN1__EIEN14"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 15" mask="0x00008000" name="EIEN15" values="ADCEIEN1__EIEN15"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 16" mask="0x00010000" name="EIEN16" values="ADCEIEN1__EIEN16"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 17" mask="0x00020000" name="EIEN17" values="ADCEIEN1__EIEN17"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 18" mask="0x00040000" name="EIEN18" values="ADCEIEN1__EIEN18"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 19" mask="0x00080000" name="EIEN19" values="ADCEIEN1__EIEN19"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 20" mask="0x00100000" name="EIEN20" values="ADCEIEN1__EIEN20"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 21" mask="0x00200000" name="EIEN21" values="ADCEIEN1__EIEN21"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 22" mask="0x00400000" name="EIEN22" values="ADCEIEN1__EIEN22"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 23" mask="0x00800000" name="EIEN23" values="ADCEIEN1__EIEN23"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 24" mask="0x01000000" name="EIEN24" values="ADCEIEN1__EIEN24"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 25" mask="0x02000000" name="EIEN25" values="ADCEIEN1__EIEN25"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 26" mask="0x04000000" name="EIEN26" values="ADCEIEN1__EIEN26"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 27" mask="0x08000000" name="EIEN27" values="ADCEIEN1__EIEN27"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 28" mask="0x10000000" name="EIEN28" values="ADCEIEN1__EIEN28"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 29" mask="0x20000000" name="EIEN29" values="ADCEIEN1__EIEN29"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 30" mask="0x40000000" name="EIEN30" values="ADCEIEN1__EIEN30"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 31" mask="0x80000000" name="EIEN31" values="ADCEIEN1__EIEN31"/>
         </register>
         <register caption="ADC Early Interrupt Enable Register 2" name="ADCEIEN2" offset="0xf4" rw="RW" size="4">
            <bitfield caption="Early Interrupt Enable for Analog Input bit 32" mask="0x00000001" name="EIEN32" values="ADCEIEN2__EIEN32"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 33" mask="0x00000002" name="EIEN33" values="ADCEIEN2__EIEN33"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 34" mask="0x00000004" name="EIEN34" values="ADCEIEN2__EIEN34"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 35" mask="0x00000008" name="EIEN35" values="ADCEIEN2__EIEN35"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 36" mask="0x00000010" name="EIEN36" values="ADCEIEN2__EIEN36"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 37" mask="0x00000020" name="EIEN37" values="ADCEIEN2__EIEN37"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 38" mask="0x00000040" name="EIEN38" values="ADCEIEN2__EIEN38"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 39" mask="0x00000080" name="EIEN39" values="ADCEIEN2__EIEN39"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 40" mask="0x00000100" name="EIEN40" values="ADCEIEN2__EIEN40"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 41" mask="0x00000200" name="EIEN41" values="ADCEIEN2__EIEN41"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 42" mask="0x00000400" name="EIEN42" values="ADCEIEN2__EIEN42"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 43" mask="0x00000800" name="EIEN43" values="ADCEIEN2__EIEN43"/>
            <bitfield caption="Early Interrupt Enable for Analog Input bit 44" mask="0x00001000" name="EIEN44" values="ADCEIEN2__EIEN44"/>
            <bitfield mask="0x00002000" name="EIEN45"/>
            <bitfield mask="0x00004000" name="EIEN46"/>
            <bitfield mask="0x00008000" name="EIEN47"/>
            <bitfield mask="0x00010000" name="EIEN48"/>
            <bitfield mask="0x00020000" name="EIEN49"/>
            <bitfield mask="0x00040000" name="EIEN50"/>
            <bitfield mask="0x00080000" name="EIEN51"/>
            <bitfield mask="0x00100000" name="EIEN52"/>
            <bitfield mask="0x00200000" name="EIEN53"/>
            <bitfield mask="0x00400000" name="EIEN54"/>
            <bitfield mask="0x00800000" name="EIEN55"/>
            <bitfield mask="0x01000000" name="EIEN56"/>
            <bitfield mask="0x02000000" name="EIEN57"/>
            <bitfield mask="0x04000000" name="EIEN58"/>
            <bitfield mask="0x08000000" name="EIEN59"/>
            <bitfield mask="0x10000000" name="EIEN60"/>
            <bitfield mask="0x20000000" name="EIEN61"/>
            <bitfield mask="0x40000000" name="EIEN62"/>
            <bitfield mask="0x80000000" name="EIEN63"/>
         </register>
         <register caption="ADC Early Interrupt Status Register 1" name="ADCEISTAT1" offset="0xf8" rw="R" size="4">
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 0" mask="0x00000001" name="EIRDY0" values="ADCEISTAT1__EIRDY0"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 1" mask="0x00000002" name="EIRDY1" values="ADCEISTAT1__EIRDY1"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 2" mask="0x00000004" name="EIRDY2" values="ADCEISTAT1__EIRDY2"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 3" mask="0x00000008" name="EIRDY3" values="ADCEISTAT1__EIRDY3"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 4" mask="0x00000010" name="EIRDY4" values="ADCEISTAT1__EIRDY4"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 5" mask="0x00000020" name="EIRDY5" values="ADCEISTAT1__EIRDY5"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 6" mask="0x00000040" name="EIRDY6" values="ADCEISTAT1__EIRDY6"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 7" mask="0x00000080" name="EIRDY7" values="ADCEISTAT1__EIRDY7"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 8" mask="0x00000100" name="EIRDY8" values="ADCEISTAT1__EIRDY8"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 9" mask="0x00000200" name="EIRDY9" values="ADCEISTAT1__EIRDY9"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 10" mask="0x00000400" name="EIRDY10" values="ADCEISTAT1__EIRDY10"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 11" mask="0x00000800" name="EIRDY11" values="ADCEISTAT1__EIRDY11"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 12" mask="0x00001000" name="EIRDY12" values="ADCEISTAT1__EIRDY12"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 13" mask="0x00002000" name="EIRDY13" values="ADCEISTAT1__EIRDY13"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 14" mask="0x00004000" name="EIRDY14" values="ADCEISTAT1__EIRDY14"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 15" mask="0x00008000" name="EIRDY15" values="ADCEISTAT1__EIRDY15"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 16" mask="0x00010000" name="EIRDY16" values="ADCEISTAT1__EIRDY16"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 17" mask="0x00020000" name="EIRDY17" values="ADCEISTAT1__EIRDY17"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 18" mask="0x00040000" name="EIRDY18" values="ADCEISTAT1__EIRDY18"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 19" mask="0x00080000" name="EIRDY19" values="ADCEISTAT1__EIRDY19"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 20" mask="0x00100000" name="EIRDY20" values="ADCEISTAT1__EIRDY20"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 21" mask="0x00200000" name="EIRDY21" values="ADCEISTAT1__EIRDY21"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 22" mask="0x00400000" name="EIRDY22" values="ADCEISTAT1__EIRDY22"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 23" mask="0x00800000" name="EIRDY23" values="ADCEISTAT1__EIRDY23"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 24" mask="0x01000000" name="EIRDY24" values="ADCEISTAT1__EIRDY24"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 25" mask="0x02000000" name="EIRDY25" values="ADCEISTAT1__EIRDY25"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 26" mask="0x04000000" name="EIRDY26" values="ADCEISTAT1__EIRDY26"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 27" mask="0x08000000" name="EIRDY27" values="ADCEISTAT1__EIRDY27"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 28" mask="0x10000000" name="EIRDY28" values="ADCEISTAT1__EIRDY28"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 29" mask="0x20000000" name="EIRDY29" values="ADCEISTAT1__EIRDY29"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 30" mask="0x40000000" name="EIRDY30" values="ADCEISTAT1__EIRDY30"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 31" mask="0x80000000" name="EIRDY31" values="ADCEISTAT1__EIRDY31"/>
         </register>
         <register caption="ADC Early Interrupt Status Register 2" name="ADCEISTAT2" offset="0xfc" rw="R" size="4">
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 32" mask="0x00000001" name="EIRDY32" values="ADCEISTAT2__EIRDY32"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 33" mask="0x00000002" name="EIRDY33" values="ADCEISTAT2__EIRDY33"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 34" mask="0x00000004" name="EIRDY34" values="ADCEISTAT2__EIRDY34"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 35" mask="0x00000008" name="EIRDY35" values="ADCEISTAT2__EIRDY35"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 36" mask="0x00000010" name="EIRDY36" values="ADCEISTAT2__EIRDY36"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 37" mask="0x00000020" name="EIRDY37" values="ADCEISTAT2__EIRDY37"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 38" mask="0x00000040" name="EIRDY38" values="ADCEISTAT2__EIRDY38"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 39" mask="0x00000080" name="EIRDY39" values="ADCEISTAT2__EIRDY39"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 40" mask="0x00000100" name="EIRDY40" values="ADCEISTAT2__EIRDY40"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 41" mask="0x00000200" name="EIRDY41" values="ADCEISTAT2__EIRDY41"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 42" mask="0x00000400" name="EIRDY42" values="ADCEISTAT2__EIRDY42"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 43" mask="0x00000800" name="EIRDY43" values="ADCEISTAT2__EIRDY43"/>
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bit 44" mask="0x00001000" name="EIRDY44" values="ADCEISTAT2__EIRDY44"/>
            <bitfield mask="0x00002000" name="EIRDY45"/>
            <bitfield mask="0x00004000" name="EIRDY46"/>
            <bitfield mask="0x00008000" name="EIRDY47"/>
            <bitfield mask="0x00010000" name="EIRDY48"/>
            <bitfield mask="0x00020000" name="EIRDY49"/>
            <bitfield mask="0x00040000" name="EIRDY50"/>
            <bitfield mask="0x00080000" name="EIRDY51"/>
            <bitfield mask="0x00100000" name="EIRDY52"/>
            <bitfield mask="0x00200000" name="EIRDY53"/>
            <bitfield mask="0x00400000" name="EIRDY54"/>
            <bitfield mask="0x00800000" name="EIRDY55"/>
            <bitfield mask="0x01000000" name="EIRDY56"/>
            <bitfield mask="0x02000000" name="EIRDY57"/>
            <bitfield mask="0x04000000" name="EIRDY58"/>
            <bitfield mask="0x08000000" name="EIRDY59"/>
            <bitfield mask="0x10000000" name="EIRDY60"/>
            <bitfield mask="0x20000000" name="EIRDY61"/>
            <bitfield mask="0x40000000" name="EIRDY62"/>
            <bitfield mask="0x80000000" name="EIRDY63"/>
         </register>
         <register caption="ADC Analog Warm-up Control Register" name="ADCANCON" offset="0x100" rw="RW" size="4">
            <bitfield caption="ADC0 Analog and Bias Circuitry Enable bit" mask="0x00000001" name="ANEN0" values="ADCANCON__ANEN0"/>
            <bitfield caption="ADC1 Analog and Bias Circuitry Enable bit" mask="0x00000002" name="ANEN1" values="ADCANCON__ANEN1"/>
            <bitfield caption="ADC2 Analog and Bias Circuitry Enable bit" mask="0x00000004" name="ANEN2" values="ADCANCON__ANEN2"/>
            <bitfield caption="ADC3 Analog and Bias Circuitry Enable bit" mask="0x00000008" name="ANEN3" values="ADCANCON__ANEN3"/>
            <bitfield caption="ADC4 Analog and Bias Circuitry Enable bit" mask="0x00000010" name="ANEN4" values="ADCANCON__ANEN4"/>
            <bitfield mask="0x00000020" name="ANEN5"/>
            <bitfield mask="0x00000040" name="ANEN6"/>
            <bitfield caption="Shared ADC Analog and Bias Circuitry Enable bit" mask="0x00000080" name="ANEN7" values="ADCANCON__ANEN7"/>
            <bitfield caption="ADC 0 Wake-up Status bit" mask="0x00000100" name="WKRDY0" values="ADCANCON__WKRDY0"/>
            <bitfield caption="ADC 1 Wake-up Status bit" mask="0x00000200" name="WKRDY1" values="ADCANCON__WKRDY1"/>
            <bitfield caption="ADC 2 Wake-up Status bit" mask="0x00000400" name="WKRDY2" values="ADCANCON__WKRDY2"/>
            <bitfield caption="ADC 3 Wake-up Status bit" mask="0x00000800" name="WKRDY3" values="ADCANCON__WKRDY3"/>
            <bitfield caption="ADC 4 Wake-up Status bit" mask="0x00001000" name="WKRDY4" values="ADCANCON__WKRDY4"/>
            <bitfield mask="0x00002000" name="WKRDY5"/>
            <bitfield mask="0x00004000" name="WKRDY6"/>
            <bitfield caption="Shared ADC Wake-up Status bit" mask="0x00008000" name="WKRDY7" values="ADCANCON__WKRDY7"/>
            <bitfield caption="ADC 0 Wake-up Interrupt Enable bit" mask="0x00010000" name="WKIEN0" values="ADCANCON__WKIEN0"/>
            <bitfield caption="ADC 1 Wake-up Interrupt Enable bit" mask="0x00020000" name="WKIEN1" values="ADCANCON__WKIEN1"/>
            <bitfield caption="ADC 2 Wake-up Interrupt Enable bit" mask="0x00040000" name="WKIEN2" values="ADCANCON__WKIEN2"/>
            <bitfield caption="ADC 3 Wake-up Interrupt Enable bit" mask="0x00080000" name="WKIEN3" values="ADCANCON__WKIEN3"/>
            <bitfield caption="ADC 4 Wake-up Interrupt Enable bit" mask="0x00100000" name="WKIEN4" values="ADCANCON__WKIEN4"/>
            <bitfield mask="0x00200000" name="WKIEN5"/>
            <bitfield mask="0x00400000" name="WKIEN6"/>
            <bitfield caption="Shared ADC Wake-up Interrupt Enable bit" mask="0x00800000" name="WKIEN7" values="ADCANCON__WKIEN7"/>
            <bitfield caption="Wake-up Clock Count bits" mask="0x0F000000" name="WKUPCLKCNT" values="ADCANCON__WKUPCLKCNT"/>
         </register>
         <register caption="ADC0 Configuration Register" name="ADC0CFG" offset="0x180" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="ADC1 Configuration Register" name="ADC1CFG" offset="0x184" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="ADC2 Configuration Register" name="ADC2CFG" offset="0x188" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="ADC3 Configuration Register" name="ADC3CFG" offset="0x18c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="ADC4 Configuration Register" name="ADC4CFG" offset="0x190" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="ADC7 Configuration Register" name="ADC7CFG" offset="0x19c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG"/>
         </register>
         <register caption="" name="ADCSYSCFG0" offset="0x1c0" rw="R" size="4">
            <bitfield mask="0x00000001" name="AN0"/>
            <bitfield mask="0x00000002" name="AN1"/>
            <bitfield mask="0x00000004" name="AN2"/>
            <bitfield mask="0x00000008" name="AN3"/>
            <bitfield mask="0x00000010" name="AN4"/>
            <bitfield mask="0x00000020" name="AN5"/>
            <bitfield mask="0x00000040" name="AN6"/>
            <bitfield mask="0x00000080" name="AN7"/>
            <bitfield mask="0x00000100" name="AN8"/>
            <bitfield mask="0x00000200" name="AN9"/>
            <bitfield mask="0x00000400" name="AN10"/>
            <bitfield mask="0x00000800" name="AN11"/>
            <bitfield mask="0x00001000" name="AN12"/>
            <bitfield mask="0x00002000" name="AN13"/>
            <bitfield mask="0x00004000" name="AN14"/>
            <bitfield mask="0x00008000" name="AN15"/>
            <bitfield mask="0x00010000" name="AN16"/>
            <bitfield mask="0x00020000" name="AN17"/>
            <bitfield mask="0x00040000" name="AN18"/>
            <bitfield mask="0x00080000" name="AN19"/>
            <bitfield mask="0x00100000" name="AN20"/>
            <bitfield mask="0x00200000" name="AN21"/>
            <bitfield mask="0x00400000" name="AN22"/>
            <bitfield mask="0x00800000" name="AN23"/>
            <bitfield mask="0x01000000" name="AN24"/>
            <bitfield mask="0x02000000" name="AN25"/>
            <bitfield mask="0x04000000" name="AN26"/>
            <bitfield mask="0x08000000" name="AN27"/>
            <bitfield mask="0x10000000" name="AN28"/>
            <bitfield mask="0x20000000" name="AN29"/>
            <bitfield mask="0x40000000" name="AN30"/>
            <bitfield mask="0x80000000" name="AN31"/>
         </register>
         <register caption="ADC System Configuration Register 1" name="ADCSYSCFG1" offset="0x1c0" rw="R" size="4">
            <bitfield mask="0x00000001" name="AN32"/>
            <bitfield mask="0x00000002" name="AN33"/>
            <bitfield mask="0x00000004" name="AN34"/>
            <bitfield mask="0x00000008" name="AN35"/>
            <bitfield mask="0x00000010" name="AN36"/>
            <bitfield mask="0x00000020" name="AN37"/>
            <bitfield mask="0x00000040" name="AN38"/>
            <bitfield mask="0x00000080" name="AN39"/>
            <bitfield mask="0x00000100" name="AN40"/>
            <bitfield mask="0x00000200" name="AN41"/>
            <bitfield mask="0x00000400" name="AN42"/>
            <bitfield mask="0x00000800" name="AN43"/>
            <bitfield mask="0x00001000" name="AN44"/>
            <bitfield mask="0x00002000" name="AN45"/>
            <bitfield mask="0x00004000" name="AN46"/>
            <bitfield mask="0x00008000" name="AN47"/>
            <bitfield mask="0x00010000" name="AN48"/>
            <bitfield mask="0x00020000" name="AN49"/>
            <bitfield mask="0x00040000" name="AN50"/>
            <bitfield mask="0x00080000" name="AN51"/>
            <bitfield mask="0x00100000" name="AN52"/>
            <bitfield mask="0x00200000" name="AN53"/>
            <bitfield mask="0x00400000" name="AN54"/>
            <bitfield mask="0x00800000" name="AN55"/>
            <bitfield mask="0x01000000" name="AN56"/>
            <bitfield mask="0x02000000" name="AN57"/>
            <bitfield mask="0x04000000" name="AN58"/>
            <bitfield mask="0x08000000" name="AN59"/>
            <bitfield mask="0x10000000" name="AN60"/>
            <bitfield mask="0x20000000" name="AN61"/>
            <bitfield mask="0x40000000" name="AN62"/>
            <bitfield mask="0x80000000" name="AN63"/>
         </register>
         <register caption="ADC0 Output Data Register" name="ADCDATA0" offset="0x200" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC1 Output Data Register" name="ADCDATA1" offset="0x204" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC2 Output Data Register" name="ADCDATA2" offset="0x208" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC3 Output Data Register" name="ADCDATA3" offset="0x20c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC4 Output Data Register" name="ADCDATA4" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC5 Output Data Register" name="ADCDATA5" offset="0x214" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC6 Output Data Register" name="ADCDATA6" offset="0x218" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC7 Output Data Register" name="ADCDATA7" offset="0x21c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC8 Output Data Register" name="ADCDATA8" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC9 Output Data Register" name="ADCDATA9" offset="0x224" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC10 Output Data Register" name="ADCDATA10" offset="0x228" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC11 Output Data Register" name="ADCDATA11" offset="0x22c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC12 Output Data Register" name="ADCDATA12" offset="0x230" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC13 Output Data Register" name="ADCDATA13" offset="0x234" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC14 Output Data Register" name="ADCDATA14" offset="0x238" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC15 Output Data Register" name="ADCDATA15" offset="0x23c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC16 Output Data Register" name="ADCDATA16" offset="0x240" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC17 Output Data Register" name="ADCDATA17" offset="0x244" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC18 Output Data Register" name="ADCDATA18" offset="0x248" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC19 Output Data Register" name="ADCDATA19" offset="0x24c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC20 Output Data Register" name="ADCDATA20" offset="0x250" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC21 Output Data Register" name="ADCDATA21" offset="0x254" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC22 Output Data Register" name="ADCDATA22" offset="0x258" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC23 Output Data Register" name="ADCDATA23" offset="0x25c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC24 Output Data Register" name="ADCDATA24" offset="0x260" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC25 Output Data Register" name="ADCDATA25" offset="0x264" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC26 Output Data Register" name="ADCDATA26" offset="0x268" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC27 Output Data Register" name="ADCDATA27" offset="0x26c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC28 Output Data Register" name="ADCDATA28" offset="0x270" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC29 Output Data Register" name="ADCDATA29" offset="0x274" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC30 Output Data Register" name="ADCDATA30" offset="0x278" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC31 Output Data Register" name="ADCDATA31" offset="0x27c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC32 Output Data Register" name="ADCDATA32" offset="0x280" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC33 Output Data Register" name="ADCDATA33" offset="0x284" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC34 Output Data Register" name="ADCDATA34" offset="0x288" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC35 Output Data Register" name="ADCDATA35" offset="0x28c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC36 Output Data Register" name="ADCDATA36" offset="0x290" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC37 Output Data Register" name="ADCDATA37" offset="0x294" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC38 Output Data Register" name="ADCDATA38" offset="0x298" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC39 Output Data Register" name="ADCDATA39" offset="0x29c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC40 Output Data Register" name="ADCDATA40" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC41 Output Data Register" name="ADCDATA41" offset="0x2a4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC42 Output Data Register" name="ADCDATA42" offset="0x2a8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC43 Output Data Register" name="ADCDATA43" offset="0x2ac" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="ADC44 Output Data Register" name="ADCDATA44" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
      </register-group>
      <value-group caption="Scan Trigger High Level/Positive Edge Sensitivity bit" name="ADCCON1__STRGLVL">
         <value caption="Scan trigger is high level sensitive. Once STRIG mode is selected (TRGSRCx in the ADCTRGx register)" name="" value="0x1"/>
         <value caption="Scan trigger is positive edge sensitive. Once STRIG mode is selected (TRGSRCx in the ADCTRGx register)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Vector Shift bits" name="ADCCON1__IRQVS">
         <value caption="Shift x left 7 bit position" name="" value="0x7"/>
         <value caption="Shift x left 6 bit position" name="" value="0x6"/>
         <value caption="Shift x left 5 bit position" name="" value="0x5"/>
         <value caption="Shift x left 4 bit position" name="" value="0x4"/>
         <value caption="Shift x left 3 bit position" name="" value="0x3"/>
         <value caption="Shift x left 2 bit position" name="" value="0x2"/>
         <value caption="Shift x left 1 bit position" name="" value="0x1"/>
         <value caption="Shift x left 0 bit position" name="" value="0x0"/>
      </value-group>
      <value-group caption="Fast Synchronous Peripheral Clock to ADC Control Clock bit" name="ADCCON1__FSPBCLKEN">
         <value caption="Fast synchronous peripheral clock to ADC control clock is enabled" name="" value="0x1"/>
         <value caption="Fast synchronous peripheral clock to ADC control clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Fast Synchronous System Clock to ADC Control Clock bit" name="ADCCON1__FSSCLKEN">
         <value caption="Fast synchronous system clock to ADC control clock is enabled" name="" value="0x1"/>
         <value caption="Fast synchronous system clock to ADC control clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Capacitive Voltage Division Enable bit" name="ADCCON1__CVDEN">
         <value caption="CVD operation is enabled" name="" value="0x1"/>
         <value caption="CVD operation is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Input Charge Pump Enable bit - see datasheet" name="ADCCON1__AICPMPEN">
         <value caption="Analog input charge pump is enabled (default)" name="" value="0x1"/>
         <value caption="Analog input charge pump is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="ADCCON1__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Module Enable bit" name="ADCCON1__ON">
         <value caption="ADC module is enabled" name="" value="0x1"/>
         <value caption="ADC module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Scan Trigger Source Select bits" name="ADCCON1__STRGSRC">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Resolution bits" name="ADCCON1__SELRES">
         <value caption="12 bits (default)" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Fractional Data Output Format bit" name="ADCCON1__FRACT">
         <value caption="Fractional" name="" value="0x1"/>
         <value caption="Integer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Turbo Slave ADCx bits" name="ADCCON1__TRBSLV">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="ADC4 is selected as the Turbo Slave" name="" value="0x4"/>
         <value caption="ADC3 is selected as the Turbo Slave" name="" value="0x3"/>
         <value caption="ADC2 is selected as the Turbo Slave" name="" value="0x2"/>
         <value caption="ADC1 is selected as the Turbo Slave" name="" value="0x1"/>
         <value caption="ADC0 is selected as the Turbo Slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Turbo Master ADCx bits" name="ADCCON1__TRBMST">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="ADC4 is selected as the Turbo Master" name="" value="0x4"/>
         <value caption="ADC3 is selected as the Turbo Master" name="" value="0x3"/>
         <value caption="ADC2 is selected as the Turbo Master" name="" value="0x2"/>
         <value caption="ADC1 is selected as the Turbo Master" name="" value="0x1"/>
         <value caption="ADC0 is selected as the Turbo Master" name="" value="0x0"/>
      </value-group>
      <value-group caption="Turbo Channel Error Status bit" name="ADCCON1__TRBERR">
         <value caption="An error occurred while setting the Turbo channel and Turbo channel function to be disabled regardless of the TRBEN bit being set to 1." name="" value="0x1"/>
         <value caption="Turbo channel error did not occur" name="" value="0x0"/>
      </value-group>
      <value-group caption="Turbo Channel Enable bit" name="ADCCON1__TRBEN">
         <value caption="Enable the Turbo channel" name="" value="0x1"/>
         <value caption="Disable the Turbo channel" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Clock Divider bits" name="ADCCON2__ADCDIV">
         <value caption="254 * Tq = Tad7" name="" value="0x7f"/>
         <value caption="6 * Tq = Tad7" name="" value="0x3"/>
         <value caption="4 * Tq = Tad7" name="" value="0x2"/>
         <value caption="2 * Tq = Tad7" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Early Interrupt Select bits" name="ADCCON2__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 2 ADC module clocks prior to end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC module clock prior to end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Request Override bit" name="ADCCON2__ADCEIOVR">
         <value caption="Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1 and ADCEIEN2 registers" name="" value="0x1"/>
         <value caption="Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1 and ADCGIRQEN2 registers" name="" value="0x0"/>
      </value-group>
      <value-group caption="End of Scan Interrupt Enable bit" name="ADCCON2__EOSIEN">
         <value caption="Interrupt will be generated when EOSRDY bit is set" name="" value="0x1"/>
         <value caption="No interrupt is generated when the EOSRDY bit is set" name="" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/VREF Voltage Fault Interrupt Enable bit" name="ADCCON2__REFFLTIEN">
         <value caption="Interrupt will be generated when the REFFLT bit is set" name="" value="0x1"/>
         <value caption="No interrupt is generated when the REFFLT bit is set" name="" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/VREF Voltage Ready Interrupt Enable bit" name="ADCCON2__BGVRIEN">
         <value caption="Interrupt will be generated when the BGVRDDY bit is set" name="" value="0x1"/>
         <value caption="No interrupt is generated when the BGVRRDY bit is set" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sample Time for the Shared ADC bits" name="ADCCON2__SAMC">
         <value caption="1025 Tad7" name="" value="0x3ff"/>
         <value caption="3 Tad7" name="" value="0x1"/>
         <value caption="2 Tad7" name="" value="0x0"/>
      </value-group>
      <value-group caption="Capacitor Voltage Divider Setting bit" name="ADCCON2__CVDCPL">
         <value caption="7 * 2.5 pF = 17.5 pF" name="" value="0x7"/>
         <value caption="6 * 2.5 pF = 15 pF" name="" value="0x6"/>
         <value caption="5 * 2.5 pF = 12.5 pF" name="" value="0x5"/>
         <value caption="4 * 2.5 pF = 10 pF" name="" value="0x4"/>
         <value caption="3 * 2.5 pF = 7.5 pF" name="" value="0x3"/>
         <value caption="2 * 2.5 pF = 5 pF" name="" value="0x2"/>
         <value caption="1 * 2.5 pF = 2.5 pF" name="" value="0x1"/>
         <value caption="0 * 2.5 pF = 0 pF" name="" value="0x0"/>
      </value-group>
      <value-group caption="End of Scan Interrupt Status bit" name="ADCCON2__EOSRDY">
         <value caption="All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in the ADCCSS1 and ADCCSS2 registers) have completed scanning" name="" value="0x1"/>
         <value caption="Scanning has not completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap/ Vref / AVdd BOR Fault Status bit" name="ADCCON2__REFFLT">
         <value caption="Fault in band gap or the Vref voltage while the ON bit (ADCCON1) was set. Most likely a band gap orVref fault will be caused by a BOR of the analog Vdd supply." name="" value="0x1"/>
         <value caption="Band gap and Vref voltage are working properly" name="" value="0x0"/>
      </value-group>
      <value-group caption="Band Gap Voltage/ADC Reference Voltage Status bit" name="ADCCON2__BGVRRDY">
         <value caption="Both band gap voltage and ADC reference voltages (Vref) are ready" name="" value="0x1L"/>
         <value caption="Either or both band gap voltage and ADC reference voltages (Vref) are not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Input Select bits" name="ADCCON3__ADINSEL">
         <value caption="Reserved" name="" value="0x3f"/>
         <value caption="Reserved" name="" value="0x2d"/>
         <value caption="MAX_AN_INPUT + 2 = IVTEMP" name="" value="0x2c"/>
         <value caption="MAX_AN_INPUT + 1 = IVREF" name="" value="0x2b"/>
         <value caption="MAX_AN_INPUT = AN[MAX_AN_INPUT]" name="" value="0x2a"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Global Software Trigger bit" name="ADCCON3__GSWTRG">
         <value caption="Trigger conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal" name="" value="0x1"/>
         <value caption="Do not trigger an analog-to-digital conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="Global Level Software Trigger bit" name="ADCCON3__GLSWTRG">
         <value caption="Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal" name="" value="0x1"/>
         <value caption="Do not trigger an analog-to-digital conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="Individual ADC Input Conversion Request bit" name="ADCCON3__RQCNVRT">
         <value caption="Trigger the conversion of the selected ADC input as specified by the ADINSEL bits" name="" value="0x1"/>
         <value caption="Do not trigger the conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="Class 2 and Class 3 Analog Input Sampling Enable bit" name="ADCCON3__SAMP">
         <value caption="The ADC S&amp;H amplifier is sampling" name="" value="0x1"/>
         <value caption="The ADC S&amp;H amplifier is holding" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Update Ready Status bit" name="ADCCON3__UPDRDY">
         <value caption="ADC SFRs can be updated" name="" value="0x1"/>
         <value caption="ADC SFRs cannot be updated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Update Ready Interrupt Enable bit" name="ADCCON3__UPDIEN">
         <value caption="Interrupt will be generated when the UPDRDY bit is set by hardware" name="" value="0x1"/>
         <value caption="No interrupt is generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Suspend bit" name="ADCCON3__TRGSUSP">
         <value caption="Triggers are blocked from starting a new analog-to-digital conversion" name="" value="0x1"/>
         <value caption="Triggers are not blocked" name="" value="0x0"/>
      </value-group>
      <value-group caption="Voltage Reference Input Selection bits" name="ADCCON3__VREFSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="External VREFH and External VREFL" name="" value="0x3"/>
         <value caption="AVDD and External VREFL" name="" value="0x2"/>
         <value caption="External VREFH and AVSS" name="" value="0x1"/>
         <value caption="External AVDD and AVSS" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Digital Enable bit" name="ADCCON3__DIGEN0">
         <value caption="ADC0 is digital enabled" name="" value="0x1"/>
         <value caption="ADC0 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Digital Enable bit" name="ADCCON3__DIGEN1">
         <value caption="ADC1 is digital enabled" name="" value="0x1"/>
         <value caption="ADC1 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2 Digital Enable bit" name="ADCCON3__DIGEN2">
         <value caption="ADC2 is digital enabled" name="" value="0x1"/>
         <value caption="ADC2 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Digital Enable bit" name="ADCCON3__DIGEN3">
         <value caption="ADC3 is digital enabled" name="" value="0x1"/>
         <value caption="ADC3 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Digital Enable bit" name="ADCCON3__DIGEN4">
         <value caption="ADC4 is digital enabled" name="" value="0x1"/>
         <value caption="ADC4 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Digital Enable bit" name="ADCCON3__DIGEN7">
         <value caption="ADC7 is digital enabled" name="" value="0x1"/>
         <value caption="ADC7 is digital disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog-to-Digital Control Clock Divider bits" name="ADCCON3__CONCLKDIV">
         <value caption="64 * Tclk = Tq" name="" value="0x3f"/>
         <value caption="4 * Tclk = Tq" name="" value="0x3"/>
         <value caption="3 * Tclk = Tq" name="" value="0x2"/>
         <value caption="2 * Tclk = Tq" name="" value="0x1"/>
         <value caption="Tclk = Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog-to-Digital Clock Source bits" name="ADCCON3__ADCSEL">
         <value caption="FRC" name="" value="0x3"/>
         <value caption="REFCLK3" name="" value="0x2"/>
         <value caption="System Clock (Tcy)" name="" value="0x1"/>
         <value caption="PBCLK3" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN0">
         <value caption="ADC0 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1"/>
         <value caption="ADC0 does not use synchronous sampling" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN1">
         <value caption="ADC1 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1"/>
         <value caption="ADC1 does not use synchronous sampling" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN2">
         <value caption="ADC2 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1"/>
         <value caption="ADC2 does not use synchronous sampling" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN3">
         <value caption="ADC3 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1"/>
         <value caption="ADC3 does not use synchronous sampling" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN4">
         <value caption="ADC4 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1"/>
         <value caption="ADC4 does not use synchronous sampling" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN0">
         <value caption="ADC0 uses presynchronized triggers" name="" value="0x1"/>
         <value caption="ADC0 does not use presynchronized triggers" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN1">
         <value caption="ADC1 uses presynchronized triggers" name="" value="0x1"/>
         <value caption="ADC1 does not use presynchronized triggers" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN2">
         <value caption="ADC2 uses presynchronized triggers" name="" value="0x1"/>
         <value caption="ADC2 does not use presynchronized triggers" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN3">
         <value caption="ADC3 uses presynchronized triggers" name="" value="0x1"/>
         <value caption="ADC3 does not use presynchronized triggers" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN4">
         <value caption="ADC4 uses presynchronized triggers" name="" value="0x1"/>
         <value caption="ADC4 does not use presynchronized triggers" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Analog Input Select bit" name="ADCTRGMODE__SH0ALT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="AN45" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Analog Input Select bit" name="ADCTRGMODE__SH1ALT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="AN46" name="" value="0x1"/>
         <value caption="AN1" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2 Analog Input Select bit" name="ADCTRGMODE__SH2ALT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="AN47" name="" value="0x1"/>
         <value caption="AN2" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Analog Input Select bit" name="ADCTRGMODE__SH3ALT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="AN48" name="" value="0x1"/>
         <value caption="AN3" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Analog Input Select bit" name="ADCTRGMODE__SH4ALT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="AN49" name="" value="0x1"/>
         <value caption="AN4" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN0 Signed Data Mode bit" name="ADCIMCON1__SIGN0">
         <value caption="AN0 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN0 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN0 Mode bit" name="ADCIMCON1__DIFF0">
         <value caption="AN0 is using Differential mode" name="" value="0x1"/>
         <value caption="AN0 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN1 Signed Data Mode bit" name="ADCIMCON1__SIGN1">
         <value caption="AN1 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN1 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN1 Mode bit" name="ADCIMCON1__DIFF1">
         <value caption="AN1 is using Differential mode" name="" value="0x1"/>
         <value caption="AN1 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN2 Signed Data Mode bit" name="ADCIMCON1__SIGN2">
         <value caption="AN2 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN2 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN2 Mode bit" name="ADCIMCON1__DIFF2">
         <value caption="AN2 is using Differential mode" name="" value="0x1"/>
         <value caption="AN2 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN3 Signed Data Mode bit" name="ADCIMCON1__SIGN3">
         <value caption="AN3 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN3 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN3 Mode bit" name="ADCIMCON1__DIFF3">
         <value caption="AN3 is using Differential mode" name="" value="0x1"/>
         <value caption="AN3 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN4 Signed Data Mode bit" name="ADCIMCON1__SIGN4">
         <value caption="AN4 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN4 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN4 Mode bit" name="ADCIMCON1__DIFF4">
         <value caption="AN4 is using Differential mode" name="" value="0x1"/>
         <value caption="AN4 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN5 Signed Data Mode bit" name="ADCIMCON1__SIGN5">
         <value caption="AN5 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN5 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN5 Mode bit" name="ADCIMCON1__DIFF5">
         <value caption="AN5 is using Differential mode" name="" value="0x1"/>
         <value caption="AN5 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN6 Signed Data Mode bit" name="ADCIMCON1__SIGN6">
         <value caption="AN6 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN6 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN6 Mode bit" name="ADCIMCON1__DIFF6">
         <value caption="AN6 is using Differential mode" name="" value="0x1"/>
         <value caption="AN6 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN7 Signed Data Mode bit" name="ADCIMCON1__SIGN7">
         <value caption="AN7 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN7 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN7 Mode bit" name="ADCIMCON1__DIFF7">
         <value caption="AN7 is using Differential mode" name="" value="0x1"/>
         <value caption="AN7 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN8 Signed Data Mode bit" name="ADCIMCON1__SIGN8">
         <value caption="AN8 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN8 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN 8 Mode bit" name="ADCIMCON1__DIFF8">
         <value caption="AN8 is using Differential mode" name="" value="0x1"/>
         <value caption="AN8 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN9 Signed Data Mode bit" name="ADCIMCON1__SIGN9">
         <value caption="AN9 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN9 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN9 Mode bit" name="ADCIMCON1__DIFF9">
         <value caption="AN9 is using Differential mode" name="" value="0x1"/>
         <value caption="AN9 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN10 Signed Data Mode bit" name="ADCIMCON1__SIGN10">
         <value caption="AN10 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN10 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN10 Mode bit" name="ADCIMCON1__DIFF10">
         <value caption="AN10 is using Differential mode" name="" value="0x1"/>
         <value caption="AN10 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN11 Signed Data Mode bit" name="ADCIMCON1__SIGN11">
         <value caption="AN11 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN11 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN11 Mode bit" name="ADCIMCON1__DIFF11">
         <value caption="AN11 is using Differential mode" name="" value="0x1"/>
         <value caption="AN11 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN12 Signed Data Mode bit" name="ADCIMCON1__SIGN12">
         <value caption="AN12 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN12 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN12 Mode bit" name="ADCIMCON1__DIFF12">
         <value caption="AN12 is using Differential mode" name="" value="0x1"/>
         <value caption="AN12 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN13 Signed Data Mode bit" name="ADCIMCON1__SIGN13">
         <value caption="AN13 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN13 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN13 Mode bit" name="ADCIMCON1__DIFF13">
         <value caption="AN13 is using Differential mode" name="" value="0x1"/>
         <value caption="AN13 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN14 Signed Data Mode bit" name="ADCIMCON1__SIGN14">
         <value caption="AN14 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN14 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN14 Mode bit" name="ADCIMCON1__DIFF14">
         <value caption="AN14 is using Differential mode" name="" value="0x1"/>
         <value caption="AN14 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN15 Signed Data Mode bit" name="ADCIMCON1__SIGN15">
         <value caption="AN15 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN15 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN15 Mode bit" name="ADCIMCON1__DIFF15">
         <value caption="AN15 is using Differential mode" name="" value="0x1"/>
         <value caption="AN15 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN16 Signed Data Mode bit" name="ADCIMCON2__SIGN16">
         <value caption="AN16 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN16 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN16 Mode bit" name="ADCIMCON2__DIFF16">
         <value caption="AN16 is using Differential mode" name="" value="0x1"/>
         <value caption="AN16 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN17 Signed Data Mode bit" name="ADCIMCON2__SIGN17">
         <value caption="AN17 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN17 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN17 Mode bit" name="ADCIMCON2__DIFF17">
         <value caption="AN17 is using Differential mode" name="" value="0x1"/>
         <value caption="AN17 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN18 Signed Data Mode bit" name="ADCIMCON2__SIGN18">
         <value caption="AN18 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN18 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN18 Mode bit" name="ADCIMCON2__DIFF18">
         <value caption="AN18 is using Differential mode" name="" value="0x1"/>
         <value caption="AN18 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN19 Signed Data Mode bit" name="ADCIMCON2__SIGN19">
         <value caption="AN19 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN19 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN19 Mode bit" name="ADCIMCON2__DIFF19">
         <value caption="AN19 is using Differential mode" name="" value="0x1"/>
         <value caption="AN19 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN20 Signed Data Mode bit" name="ADCIMCON2__SIGN20">
         <value caption="AN20 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN20 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN20 Mode bit" name="ADCIMCON2__DIFF20">
         <value caption="AN20 is using Differential mode" name="" value="0x1"/>
         <value caption="AN20 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN21 Signed Data Mode bit" name="ADCIMCON2__SIGN21">
         <value caption="AN21 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN21 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN21 Mode bit" name="ADCIMCON2__DIFF21">
         <value caption="AN21 is using Differential mode" name="" value="0x1"/>
         <value caption="AN21 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN22 Signed Data Mode bit" name="ADCIMCON2__SIGN22">
         <value caption="AN22 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN22 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN22 Mode bit" name="ADCIMCON2__DIFF22">
         <value caption="AN22 is using Differential mode" name="" value="0x1"/>
         <value caption="AN22 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN23 Signed Data Mode bit" name="ADCIMCON2__SIGN23">
         <value caption="AN23 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN23 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN23 Mode bit" name="ADCIMCON2__DIFF23">
         <value caption="AN23 is using Differential mode" name="" value="0x1"/>
         <value caption="AN23 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN24 Signed Data Mode bit" name="ADCIMCON2__SIGN24">
         <value caption="AN24 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN24 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN24 Mode bit" name="ADCIMCON2__DIFF24">
         <value caption="AN24 is using Differential mode" name="" value="0x1"/>
         <value caption="AN24 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN25 Signed Data Mode bit" name="ADCIMCON2__SIGN25">
         <value caption="AN25 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN25 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN25 Mode bit" name="ADCIMCON2__DIFF25">
         <value caption="AN25 is using Differential mode" name="" value="0x1"/>
         <value caption="AN25 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN26 Signed Data Mode bit" name="ADCIMCON2__SIGN26">
         <value caption="AN26 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN26 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN26 Mode bit" name="ADCIMCON2__DIFF26">
         <value caption="AN26 is using Differential mode" name="" value="0x1"/>
         <value caption="AN26 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN27 Signed Data Mode bit" name="ADCIMCON2__SIGN27">
         <value caption="AN27 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN27 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN27 Mode bit" name="ADCIMCON2__DIFF27">
         <value caption="AN27 is using Differential mode" name="" value="0x1"/>
         <value caption="AN27 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN28 Signed Data Mode bit" name="ADCIMCON2__SIGN28">
         <value caption="AN28 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN28 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN28 Mode bit" name="ADCIMCON2__DIFF28">
         <value caption="AN28 is using Differential mode" name="" value="0x1"/>
         <value caption="AN28 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN29 Signed Data Mode bit" name="ADCIMCON2__SIGN29">
         <value caption="AN29 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN29 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN29 Mode bit" name="ADCIMCON2__DIFF29">
         <value caption="AN29 is using Differential mode" name="" value="0x1"/>
         <value caption="AN29 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN30 Signed Data Mode bit" name="ADCIMCON2__SIGN30">
         <value caption="AN30 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN30 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN30 Mode bit" name="ADCIMCON2__DIFF30">
         <value caption="AN30 is using Differential mode" name="" value="0x1"/>
         <value caption="AN30 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN31 Signed Data Mode bit" name="ADCIMCON2__SIGN31">
         <value caption="AN31 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN31 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN31 Mode bit" name="ADCIMCON2__DIFF31">
         <value caption="AN31 is using Differential mode" name="" value="0x1"/>
         <value caption="AN31 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN32 Signed Data Mode bit" name="ADCIMCON3__SIGN32">
         <value caption="AN32 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN32 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN32 Mode bit" name="ADCIMCON3__DIFF32">
         <value caption="AN32 is using Differential mode" name="" value="0x1"/>
         <value caption="AN32 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN33 Signed Data Mode bit" name="ADCIMCON3__SIGN33">
         <value caption="AN33 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN33 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN33 Mode bit" name="ADCIMCON3__DIFF33">
         <value caption="AN33 is using Differential mode" name="" value="0x1"/>
         <value caption="AN33 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN34 Signed Data Mode bit" name="ADCIMCON3__SIGN34">
         <value caption="AN34 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN34 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN34 Mode bit" name="ADCIMCON3__DIFF34">
         <value caption="AN34 is using Differential mode" name="" value="0x1"/>
         <value caption="AN34 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN35 Signed Data Mode bit" name="ADCIMCON3__SIGN35">
         <value caption="AN35 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN35 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN35 Mode bit" name="ADCIMCON3__DIFF35">
         <value caption="AN35 is using Differential mode" name="" value="0x1"/>
         <value caption="AN35 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN36 Signed Data Mode bit" name="ADCIMCON3__SIGN36">
         <value caption="AN36 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN36 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN36 Mode bit" name="ADCIMCON3__DIFF36">
         <value caption="AN36 is using Differential mode" name="" value="0x1"/>
         <value caption="AN36 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN37 Signed Data Mode bit" name="ADCIMCON3__SIGN37">
         <value caption="AN37 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN37 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN37 Mode bit" name="ADCIMCON3__DIFF37">
         <value caption="AN37 is using Differential mode" name="" value="0x1"/>
         <value caption="AN37 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN38 Signed Data Mode bit" name="ADCIMCON3__SIGN38">
         <value caption="AN38 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN38 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN38 Mode bit" name="ADCIMCON3__DIFF38">
         <value caption="AN38 is using Differential mode" name="" value="0x1"/>
         <value caption="AN38 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN39 Signed Data Mode bit" name="ADCIMCON3__SIGN39">
         <value caption="AN39 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN39 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN39 Mode bit" name="ADCIMCON3__DIFF39">
         <value caption="AN39 is using Differential mode" name="" value="0x1"/>
         <value caption="AN39 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN40 Signed Data Mode bit" name="ADCIMCON3__SIGN40">
         <value caption="AN40 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN40 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN40 Mode bit" name="ADCIMCON3__DIFF40">
         <value caption="AN40 is using Differential mode" name="" value="0x1"/>
         <value caption="AN40 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN41 Signed Data Mode bit" name="ADCIMCON3__SIGN41">
         <value caption="AN41 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN41 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN41 Mode bit" name="ADCIMCON3__DIFF41">
         <value caption="AN41 is using Differential mode" name="" value="0x1"/>
         <value caption="AN41 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN42 Signed Data Mode bit" name="ADCIMCON3__SIGN42">
         <value caption="AN42 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN42 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN42 Mode bit" name="ADCIMCON3__DIFF42">
         <value caption="AN42 is using Differential mode" name="" value="0x1"/>
         <value caption="AN42 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN43 Signed Data Mode bit" name="ADCIMCON3__SIGN43">
         <value caption="AN43 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN43 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN43 Mode bit" name="ADCIMCON3__DIFF43">
         <value caption="AN43 is using Differential mode" name="" value="0x1"/>
         <value caption="AN43 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN44 Signed Data Mode bit" name="ADCIMCON3__SIGN44">
         <value caption="AN44 is using Signed Data mode" name="" value="0x1"/>
         <value caption="AN44 is using Unsigned Data mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="AN44 Mode bit" name="ADCIMCON3__DIFF44">
         <value caption="AN44 is using Differential mode" name="" value="0x1"/>
         <value caption="AN44 is using Single-ended mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 0" name="ADCGIRQEN1__AGIEN0">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 1" name="ADCGIRQEN1__AGIEN1">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 2" name="ADCGIRQEN1__AGIEN2">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 3" name="ADCGIRQEN1__AGIEN3">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 4" name="ADCGIRQEN1__AGIEN4">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 5" name="ADCGIRQEN1__AGIEN5">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 6" name="ADCGIRQEN1__AGIEN6">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 7" name="ADCGIRQEN1__AGIEN7">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 8" name="ADCGIRQEN1__AGIEN8">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 9" name="ADCGIRQEN1__AGIEN9">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 10" name="ADCGIRQEN1__AGIEN10">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 11" name="ADCGIRQEN1__AGIEN11">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 12" name="ADCGIRQEN1__AGIEN12">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 13" name="ADCGIRQEN1__AGIEN13">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 14" name="ADCGIRQEN1__AGIEN14">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 15" name="ADCGIRQEN1__AGIEN15">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 16" name="ADCGIRQEN1__AGIEN16">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 17" name="ADCGIRQEN1__AGIEN17">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 18" name="ADCGIRQEN1__AGIEN18">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 19" name="ADCGIRQEN1__AGIEN19">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 20" name="ADCGIRQEN1__AGIEN20">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 21" name="ADCGIRQEN1__AGIEN21">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 22" name="ADCGIRQEN1__AGIEN22">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 23" name="ADCGIRQEN1__AGIEN23">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 24" name="ADCGIRQEN1__AGIEN24">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 25" name="ADCGIRQEN1__AGIEN25">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 26" name="ADCGIRQEN1__AGIEN26">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 27" name="ADCGIRQEN1__AGIEN27">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 28" name="ADCGIRQEN1__AGIEN28">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 29" name="ADCGIRQEN1__AGIEN29">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 30" name="ADCGIRQEN1__AGIEN30">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 31" name="ADCGIRQEN1__AGIEN31">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 32" name="ADCGIRQEN2__AGIEN32">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 33" name="ADCGIRQEN2__AGIEN33">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 34" name="ADCGIRQEN2__AGIEN34">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 35" name="ADCGIRQEN2__AGIEN35">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 36" name="ADCGIRQEN2__AGIEN36">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 37" name="ADCGIRQEN2__AGIEN37">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 38" name="ADCGIRQEN2__AGIEN38">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 39" name="ADCGIRQEN2__AGIEN39">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 40" name="ADCGIRQEN2__AGIEN40">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 41" name="ADCGIRQEN2__AGIEN41">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 42" name="ADCGIRQEN2__AGIEN42">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 43" name="ADCGIRQEN2__AGIEN43">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bits for analog input 44" name="ADCGIRQEN2__AGIEN44">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit (x = 31-0) of the ADCDSTAT1 register)" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 0" name="ADCCSS1__CSS0">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 1" name="ADCCSS1__CSS1">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 2" name="ADCCSS1__CSS2">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 3" name="ADCCSS1__CSS3">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 4" name="ADCCSS1__CSS4">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 5" name="ADCCSS1__CSS5">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 6" name="ADCCSS1__CSS6">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 7" name="ADCCSS1__CSS7">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 8" name="ADCCSS1__CSS8">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 9" name="ADCCSS1__CSS9">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 10" name="ADCCSS1__CSS10">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 11" name="ADCCSS1__CSS11">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 12" name="ADCCSS1__CSS12">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 13" name="ADCCSS1__CSS13">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 14" name="ADCCSS1__CSS14">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 15" name="ADCCSS1__CSS15">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 16" name="ADCCSS1__CSS16">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 17" name="ADCCSS1__CSS17">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 18" name="ADCCSS1__CSS18">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 19" name="ADCCSS1__CSS19">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 20" name="ADCCSS1__CSS20">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 21" name="ADCCSS1__CSS21">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 22" name="ADCCSS1__CSS22">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 23" name="ADCCSS1__CSS23">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 24" name="ADCCSS1__CSS24">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 25" name="ADCCSS1__CSS25">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 26" name="ADCCSS1__CSS26">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 27" name="ADCCSS1__CSS27">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 28" name="ADCCSS1__CSS28">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 29" name="ADCCSS1__CSS29">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 30" name="ADCCSS1__CSS30">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 31" name="ADCCSS1__CSS31">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 32" name="ADCCSS2__CSS32">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 33" name="ADCCSS2__CSS33">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 34" name="ADCCSS2__CSS34">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 35" name="ADCCSS2__CSS35">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 36" name="ADCCSS2__CSS36">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 37" name="ADCCSS2__CSS37">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 38" name="ADCCSS2__CSS38">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 39" name="ADCCSS2__CSS39">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 40" name="ADCCSS2__CSS40">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 41" name="ADCCSS2__CSS41">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 42" name="ADCCSS2__CSS42">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 43" name="ADCCSS2__CSS43">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Analog Common Scan Select bits 44" name="ADCCSS2__CSS44">
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
         <value caption="Select ANx for input scan" name="" value="0x1"/>
         <value caption="Skip ANx for input scan" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 0" name="ADCDSTAT1__ARDY0">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 1" name="ADCDSTAT1__ARDY1">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 2" name="ADCDSTAT1__ARDY2">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 3" name="ADCDSTAT1__ARDY3">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 4" name="ADCDSTAT1__ARDY4">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 5" name="ADCDSTAT1__ARDY5">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 6" name="ADCDSTAT1__ARDY6">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 7" name="ADCDSTAT1__ARDY7">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 8" name="ADCDSTAT1__ARDY8">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 9" name="ADCDSTAT1__ARDY9">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 10" name="ADCDSTAT1__ARDY10">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 11" name="ADCDSTAT1__ARDY11">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 12" name="ADCDSTAT1__ARDY12">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 13" name="ADCDSTAT1__ARDY13">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 14" name="ADCDSTAT1__ARDY14">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 15" name="ADCDSTAT1__ARDY15">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 16" name="ADCDSTAT1__ARDY16">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 17" name="ADCDSTAT1__ARDY17">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 18" name="ADCDSTAT1__ARDY18">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 19" name="ADCDSTAT1__ARDY19">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 20" name="ADCDSTAT1__ARDY20">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 21" name="ADCDSTAT1__ARDY21">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 22" name="ADCDSTAT1__ARDY22">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 23" name="ADCDSTAT1__ARDY23">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 24" name="ADCDSTAT1__ARDY24">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 25" name="ADCDSTAT1__ARDY25">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 26" name="ADCDSTAT1__ARDY26">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 27" name="ADCDSTAT1__ARDY27">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 28" name="ADCDSTAT1__ARDY28">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 29" name="ADCDSTAT1__ARDY29">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 30" name="ADCDSTAT1__ARDY30">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 31" name="ADCDSTAT1__ARDY31">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 32" name="ADCDSTAT2__ARDY32">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 33" name="ADCDSTAT2__ARDY33">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 34" name="ADCDSTAT2__ARDY34">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 35" name="ADCDSTAT2__ARDY35">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 36" name="ADCDSTAT2__ARDY36">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 37" name="ADCDSTAT2__ARDY37">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 38" name="ADCDSTAT2__ARDY38">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 39" name="ADCDSTAT2__ARDY39">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 40" name="ADCDSTAT2__ARDY40">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 41" name="ADCDSTAT2__ARDY41">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 42" name="ADCDSTAT2__ARDY42">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 43" name="ADCDSTAT2__ARDY43">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bit 44" name="ADCDSTAT2__ARDY44">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1"/>
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR1__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR1__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR1__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR1__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR1__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR1__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR1__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR2__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR2__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR2__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR2__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR2__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR2__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR2__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR3__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR3__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR3__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR3__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR3__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR3__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR3__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR4__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR4__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR4__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR4__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR4__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR4__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR4__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR5__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR5__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR5__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR5__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR5__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR5__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR5__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR6__CHNLID">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="AN11" name="" value="0xb"/>
         <value caption="AN2" name="" value="0x2"/>
         <value caption="AN1" name="" value="0x1"/>
         <value caption="AN0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Data Ready Status bit" name="ADCFLTR6__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1"/>
         <value caption="Data is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Interrupt Enable bit" name="ADCFLTR6__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1"/>
         <value caption="Digital filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR6__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right" name="" value="0x7"/>
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right" name="" value="0x6"/>
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right" name="" value="0x5"/>
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right" name="" value="0x4"/>
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right" name="" value="0x3"/>
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right" name="" value="0x2"/>
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right" name="" value="0x1"/>
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR6__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1"/>
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR6__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1"/>
         <value caption="Only the first 12 bits are significant" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Filter x Enable bit" name="ADCFLTR6__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1"/>
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN0 Select bits" name="ADCTRG1__TRGSRC0">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN1 Select bits" name="ADCTRG1__TRGSRC1">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN2 Select" name="ADCTRG1__TRGSRC2">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN3 Select bits" name="ADCTRG1__TRGSRC3">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN4 Select bits" name="ADCTRG2__TRGSRC4">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN5 Select bits" name="ADCTRG2__TRGSRC5">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN6 Select bits" name="ADCTRG2__TRGSRC6">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN7 Select bits" name="ADCTRG2__TRGSRC7">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN8 Select bits" name="ADCTRG3__TRGSRC8">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN9 Select bits" name="ADCTRG3__TRGSRC9">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN10 Select bits" name="ADCTRG3__TRGSRC10">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN11 Select bits" name="ADCTRG3__TRGSRC11">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Comparator 2 (COUT)" name="" value="0xc"/>
         <value caption="Comparator 1 (COUT)" name="" value="0xb"/>
         <value caption="OCMP5" name="" value="0xa"/>
         <value caption="OCMP3" name="" value="0x9"/>
         <value caption="OCMP1" name="" value="0x8"/>
         <value caption="TMR5 match" name="" value="0x7"/>
         <value caption="TMR3 match" name="" value="0x6"/>
         <value caption="TMR1 match" name="" value="0x5"/>
         <value caption="INT0 External interrupt" name="" value="0x4"/>
         <value caption="STRIG" name="" value="0x3"/>
         <value caption="Global level software trigger (GLSWTRG)" name="" value="0x2"/>
         <value caption="Global software edge Trigger (GSWTRG)" name="" value="0x1"/>
         <value caption="No Trigger" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator 0 Event bit" name="ADCCMPCON1__IELOLO">
         <value caption="Generate a Digital Comparator 0 Event when DATA &lt; DCMPLO&lt;15:0&gt;" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator 0 Event bit" name="ADCCMPCON1__IELOHI">
         <value caption="Generate a Digital Comparator 0 Event when DCMPLO &lt; DATA&lt;31:0&gt;" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator 0 Event bit" name="ADCCMPCON1__IEHILO">
         <value caption="Generate a Digital Comparator 0 Event when DATA &lt; DCMPHI&lt;15:0&gt;" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator 0 Event bit" name="ADCCMPCON1__IEHIHI">
         <value caption="Generate a Digital Comparator 0 Event when DCMPHI &lt; DATA&lt;31:0&gt;" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator 0 Event bit" name="ADCCMPCON1__IEBTWN">
         <value caption="Generate a digital comparator event when DCMPLO &lt; DATA&lt;31:0&gt; &lt; DCMPHI&lt;15:0&gt;" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator 0 Output True Event Status bit" name="ADCCMPCON1__DCMPED">
         <value caption="Digital Comparator 0 output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator 0 output is false (output of comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator 0 Global Interrupt Enable bit" name="ADCCMPCON1__DCMPGIEN">
         <value caption="A Digital Comparator 0 interrupt is generated when the DCMPED status bit (ADCCMP0CON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator 0 interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator 0 Enable bit" name="ADCCMPCON1__ENDCMP">
         <value caption="Digital Comparator 0 is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator 0 is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator 0 Analog Input Identification bits" name="ADCCMPCON1__AINID">
         <value caption="Reserved" name="" value="0x3f"/>
         <value caption="Reserved" name="" value="0x2d"/>
         <value caption="AN44 is being monitored" name="" value="0x2c"/>
         <value caption="AN43 is being monitored" name="" value="0x2b"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON2__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPLO&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON2__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON2__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON2__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON2__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO &lt; DATA&lt;31:0&gt; bits&lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Output True Event Status bit" name="ADCCMPCON2__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Global Interrupt Enable bit" name="ADCCMPCON2__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Enable bit" name="ADCCMPCON2__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator x is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Analog Input Identification bits" name="ADCCMPCON2__AINID">
         <value caption="AN31 is being monitored" name="" value="0x1f"/>
         <value caption="AN30 is being monitored" name="" value="0x1e"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON3__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPLO&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON3__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON3__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON3__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON3__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO &lt; DATA&lt;31:0&gt; bits&lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Output True Event Status bit" name="ADCCMPCON3__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Global Interrupt Enable bit" name="ADCCMPCON3__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Enable bit" name="ADCCMPCON3__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator x is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Analog Input Identification bits" name="ADCCMPCON3__AINID">
         <value caption="AN31 is being monitored" name="" value="0x1f"/>
         <value caption="AN30 is being monitored" name="" value="0x1e"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON4__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPLO&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON4__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON4__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON4__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON4__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO &lt; DATA&lt;31:0&gt; bits&lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Output True Event Status bit" name="ADCCMPCON4__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Global Interrupt Enable bit" name="ADCCMPCON4__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Enable bit" name="ADCCMPCON4__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator x is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Analog Input Identification bits" name="ADCCMPCON4__AINID">
         <value caption="AN31 is being monitored" name="" value="0x1f"/>
         <value caption="AN30 is being monitored" name="" value="0x1e"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON5__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPLO&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON5__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON5__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON5__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON5__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO &lt; DATA&lt;31:0&gt; bits&lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Output True Event Status bit" name="ADCCMPCON5__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Global Interrupt Enable bit" name="ADCCMPCON5__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Enable bit" name="ADCCMPCON5__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator x is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Analog Input Identification bits" name="ADCCMPCON5__AINID">
         <value caption="AN31 is being monitored" name="" value="0x1f"/>
         <value caption="AN30 is being monitored" name="" value="0x1e"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON6__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPLO&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON6__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON6__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits &lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON6__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI &lt; DATA&lt;31:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON6__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO &lt; DATA&lt;31:0&gt; bits&lt; DCMPHI&lt;15:0&gt; bits" name="" value="0x1"/>
         <value caption="Do not generate a digital comparator event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Output True Event Status bit" name="ADCCMPCON6__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1"/>
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Global Interrupt Enable bit" name="ADCCMPCON6__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1"/>
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Enable bit" name="ADCCMPCON6__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1"/>
         <value caption="Digital Comparator x is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Digital Comparator x Analog Input Identification bits" name="ADCCMPCON6__AINID">
         <value caption="AN31 is being monitored" name="" value="0x1f"/>
         <value caption="AN30 is being monitored" name="" value="0x1e"/>
         <value caption="AN1 is being monitored" name="" value="0x1"/>
         <value caption="AN0 is being monitored" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Identifier bits" name="ADCFSTAT__ADCID">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Converted data of ADC4 is stored in FIFO" name="" value="0x4"/>
         <value caption="Converted data of ADC0 is stored in FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Write Overflow Error Status bit" name="ADCFSTAT__FWROVERR">
         <value caption="A write overflow error in the FIFO has occurred (circular FIFO)" name="" value="0x1"/>
         <value caption="A write overflow error in the FIFO has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Data Ready Interrupt Status bit" name="ADCFSTAT__FRDY">
         <value caption="FIFO has data to be read" name="" value="0x1"/>
         <value caption="No data is available in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Interrupt Enable bit" name="ADCFSTAT__FIEN">
         <value caption="FIFO interrupts are enabled; an interrupt is generated once the FRDY bit is set" name="" value="0x1"/>
         <value caption="FIFO interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Enable bit" name="ADCFSTAT__ADC0EN">
         <value caption="Converted output data of ADC is stored in the FIFO" name="" value="0x1"/>
         <value caption="Converted output data of ADC is not stored in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Enable bit" name="ADCFSTAT__ADC1EN">
         <value caption="Converted output data of ADC is stored in the FIFO" name="" value="0x1"/>
         <value caption="Converted output data of ADC is not stored in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2 Enable bit" name="ADCFSTAT__ADC2EN">
         <value caption="Converted output data of ADC is stored in the FIFO" name="" value="0x1"/>
         <value caption="Converted output data of ADC is not stored in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Enable bit" name="ADCFSTAT__ADC3EN">
         <value caption="Converted output data of ADC is stored in the FIFO" name="" value="0x1"/>
         <value caption="Converted output data of ADC is not stored in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Enable bit" name="ADCFSTAT__ADC4EN">
         <value caption="Converted output data of ADC is stored in the FIFO" name="" value="0x1"/>
         <value caption="Converted output data of ADC is not stored in the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Enable bit" name="ADCFSTAT__FEN">
         <value caption="FIFO is enabled" name="" value="0x1"/>
         <value caption="FIFO is disabled; no data is being saved into the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 0" name="ADCTRGSNS__LVL0">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 1" name="ADCTRGSNS__LVL1">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 2" name="ADCTRGSNS__LVL2">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 3" name="ADCTRGSNS__LVL3">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 4" name="ADCTRGSNS__LVL4">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 5" name="ADCTRGSNS__LVL5">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 6" name="ADCTRGSNS__LVL6">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 7" name="ADCTRGSNS__LVL7">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 8" name="ADCTRGSNS__LVL8">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 9" name="ADCTRGSNS__LVL9">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 10" name="ADCTRGSNS__LVL10">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bit 11" name="ADCTRGSNS__LVL11">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1"/>
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC0TIME__SAMC">
         <value caption="1025 Tadx" name="" value="0x3ff"/>
         <value caption="3 Tadx" name="" value="0x1"/>
         <value caption="2 Tadx" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC0TIME__ADCDIV">
         <value caption="254 * Tq = Tadx" name="" value="0x7f"/>
         <value caption="6 * Tq = Tadx" name="" value="0x3"/>
         <value caption="4 * Tq = Tadx" name="" value="0x2"/>
         <value caption="2 * Tq = Tadx" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC0TIME__SELRES">
         <value caption="12 bits" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC0TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5"/>
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4"/>
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3"/>
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2"/>
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC1TIME__SAMC">
         <value caption="1025 Tadx" name="" value="0x3ff"/>
         <value caption="3 Tadx" name="" value="0x1"/>
         <value caption="2 Tadx" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC1TIME__ADCDIV">
         <value caption="254 * Tq = Tadx" name="" value="0x7f"/>
         <value caption="6 * Tq = Tadx" name="" value="0x3"/>
         <value caption="4 * Tq = Tadx" name="" value="0x2"/>
         <value caption="2 * Tq = Tadx" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC1TIME__SELRES">
         <value caption="12 bits" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC1TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5"/>
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4"/>
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3"/>
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2"/>
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC2TIME__SAMC">
         <value caption="1025 Tadx" name="" value="0x3ff"/>
         <value caption="3 Tadx" name="" value="0x1"/>
         <value caption="2 Tadx" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC2TIME__ADCDIV">
         <value caption="254 * Tq = Tadx" name="" value="0x7f"/>
         <value caption="6 * Tq = Tadx" name="" value="0x3"/>
         <value caption="4 * Tq = Tadx" name="" value="0x2"/>
         <value caption="2 * Tq = Tadx" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC2TIME__SELRES">
         <value caption="12 bits" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC2TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5"/>
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4"/>
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3"/>
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2"/>
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC3TIME__SAMC">
         <value caption="1025 Tadx" name="" value="0x3ff"/>
         <value caption="3 Tadx" name="" value="0x1"/>
         <value caption="2 Tadx" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC3TIME__ADCDIV">
         <value caption="254 * Tq = Tadx" name="" value="0x7f"/>
         <value caption="6 * Tq = Tadx" name="" value="0x3"/>
         <value caption="4 * Tq = Tadx" name="" value="0x2"/>
         <value caption="2 * Tq = Tadx" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC3TIME__SELRES">
         <value caption="12 bits" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC3TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5"/>
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4"/>
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3"/>
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2"/>
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC4TIME__SAMC">
         <value caption="1025 Tadx" name="" value="0x3ff"/>
         <value caption="3 Tadx" name="" value="0x1"/>
         <value caption="2 Tadx" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC4TIME__ADCDIV">
         <value caption="254 * Tq = Tadx" name="" value="0x7f"/>
         <value caption="6 * Tq = Tadx" name="" value="0x3"/>
         <value caption="4 * Tq = Tadx" name="" value="0x2"/>
         <value caption="2 * Tq = Tadx" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC4TIME__SELRES">
         <value caption="12 bits" name="" value="0x3"/>
         <value caption="10 bits" name="" value="0x2"/>
         <value caption="8 bits" name="" value="0x1"/>
         <value caption="6 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC4TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7"/>
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6"/>
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5"/>
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4"/>
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3"/>
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2"/>
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1"/>
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 0" name="ADCEIEN1__EIEN0">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 1" name="ADCEIEN1__EIEN1">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 2" name="ADCEIEN1__EIEN2">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 3" name="ADCEIEN1__EIEN3">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 4" name="ADCEIEN1__EIEN4">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 5" name="ADCEIEN1__EIEN5">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 6" name="ADCEIEN1__EIEN6">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 7" name="ADCEIEN1__EIEN7">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 8" name="ADCEIEN1__EIEN8">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 9" name="ADCEIEN1__EIEN9">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 10" name="ADCEIEN1__EIEN10">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 11" name="ADCEIEN1__EIEN11">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 12" name="ADCEIEN1__EIEN12">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 13" name="ADCEIEN1__EIEN13">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 14" name="ADCEIEN1__EIEN14">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 15" name="ADCEIEN1__EIEN15">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 16" name="ADCEIEN1__EIEN16">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 17" name="ADCEIEN1__EIEN17">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 18" name="ADCEIEN1__EIEN18">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 19" name="ADCEIEN1__EIEN19">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 20" name="ADCEIEN1__EIEN20">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 21" name="ADCEIEN1__EIEN21">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 22" name="ADCEIEN1__EIEN22">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 23" name="ADCEIEN1__EIEN23">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 24" name="ADCEIEN1__EIEN24">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 25" name="ADCEIEN1__EIEN25">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 26" name="ADCEIEN1__EIEN26">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 27" name="ADCEIEN1__EIEN27">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 28" name="ADCEIEN1__EIEN28">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 29" name="ADCEIEN1__EIEN29">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 30" name="ADCEIEN1__EIEN30">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 31" name="ADCEIEN1__EIEN31">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 32" name="ADCEIEN2__EIEN32">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 33" name="ADCEIEN2__EIEN33">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 34" name="ADCEIEN2__EIEN34">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 35" name="ADCEIEN2__EIEN35">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 36" name="ADCEIEN2__EIEN36">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 37" name="ADCEIEN2__EIEN37">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 38" name="ADCEIEN2__EIEN38">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 39" name="ADCEIEN2__EIEN39">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 40" name="ADCEIEN2__EIEN40">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 41" name="ADCEIEN2__EIEN41">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 42" name="ADCEIEN2__EIEN42">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 43" name="ADCEIEN2__EIEN43">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bit 44" name="ADCEIEN2__EIEN44">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 0" name="ADCEISTAT1__EIRDY0">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 1" name="ADCEISTAT1__EIRDY1">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 2" name="ADCEISTAT1__EIRDY2">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 3" name="ADCEISTAT1__EIRDY3">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 4" name="ADCEISTAT1__EIRDY4">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 5" name="ADCEISTAT1__EIRDY5">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 6" name="ADCEISTAT1__EIRDY6">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 7" name="ADCEISTAT1__EIRDY7">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 8" name="ADCEISTAT1__EIRDY8">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 9" name="ADCEISTAT1__EIRDY9">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 10" name="ADCEISTAT1__EIRDY10">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 11" name="ADCEISTAT1__EIRDY11">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 12" name="ADCEISTAT1__EIRDY12">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 13" name="ADCEISTAT1__EIRDY13">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 14" name="ADCEISTAT1__EIRDY14">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 15" name="ADCEISTAT1__EIRDY15">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 16" name="ADCEISTAT1__EIRDY16">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 17" name="ADCEISTAT1__EIRDY17">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 18" name="ADCEISTAT1__EIRDY18">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 19" name="ADCEISTAT1__EIRDY19">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 20" name="ADCEISTAT1__EIRDY20">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 21" name="ADCEISTAT1__EIRDY21">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 22" name="ADCEISTAT1__EIRDY22">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 23" name="ADCEISTAT1__EIRDY23">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 24" name="ADCEISTAT1__EIRDY24">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 25" name="ADCEISTAT1__EIRDY25">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 26" name="ADCEISTAT1__EIRDY26">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 27" name="ADCEISTAT1__EIRDY27">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 28" name="ADCEISTAT1__EIRDY28">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 29" name="ADCEISTAT1__EIRDY29">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 30" name="ADCEISTAT1__EIRDY30">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 31" name="ADCEISTAT1__EIRDY31">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 32" name="ADCEISTAT2__EIRDY32">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 33" name="ADCEISTAT2__EIRDY33">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 34" name="ADCEISTAT2__EIRDY34">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 35" name="ADCEISTAT2__EIRDY35">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 36" name="ADCEISTAT2__EIRDY36">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 37" name="ADCEISTAT2__EIRDY37">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 38" name="ADCEISTAT2__EIRDY38">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 39" name="ADCEISTAT2__EIRDY39">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 40" name="ADCEISTAT2__EIRDY40">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 41" name="ADCEISTAT2__EIRDY41">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 42" name="ADCEISTAT2__EIRDY42">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 43" name="ADCEISTAT2__EIRDY43">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bit 44" name="ADCEISTAT2__EIRDY44">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs" name="" value="0x1"/>
         <value caption="Interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC0 Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN0">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC1 Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN1">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC2 Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN2">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC3 Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN3">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC4 Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN4">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN7">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled" name="" value="0x1"/>
         <value caption="Analog and bias circuitry disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 0 Wake-up Status bit" name="ADCANCON__WKRDY0">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1"/>
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 1 Wake-up Status bit" name="ADCANCON__WKRDY1">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1"/>
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 2 Wake-up Status bit" name="ADCANCON__WKRDY2">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1"/>
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 3 Wake-up Status bit" name="ADCANCON__WKRDY3">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1"/>
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 4 Wake-up Status bit" name="ADCANCON__WKRDY4">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1"/>
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Wake-up Status bit" name="ADCANCON__WKRDY7">
         <value caption="ADC7 Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANEN7 to 1" name="" value="0x1"/>
         <value caption="ADC7 Analog and Bias circuitry is not ready" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 0 Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN0">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 1 Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN1">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 2 Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN2">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 3 Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN3">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="ADC 4 Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN4">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shared ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN7">
         <value caption="Enable interrupt and generate interrupt when the WKRDY7 status bit is set" name="" value="0x1"/>
         <value caption="Disable interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Wake-up Clock Count bits" name="ADCANCON__WKUPCLKCNT">
         <value caption="32" name="" value="0xf"/>
         <value caption="64 clocks" name="" value="0x6"/>
         <value caption="32 clocks" name="" value="0x5"/>
         <value caption="16 clocks" name="" value="0x4"/>
         <value caption="16 clocks" name="" value="0x3"/>
         <value caption="16 clocks" name="" value="0x2"/>
         <value caption="16 clocks" name="" value="0x1"/>
         <value caption="16 clocks" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01152" name="CAN" version="1">
      <register-group name="CAN">
         <register caption="CAN Module Control Register" name="C1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Device Net Filter Bit Number bits" mask="0x0000001F" name="DNCNT" values="C1CON__DNCNT"/>
            <bitfield caption="CAN Module is Busy bit" mask="0x00000800" name="CANBUSY" values="C1CON__CANBUSY"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="CAN On bit" mask="0x00008000" name="ON" values="C1CON__ON"/>
            <bitfield caption="CAN Message Receive Time Stamp Timer Capture Enable bit" mask="0x00100000" name="CANCAP" values="C1CON__CANCAP"/>
            <bitfield caption="Operation Mode Status bits" mask="0x00E00000" name="OPMOD" values="C1CON__OPMOD"/>
            <bitfield caption="Request Operation Mode bits" mask="0x07000000" name="REQOP" values="C1CON__REQOP"/>
            <bitfield caption="Abort All Pending Transmissions bit" mask="0x08000000" name="ABAT" values="C1CON__ABAT"/>
         </register>
         <register caption="CAN Module Control Register" name="C2CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Device Net Filter Bit Number bits" mask="0x0000001F" name="DNCNT" values="C2CON__DNCNT"/>
            <bitfield caption="CAN Module is Busy bit" mask="0x00000800" name="CANBUSY" values="C2CON__CANBUSY"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="CAN On bit" mask="0x00008000" name="ON" values="C2CON__ON"/>
            <bitfield caption="CAN Message Receive Time Stamp Timer Capture Enable bit" mask="0x00100000" name="CANCAP" values="C2CON__CANCAP"/>
            <bitfield caption="Operation Mode Status bits" mask="0x00E00000" name="OPMOD" values="C2CON__OPMOD"/>
            <bitfield caption="Request Operation Mode bits" mask="0x07000000" name="REQOP" values="C2CON__REQOP"/>
            <bitfield caption="Abort All Pending Transmissions bit" mask="0x08000000" name="ABAT" values="C2CON__ABAT"/>
         </register>
         <register caption="CAN Baud Rate Configuration Register" name="C1CFG" offset="0x10" rw="RW" size="4">
            <bitfield caption="Baud Rate Prescaler bits" mask="0x0000003F" name="BRP" values="C1CFG__BRP"/>
            <bitfield caption="Synchronization Jump Width bits" mask="0x000000C0" name="SJW" values="C1CFG__SJW"/>
            <bitfield caption="Propagation Time Segment bits" mask="0x00000700" name="PRSEG" values="C1CFG__PRSEG"/>
            <bitfield caption="Phase Buffer Segment 1 bits" mask="0x00003800" name="SEG1PH" values="C1CFG__SEG1PH"/>
            <bitfield caption="Sample of the CAN Bus Line bit" mask="0x00004000" name="SAM" values="C1CFG__SAM"/>
            <bitfield caption="Phase Segment 2 Time Select bit" mask="0x00008000" name="SEG2PHTS" values="C1CFG__SEG2PHTS"/>
            <bitfield caption="Phase Buffer Segment 2 bits" mask="0x00070000" name="SEG2PH" values="C1CFG__SEG2PH"/>
            <bitfield caption="CAN Bus Line Filter Enable bit" mask="0x00400000" name="WAKFIL" values="C1CFG__WAKFIL"/>
         </register>
         <register caption="CAN Baud Rate Configuration Register" name="C2CFG" offset="0x1010" rw="RW" size="4">
            <bitfield caption="Baud Rate Prescaler bits" mask="0x0000003F" name="BRP" values="C2CFG__BRP"/>
            <bitfield caption="Synchronization Jump Width bits" mask="0x000000C0" name="SJW" values="C2CFG__SJW"/>
            <bitfield caption="Propagation Time Segment bits" mask="0x00000700" name="PRSEG" values="C2CFG__PRSEG"/>
            <bitfield caption="Phase Buffer Segment 1 bits" mask="0x00003800" name="SEG1PH" values="C2CFG__SEG1PH"/>
            <bitfield caption="Sample of the CAN Bus Line bit" mask="0x00004000" name="SAM" values="C2CFG__SAM"/>
            <bitfield caption="Phase Segment 2 Time Select bit" mask="0x00008000" name="SEG2PHTS" values="C2CFG__SEG2PHTS"/>
            <bitfield caption="Phase Buffer Segment 2 bits" mask="0x00070000" name="SEG2PH" values="C2CFG__SEG2PH"/>
            <bitfield caption="CAN Bus Line Filter Enable bit" mask="0x00400000" name="WAKFIL" values="C2CFG__WAKFIL"/>
         </register>
         <register caption="CAN Interrupt Register" name="C1INT" offset="0x20" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Interrupt Flag bit" mask="0x00000001" name="TBIF" values="C1INT__TBIF"/>
            <bitfield caption="Receive Buffer Interrupt Flag bit" mask="0x00000002" name="RBIF" values="C1INT__RBIF"/>
            <bitfield caption="CAN Timer Overflow Interrupt Flag bit" mask="0x00000004" name="CTMRIF" values="C1INT__CTMRIF"/>
            <bitfield caption="CAN Mode Change Interrupt Flag bit" mask="0x00000008" name="MODIF" values="C1INT__MODIF"/>
            <bitfield caption="Receive Buffer Overflow Interrupt Flag bit" mask="0x00000800" name="RBOVIF" values="C1INT__RBOVIF"/>
            <bitfield caption="System Error Interrupt Flag bit" mask="0x00001000" name="SERRIF" values="C1INT__SERRIF"/>
            <bitfield caption="CAN Bus Error Interrupt Flag bit" mask="0x00002000" name="CERRIF" values="C1INT__CERRIF"/>
            <bitfield caption="CAN Bus Activity Wake-up Interrupt Flag bit" mask="0x00004000" name="WAKIF" values="C1INT__WAKIF"/>
            <bitfield caption="Invalid Message Received Interrupt Flag bit" mask="0x00008000" name="IVRIF" values="C1INT__IVRIF"/>
            <bitfield caption="Transmit Buffer Interrupt Enable bit" mask="0x00010000" name="TBIE" values="C1INT__TBIE"/>
            <bitfield caption="Receive Buffer Interrupt Enable bit" mask="0x00020000" name="RBIE" values="C1INT__RBIE"/>
            <bitfield caption="CAN Timestamp Timer Interrupt Enable bit" mask="0x00040000" name="CTMRIE" values="C1INT__CTMRIE"/>
            <bitfield caption="Mode Change Interrupt Enable bit" mask="0x00080000" name="MODIE" values="C1INT__MODIE"/>
            <bitfield caption="Receive Buffer Overflow Interrupt Enable bit" mask="0x08000000" name="RBOVIE" values="C1INT__RBOVIE"/>
            <bitfield caption="System Error Interrupt Enable bit" mask="0x10000000" name="SERRIE" values="C1INT__SERRIE"/>
            <bitfield caption="CAN Bus Error Interrupt Enable bit" mask="0x20000000" name="CERRIE" values="C1INT__CERRIE"/>
            <bitfield caption="CAN Bus Activity Wake-up Interrupt Enable bit" mask="0x40000000" name="WAKIE" values="C1INT__WAKIE"/>
            <bitfield caption="Invalid Message Received Interrupt Enable bit" mask="0x80000000" name="IVRIE" values="C1INT__IVRIE"/>
         </register>
         <register caption="CAN Interrupt Register" name="C2INT" offset="0x1020" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Interrupt Flag bit" mask="0x00000001" name="TBIF" values="C2INT__TBIF"/>
            <bitfield caption="Receive Buffer Interrupt Flag bit" mask="0x00000002" name="RBIF" values="C2INT__RBIF"/>
            <bitfield caption="CAN Timer Overflow Interrupt Flag bit" mask="0x00000004" name="CTMRIF" values="C2INT__CTMRIF"/>
            <bitfield caption="CAN Mode Change Interrupt Flag bit" mask="0x00000008" name="MODIF" values="C2INT__MODIF"/>
            <bitfield caption="Receive Buffer Overflow Interrupt Flag bit" mask="0x00000800" name="RBOVIF" values="C2INT__RBOVIF"/>
            <bitfield caption="System Error Interrupt Flag bit" mask="0x00001000" name="SERRIF" values="C2INT__SERRIF"/>
            <bitfield caption="CAN Bus Error Interrupt Flag bit" mask="0x00002000" name="CERRIF" values="C2INT__CERRIF"/>
            <bitfield caption="CAN Bus Activity Wake-up Interrupt Flag bit" mask="0x00004000" name="WAKIF" values="C2INT__WAKIF"/>
            <bitfield caption="Invalid Message Received Interrupt Flag bit" mask="0x00008000" name="IVRIF" values="C2INT__IVRIF"/>
            <bitfield caption="Transmit Buffer Interrupt Enable bit" mask="0x00010000" name="TBIE" values="C2INT__TBIE"/>
            <bitfield caption="Receive Buffer Interrupt Enable bit" mask="0x00020000" name="RBIE" values="C2INT__RBIE"/>
            <bitfield caption="CAN Timestamp Timer Interrupt Enable bit" mask="0x00040000" name="CTMRIE" values="C2INT__CTMRIE"/>
            <bitfield caption="Mode Change Interrupt Enable bit" mask="0x00080000" name="MODIE" values="C2INT__MODIE"/>
            <bitfield caption="Receive Buffer Overflow Interrupt Enable bit" mask="0x08000000" name="RBOVIE" values="C2INT__RBOVIE"/>
            <bitfield caption="System Error Interrupt Enable bit" mask="0x10000000" name="SERRIE" values="C2INT__SERRIE"/>
            <bitfield caption="CAN Bus Error Interrupt Enable bit" mask="0x20000000" name="CERRIE" values="C2INT__CERRIE"/>
            <bitfield caption="CAN Bus Activity Wake-up Interrupt Enable bit" mask="0x40000000" name="WAKIE" values="C2INT__WAKIE"/>
            <bitfield caption="Invalid Message Received Interrupt Enable bit" mask="0x80000000" name="IVRIE" values="C2INT__IVRIE"/>
         </register>
         <register caption="CAN Interrupt Code Register" name="C1VEC" offset="0x30" rw="R" size="4">
            <bitfield caption="Interrupt Flag Code bits" mask="0x0000007F" name="ICODE" values="C1VEC__ICODE"/>
            <bitfield caption="Filter Hit Number bit" mask="0x00001F00" name="FILHIT" values="C1VEC__FILHIT"/>
         </register>
         <register caption="CAN Interrupt Code Register" name="C2VEC" offset="0x1030" rw="R" size="4">
            <bitfield caption="Interrupt Flag Code bits" mask="0x0000007F" name="ICODE" values="C2VEC__ICODE"/>
            <bitfield caption="Filter Hit Number bit" mask="0x00001F00" name="FILHIT" values="C2VEC__FILHIT"/>
         </register>
         <register caption="CAN Transmit/Receive Error Count Register" name="C1TREC" offset="0x40" rw="R" size="4">
            <bitfield mask="0x000000FF" name="RERRCNT"/>
            <bitfield mask="0x0000FF00" name="TERRCNT"/>
            <bitfield mask="0x00010000" name="EWARN"/>
            <bitfield mask="0x00020000" name="RXWARN"/>
            <bitfield mask="0x00040000" name="TXWARN"/>
            <bitfield mask="0x00080000" name="RXBP"/>
            <bitfield mask="0x00100000" name="TXBP"/>
            <bitfield mask="0x00200000" name="TXBO"/>
         </register>
         <register caption="CAN Transmit/Receive Error Count Register" name="C2TREC" offset="0x1040" rw="R" size="4">
            <bitfield mask="0x000000FF" name="RERRCNT"/>
            <bitfield mask="0x0000FF00" name="TERRCNT"/>
            <bitfield mask="0x00010000" name="EWARN"/>
            <bitfield mask="0x00020000" name="RXWARN"/>
            <bitfield mask="0x00040000" name="TXWARN"/>
            <bitfield mask="0x00080000" name="RXBP"/>
            <bitfield mask="0x00100000" name="TXBP"/>
            <bitfield mask="0x00200000" name="TXBO"/>
         </register>
         <register caption="CAN FIFO Status Register" name="C1FSTAT" offset="0x50" rw="R" size="4">
            <bitfield caption="FIFOx Interrupt Pending bits" mask="0xFFFFFFFF" name="FIFOIP" values="C1FSTAT__FIFOIP"/>
         </register>
         <register caption="CAN FIFO Status Register" name="C2FSTAT" offset="0x1050" rw="R" size="4">
            <bitfield caption="FIFOx Interrupt Pending bits" mask="0xFFFFFFFF" name="FIFOIP" values="C2FSTAT__FIFOIP"/>
         </register>
         <register caption="CAN Receive FIFO Overflow Status Register" name="C1RXOVF" offset="0x60" rw="R" size="4">
            <bitfield caption="FIFOx Receive Overflow Interrupt Pending bit" mask="0xFFFFFFFF" name="RXOVF" values="C1RXOVF__RXOVF"/>
         </register>
         <register caption="CAN Receive FIFO Overflow Status Register" name="C2RXOVF" offset="0x1060" rw="R" size="4">
            <bitfield caption="FIFOx Receive Overflow Interrupt Pending bit" mask="0xFFFFFFFF" name="RXOVF" values="C2RXOVF__RXOVF"/>
         </register>
         <register caption="CAN Timer Register" name="C1TMR" offset="0x70" rw="RW" size="4">
            <bitfield caption="CAN Time Stamp Timer Prescaler bits" mask="0x0000FFFF" name="CANTSPRE" values="C1TMR__CANTSPRE"/>
            <bitfield mask="0xFFFF0000" name="CANTS"/>
         </register>
         <register caption="CAN Timer Register" name="C2TMR" offset="0x1070" rw="RW" size="4">
            <bitfield caption="CAN Time Stamp Timer Prescaler bits" mask="0x0000FFFF" name="CANTSPRE" values="C2TMR__CANTSPRE"/>
            <bitfield mask="0xFFFF0000" name="CANTS"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C1RXM0" offset="0x80" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXM0__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C1RXM0__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXM0__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C2RXM0" offset="0x1080" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXM0__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C2RXM0__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXM0__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C1RXM1" offset="0x90" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXM1__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C1RXM1__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXM1__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C2RXM1" offset="0x1090" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXM1__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C2RXM1__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXM1__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C1RXM2" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXM2__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C1RXM2__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXM2__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C2RXM2" offset="0x10a0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXM2__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C2RXM2__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXM2__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C1RXM3" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXM3__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C1RXM3__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXM3__SID"/>
         </register>
         <register caption="CAN Acceptance Filter Mask " name="C2RXM3" offset="0x10b0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXM3__EID"/>
            <bitfield caption="Identifier Receive Mode bit" mask="0x00080000" name="MIDE" values="C2RXM3__MIDE"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXM3__SID"/>
         </register>
         <register caption="CAN Filter Control Register 0" name="C1FLTCON0" offset="0xc0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL0" values="C1FLTCON0__FSEL0"/>
            <bitfield caption="Filter 0 Mask Select bits" mask="0x00000060" name="MSEL0" values="C1FLTCON0__MSEL0"/>
            <bitfield caption="Filter 0 Enable bit" mask="0x00000080" name="FLTEN0" values="C1FLTCON0__FLTEN0"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL1" values="C1FLTCON0__FSEL1"/>
            <bitfield caption="Filter 1 Mask Select bits" mask="0x00006000" name="MSEL1" values="C1FLTCON0__MSEL1"/>
            <bitfield caption="Filter 1 Enable bit" mask="0x00008000" name="FLTEN1" values="C1FLTCON0__FLTEN1"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL2" values="C1FLTCON0__FSEL2"/>
            <bitfield caption="Filter 2 Mask Select bits" mask="0x00600000" name="MSEL2" values="C1FLTCON0__MSEL2"/>
            <bitfield caption="Filter 2 Enable bit" mask="0x00800000" name="FLTEN2" values="C1FLTCON0__FLTEN2"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL3" values="C1FLTCON0__FSEL3"/>
            <bitfield caption="Filter 3 Mask Select bits" mask="0x60000000" name="MSEL3" values="C1FLTCON0__MSEL3"/>
            <bitfield caption="Filter 3 Enable bit" mask="0x80000000" name="FLTEN3" values="C1FLTCON0__FLTEN3"/>
         </register>
         <register caption="CAN Filter Control Register 0" name="C2FLTCON0" offset="0x10c0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL0" values="C2FLTCON0__FSEL0"/>
            <bitfield caption="Filter 0 Mask Select bits" mask="0x00000060" name="MSEL0" values="C2FLTCON0__MSEL0"/>
            <bitfield caption="Filter 0 Enable bit" mask="0x00000080" name="FLTEN0" values="C2FLTCON0__FLTEN0"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL1" values="C2FLTCON0__FSEL1"/>
            <bitfield caption="Filter 1 Mask Select bits" mask="0x00006000" name="MSEL1" values="C2FLTCON0__MSEL1"/>
            <bitfield caption="Filter 1 Enable bit" mask="0x00008000" name="FLTEN1" values="C2FLTCON0__FLTEN1"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL2" values="C2FLTCON0__FSEL2"/>
            <bitfield caption="Filter 2 Mask Select bits" mask="0x00600000" name="MSEL2" values="C2FLTCON0__MSEL2"/>
            <bitfield caption="Filter 2 Enable bit" mask="0x00800000" name="FLTEN2" values="C2FLTCON0__FLTEN2"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL3" values="C2FLTCON0__FSEL3"/>
            <bitfield caption="Filter 3 Mask Select bits" mask="0x60000000" name="MSEL3" values="C2FLTCON0__MSEL3"/>
            <bitfield caption="Filter 3 Enable bit" mask="0x80000000" name="FLTEN3" values="C2FLTCON0__FLTEN3"/>
         </register>
         <register caption="CAN Filter Control Register 1" name="C1FLTCON1" offset="0xd0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL4" values="C1FLTCON1__FSEL4"/>
            <bitfield caption="Filter 4 Mask Select bits" mask="0x00000060" name="MSEL4" values="C1FLTCON1__MSEL4"/>
            <bitfield caption="Filter 4 Enable bit" mask="0x00000080" name="FLTEN4" values="C1FLTCON1__FLTEN4"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL5" values="C1FLTCON1__FSEL5"/>
            <bitfield caption="Filter 5 Mask Select bits" mask="0x00006000" name="MSEL5" values="C1FLTCON1__MSEL5"/>
            <bitfield caption="Filter 17 Enable bit" mask="0x00008000" name="FLTEN5" values="C1FLTCON1__FLTEN5"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL6" values="C1FLTCON1__FSEL6"/>
            <bitfield caption="Filter 6 Mask Select bits" mask="0x00600000" name="MSEL6" values="C1FLTCON1__MSEL6"/>
            <bitfield caption="Filter 6 Enable bit" mask="0x00800000" name="FLTEN6" values="C1FLTCON1__FLTEN6"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL7" values="C1FLTCON1__FSEL7"/>
            <bitfield caption="Filter 7 Mask Select bits" mask="0x60000000" name="MSEL7" values="C1FLTCON1__MSEL7"/>
            <bitfield caption="Filter 7 Enable bit" mask="0x80000000" name="FLTEN7" values="C1FLTCON1__FLTEN7"/>
         </register>
         <register caption="CAN Filter Control Register 1" name="C2FLTCON1" offset="0x10d0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL4" values="C2FLTCON1__FSEL4"/>
            <bitfield caption="Filter 4 Mask Select bits" mask="0x00000060" name="MSEL4" values="C2FLTCON1__MSEL4"/>
            <bitfield caption="Filter 4 Enable bit" mask="0x00000080" name="FLTEN4" values="C2FLTCON1__FLTEN4"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL5" values="C2FLTCON1__FSEL5"/>
            <bitfield caption="Filter 5 Mask Select bits" mask="0x00006000" name="MSEL5" values="C2FLTCON1__MSEL5"/>
            <bitfield caption="Filter 17 Enable bit" mask="0x00008000" name="FLTEN5" values="C2FLTCON1__FLTEN5"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL6" values="C2FLTCON1__FSEL6"/>
            <bitfield caption="Filter 6 Mask Select bits" mask="0x00600000" name="MSEL6" values="C2FLTCON1__MSEL6"/>
            <bitfield caption="Filter 6 Enable bit" mask="0x00800000" name="FLTEN6" values="C2FLTCON1__FLTEN6"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL7" values="C2FLTCON1__FSEL7"/>
            <bitfield caption="Filter 7 Mask Select bits" mask="0x60000000" name="MSEL7" values="C2FLTCON1__MSEL7"/>
            <bitfield caption="Filter 7 Enable bit" mask="0x80000000" name="FLTEN7" values="C2FLTCON1__FLTEN7"/>
         </register>
         <register caption="CAN Filter Control Register 2" name="C1FLTCON2" offset="0xe0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL8" values="C1FLTCON2__FSEL8"/>
            <bitfield caption="Filter 8 Mask Select bits" mask="0x00000060" name="MSEL8" values="C1FLTCON2__MSEL8"/>
            <bitfield caption="Filter 8 Enable bit" mask="0x00000080" name="FLTEN8" values="C1FLTCON2__FLTEN8"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL9" values="C1FLTCON2__FSEL9"/>
            <bitfield caption="Filter 9 Mask Select bits" mask="0x00006000" name="MSEL9" values="C1FLTCON2__MSEL9"/>
            <bitfield caption="Filter 9 Enable bit" mask="0x00008000" name="FLTEN9" values="C1FLTCON2__FLTEN9"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL10" values="C1FLTCON2__FSEL10"/>
            <bitfield caption="Filter 10 Mask Select bits" mask="0x00600000" name="MSEL10" values="C1FLTCON2__MSEL10"/>
            <bitfield caption="Filter 10 Enable bit" mask="0x00800000" name="FLTEN10" values="C1FLTCON2__FLTEN10"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL11" values="C1FLTCON2__FSEL11"/>
            <bitfield caption="Filter 11 Mask Select bits" mask="0x60000000" name="MSEL11" values="C1FLTCON2__MSEL11"/>
            <bitfield caption="Filter 11 Enable bit" mask="0x80000000" name="FLTEN11" values="C1FLTCON2__FLTEN11"/>
         </register>
         <register caption="CAN Filter Control Register 2" name="C2FLTCON2" offset="0x10e0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL8" values="C2FLTCON2__FSEL8"/>
            <bitfield caption="Filter 8 Mask Select bits" mask="0x00000060" name="MSEL8" values="C2FLTCON2__MSEL8"/>
            <bitfield caption="Filter 8 Enable bit" mask="0x00000080" name="FLTEN8" values="C2FLTCON2__FLTEN8"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL9" values="C2FLTCON2__FSEL9"/>
            <bitfield caption="Filter 9 Mask Select bits" mask="0x00006000" name="MSEL9" values="C2FLTCON2__MSEL9"/>
            <bitfield caption="Filter 9 Enable bit" mask="0x00008000" name="FLTEN9" values="C2FLTCON2__FLTEN9"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL10" values="C2FLTCON2__FSEL10"/>
            <bitfield caption="Filter 10 Mask Select bits" mask="0x00600000" name="MSEL10" values="C2FLTCON2__MSEL10"/>
            <bitfield caption="Filter 10 Enable bit" mask="0x00800000" name="FLTEN10" values="C2FLTCON2__FLTEN10"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL11" values="C2FLTCON2__FSEL11"/>
            <bitfield caption="Filter 11 Mask Select bits" mask="0x60000000" name="MSEL11" values="C2FLTCON2__MSEL11"/>
            <bitfield caption="Filter 11 Enable bit" mask="0x80000000" name="FLTEN11" values="C2FLTCON2__FLTEN11"/>
         </register>
         <register caption="CAN Filter Control Register 3" name="C1FLTCON3" offset="0xf0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL12" values="C1FLTCON3__FSEL12"/>
            <bitfield caption="Filter 12 Mask Select bits" mask="0x00000060" name="MSEL12" values="C1FLTCON3__MSEL12"/>
            <bitfield caption="Filter 12 Enable bit" mask="0x00000080" name="FLTEN12" values="C1FLTCON3__FLTEN12"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL13" values="C1FLTCON3__FSEL13"/>
            <bitfield caption="Filter 13 Mask Select bits" mask="0x00006000" name="MSEL13" values="C1FLTCON3__MSEL13"/>
            <bitfield caption="Filter 13 Enable bit" mask="0x00008000" name="FLTEN13" values="C1FLTCON3__FLTEN13"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL14" values="C1FLTCON3__FSEL14"/>
            <bitfield caption="Filter 14 Mask Select bits" mask="0x00600000" name="MSEL14" values="C1FLTCON3__MSEL14"/>
            <bitfield caption="Filter 14 Enable bit" mask="0x00800000" name="FLTEN14" values="C1FLTCON3__FLTEN14"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL15" values="C1FLTCON3__FSEL15"/>
            <bitfield caption="Filter 15 Mask Select bits" mask="0x60000000" name="MSEL15" values="C1FLTCON3__MSEL15"/>
            <bitfield caption="Filter 15 Enable bit" mask="0x80000000" name="FLTEN15" values="C1FLTCON3__FLTEN15"/>
         </register>
         <register caption="CAN Filter Control Register 3" name="C2FLTCON3" offset="0x10f0" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL12" values="C2FLTCON3__FSEL12"/>
            <bitfield caption="Filter 12 Mask Select bits" mask="0x00000060" name="MSEL12" values="C2FLTCON3__MSEL12"/>
            <bitfield caption="Filter 12 Enable bit" mask="0x00000080" name="FLTEN12" values="C2FLTCON3__FLTEN12"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL13" values="C2FLTCON3__FSEL13"/>
            <bitfield caption="Filter 13 Mask Select bits" mask="0x00006000" name="MSEL13" values="C2FLTCON3__MSEL13"/>
            <bitfield caption="Filter 13 Enable bit" mask="0x00008000" name="FLTEN13" values="C2FLTCON3__FLTEN13"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL14" values="C2FLTCON3__FSEL14"/>
            <bitfield caption="Filter 14 Mask Select bits" mask="0x00600000" name="MSEL14" values="C2FLTCON3__MSEL14"/>
            <bitfield caption="Filter 14 Enable bit" mask="0x00800000" name="FLTEN14" values="C2FLTCON3__FLTEN14"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL15" values="C2FLTCON3__FSEL15"/>
            <bitfield caption="Filter 15 Mask Select bits" mask="0x60000000" name="MSEL15" values="C2FLTCON3__MSEL15"/>
            <bitfield caption="Filter 15 Enable bit" mask="0x80000000" name="FLTEN15" values="C2FLTCON3__FLTEN15"/>
         </register>
         <register caption="CAN Filter Control Register 4" name="C1FLTCON4" offset="0x100" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL16" values="C1FLTCON4__FSEL16"/>
            <bitfield caption="Filter 16 Mask Select bits" mask="0x00000060" name="MSEL16" values="C1FLTCON4__MSEL16"/>
            <bitfield caption="Filter 16 Enable bit" mask="0x00000080" name="FLTEN16" values="C1FLTCON4__FLTEN16"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL17" values="C1FLTCON4__FSEL17"/>
            <bitfield caption="Filter 17 Mask Select bits" mask="0x00006000" name="MSEL17" values="C1FLTCON4__MSEL17"/>
            <bitfield caption="Filter 13 Enable bit" mask="0x00008000" name="FLTEN17" values="C1FLTCON4__FLTEN17"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL18" values="C1FLTCON4__FSEL18"/>
            <bitfield caption="Filter 18 Mask Select bits" mask="0x00600000" name="MSEL18" values="C1FLTCON4__MSEL18"/>
            <bitfield caption="Filter 18 Enable bit" mask="0x00800000" name="FLTEN18" values="C1FLTCON4__FLTEN18"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL19" values="C1FLTCON4__FSEL19"/>
            <bitfield caption="Filter 19 Mask Select bits" mask="0x60000000" name="MSEL19" values="C1FLTCON4__MSEL19"/>
            <bitfield caption="Filter 19 Enable bit" mask="0x80000000" name="FLTEN19" values="C1FLTCON4__FLTEN19"/>
         </register>
         <register caption="CAN Filter Control Register 4" name="C2FLTCON4" offset="0x1100" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL16" values="C2FLTCON4__FSEL16"/>
            <bitfield caption="Filter 16 Mask Select bits" mask="0x00000060" name="MSEL16" values="C2FLTCON4__MSEL16"/>
            <bitfield caption="Filter 16 Enable bit" mask="0x00000080" name="FLTEN16" values="C2FLTCON4__FLTEN16"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL17" values="C2FLTCON4__FSEL17"/>
            <bitfield caption="Filter 17 Mask Select bits" mask="0x00006000" name="MSEL17" values="C2FLTCON4__MSEL17"/>
            <bitfield caption="Filter 13 Enable bit" mask="0x00008000" name="FLTEN17" values="C2FLTCON4__FLTEN17"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL18" values="C2FLTCON4__FSEL18"/>
            <bitfield caption="Filter 18 Mask Select bits" mask="0x00600000" name="MSEL18" values="C2FLTCON4__MSEL18"/>
            <bitfield caption="Filter 18 Enable bit" mask="0x00800000" name="FLTEN18" values="C2FLTCON4__FLTEN18"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL19" values="C2FLTCON4__FSEL19"/>
            <bitfield caption="Filter 19 Mask Select bits" mask="0x60000000" name="MSEL19" values="C2FLTCON4__MSEL19"/>
            <bitfield caption="Filter 19 Enable bit" mask="0x80000000" name="FLTEN19" values="C2FLTCON4__FLTEN19"/>
         </register>
         <register caption="CAN Filter Control Register 5" name="C1FLTCON5" offset="0x110" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL20" values="C1FLTCON5__FSEL20"/>
            <bitfield caption="Filter 20 Mask Select bits" mask="0x00000060" name="MSEL20" values="C1FLTCON5__MSEL20"/>
            <bitfield caption="Filter 20 Enable bit" mask="0x00000080" name="FLTEN20" values="C1FLTCON5__FLTEN20"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL21" values="C1FLTCON5__FSEL21"/>
            <bitfield caption="Filter 21 Mask Select bits" mask="0x00006000" name="MSEL21" values="C1FLTCON5__MSEL21"/>
            <bitfield caption="Filter 21 Enable bit" mask="0x00008000" name="FLTEN21" values="C1FLTCON5__FLTEN21"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL22" values="C1FLTCON5__FSEL22"/>
            <bitfield caption="Filter 22 Mask Select bits" mask="0x00600000" name="MSEL22" values="C1FLTCON5__MSEL22"/>
            <bitfield caption="Filter 22 Enable bit" mask="0x00800000" name="FLTEN22" values="C1FLTCON5__FLTEN22"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL23" values="C1FLTCON5__FSEL23"/>
            <bitfield caption="Filter 23 Mask Select bits" mask="0x60000000" name="MSEL23" values="C1FLTCON5__MSEL23"/>
            <bitfield caption="Filter 23 Enable bit" mask="0x80000000" name="FLTEN23" values="C1FLTCON5__FLTEN23"/>
         </register>
         <register caption="CAN Filter Control Register 5" name="C2FLTCON5" offset="0x1110" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL20" values="C2FLTCON5__FSEL20"/>
            <bitfield caption="Filter 20 Mask Select bits" mask="0x00000060" name="MSEL20" values="C2FLTCON5__MSEL20"/>
            <bitfield caption="Filter 20 Enable bit" mask="0x00000080" name="FLTEN20" values="C2FLTCON5__FLTEN20"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL21" values="C2FLTCON5__FSEL21"/>
            <bitfield caption="Filter 21 Mask Select bits" mask="0x00006000" name="MSEL21" values="C2FLTCON5__MSEL21"/>
            <bitfield caption="Filter 21 Enable bit" mask="0x00008000" name="FLTEN21" values="C2FLTCON5__FLTEN21"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL22" values="C2FLTCON5__FSEL22"/>
            <bitfield caption="Filter 22 Mask Select bits" mask="0x00600000" name="MSEL22" values="C2FLTCON5__MSEL22"/>
            <bitfield caption="Filter 22 Enable bit" mask="0x00800000" name="FLTEN22" values="C2FLTCON5__FLTEN22"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL23" values="C2FLTCON5__FSEL23"/>
            <bitfield caption="Filter 23 Mask Select bits" mask="0x60000000" name="MSEL23" values="C2FLTCON5__MSEL23"/>
            <bitfield caption="Filter 23 Enable bit" mask="0x80000000" name="FLTEN23" values="C2FLTCON5__FLTEN23"/>
         </register>
         <register caption="CAN Filter Control Register 6" name="C1FLTCON6" offset="0x120" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL24" values="C1FLTCON6__FSEL24"/>
            <bitfield caption="Filter 24 Mask Select bits" mask="0x00000060" name="MSEL24" values="C1FLTCON6__MSEL24"/>
            <bitfield caption="Filter 24 Enable bit" mask="0x00000080" name="FLTEN24" values="C1FLTCON6__FLTEN24"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL25" values="C1FLTCON6__FSEL25"/>
            <bitfield caption="Filter 25 Mask Select bits" mask="0x00006000" name="MSEL25" values="C1FLTCON6__MSEL25"/>
            <bitfield caption="Filter 25 Enable bit" mask="0x00008000" name="FLTEN25" values="C1FLTCON6__FLTEN25"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL26" values="C1FLTCON6__FSEL26"/>
            <bitfield caption="Filter 26 Mask Select bits" mask="0x00600000" name="MSEL26" values="C1FLTCON6__MSEL26"/>
            <bitfield caption="Filter 26 Enable bit" mask="0x00800000" name="FLTEN26" values="C1FLTCON6__FLTEN26"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL27" values="C1FLTCON6__FSEL27"/>
            <bitfield caption="Filter 27 Mask Select bits" mask="0x60000000" name="MSEL27" values="C1FLTCON6__MSEL27"/>
            <bitfield caption="Filter 27 Enable bit" mask="0x80000000" name="FLTEN27" values="C1FLTCON6__FLTEN27"/>
         </register>
         <register caption="CAN Filter Control Register 6" name="C2FLTCON6" offset="0x1120" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL24" values="C2FLTCON6__FSEL24"/>
            <bitfield caption="Filter 24 Mask Select bits" mask="0x00000060" name="MSEL24" values="C2FLTCON6__MSEL24"/>
            <bitfield caption="Filter 24 Enable bit" mask="0x00000080" name="FLTEN24" values="C2FLTCON6__FLTEN24"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL25" values="C2FLTCON6__FSEL25"/>
            <bitfield caption="Filter 25 Mask Select bits" mask="0x00006000" name="MSEL25" values="C2FLTCON6__MSEL25"/>
            <bitfield caption="Filter 25 Enable bit" mask="0x00008000" name="FLTEN25" values="C2FLTCON6__FLTEN25"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL26" values="C2FLTCON6__FSEL26"/>
            <bitfield caption="Filter 26 Mask Select bits" mask="0x00600000" name="MSEL26" values="C2FLTCON6__MSEL26"/>
            <bitfield caption="Filter 26 Enable bit" mask="0x00800000" name="FLTEN26" values="C2FLTCON6__FLTEN26"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL27" values="C2FLTCON6__FSEL27"/>
            <bitfield caption="Filter 27 Mask Select bits" mask="0x60000000" name="MSEL27" values="C2FLTCON6__MSEL27"/>
            <bitfield caption="Filter 27 Enable bit" mask="0x80000000" name="FLTEN27" values="C2FLTCON6__FLTEN27"/>
         </register>
         <register caption="CAN Filter Control Register 7" name="C1FLTCON7" offset="0x130" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL28" values="C1FLTCON7__FSEL28"/>
            <bitfield caption="Filter 28 Mask Select bits" mask="0x00000060" name="MSEL28" values="C1FLTCON7__MSEL28"/>
            <bitfield caption="Filter 28 Enable bit" mask="0x00000080" name="FLTEN28" values="C1FLTCON7__FLTEN28"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL29" values="C1FLTCON7__FSEL29"/>
            <bitfield caption="Filter 29 Mask Select bits" mask="0x00006000" name="MSEL29" values="C1FLTCON7__MSEL29"/>
            <bitfield caption="Filter 29 Enable bit" mask="0x00008000" name="FLTEN29" values="C1FLTCON7__FLTEN29"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL30" values="C1FLTCON7__FSEL30"/>
            <bitfield caption="Filter 30Mask Select bits" mask="0x00600000" name="MSEL30" values="C1FLTCON7__MSEL30"/>
            <bitfield caption="Filter 30Enable bit" mask="0x00800000" name="FLTEN30" values="C1FLTCON7__FLTEN30"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL31" values="C1FLTCON7__FSEL31"/>
            <bitfield caption="Filter 31 Mask Select bits" mask="0x60000000" name="MSEL31" values="C1FLTCON7__MSEL31"/>
            <bitfield caption="Filter 31 Enable bit" mask="0x80000000" name="FLTEN31" values="C1FLTCON7__FLTEN31"/>
         </register>
         <register caption="CAN Filter Control Register 7" name="C2FLTCON7" offset="0x1130" rw="RW" size="4">
            <bitfield caption="FIFO Selection bits" mask="0x0000001F" name="FSEL28" values="C2FLTCON7__FSEL28"/>
            <bitfield caption="Filter 28 Mask Select bits" mask="0x00000060" name="MSEL28" values="C2FLTCON7__MSEL28"/>
            <bitfield caption="Filter 28 Enable bit" mask="0x00000080" name="FLTEN28" values="C2FLTCON7__FLTEN28"/>
            <bitfield caption="FIFO Selection bits" mask="0x00001F00" name="FSEL29" values="C2FLTCON7__FSEL29"/>
            <bitfield caption="Filter 29 Mask Select bits" mask="0x00006000" name="MSEL29" values="C2FLTCON7__MSEL29"/>
            <bitfield caption="Filter 29 Enable bit" mask="0x00008000" name="FLTEN29" values="C2FLTCON7__FLTEN29"/>
            <bitfield caption="FIFO Selection bits" mask="0x001F0000" name="FSEL30" values="C2FLTCON7__FSEL30"/>
            <bitfield caption="Filter 30Mask Select bits" mask="0x00600000" name="MSEL30" values="C2FLTCON7__MSEL30"/>
            <bitfield caption="Filter 30Enable bit" mask="0x00800000" name="FLTEN30" values="C2FLTCON7__FLTEN30"/>
            <bitfield caption="FIFO Selection bits" mask="0x1F000000" name="FSEL31" values="C2FLTCON7__FSEL31"/>
            <bitfield caption="Filter 31 Mask Select bits" mask="0x60000000" name="MSEL31" values="C2FLTCON7__MSEL31"/>
            <bitfield caption="Filter 31 Enable bit" mask="0x80000000" name="FLTEN31" values="C2FLTCON7__FLTEN31"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF0" offset="0x140" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF0__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF0__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF0__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF0" offset="0x1140" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF0__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF0__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF0__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF1" offset="0x150" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF1__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF1__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF1__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF1" offset="0x1150" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF1__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF1__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF1__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF2" offset="0x160" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF2__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF2__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF2__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF2" offset="0x1160" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF2__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF2__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF2__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF3" offset="0x170" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF3__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF3__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF3__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF3" offset="0x1170" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF3__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF3__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF3__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF4" offset="0x180" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF4__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF4__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF4__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF4" offset="0x1180" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF4__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF4__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF4__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF5" offset="0x190" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF5__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF5__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF5__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF5" offset="0x1190" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF5__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF5__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF5__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF6" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF6__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF6__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF6__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF6" offset="0x11a0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF6__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF6__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF6__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF7" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF7__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF7__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF7__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF7" offset="0x11b0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF7__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF7__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF7__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF8" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF8__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF8__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF8__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF8" offset="0x11c0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF8__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF8__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF8__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF9" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF9__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF9__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF9__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF9" offset="0x11d0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF9__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF9__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF9__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF10" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF10__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF10__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF10__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF10" offset="0x11e0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF10__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF10__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF10__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF11" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF11__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF11__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF11__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF11" offset="0x11f0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF11__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF11__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF11__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF12" offset="0x200" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF12__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF12__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF12__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF12" offset="0x1200" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF12__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF12__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF12__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF13" offset="0x210" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF13__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF13__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF13__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF13" offset="0x1210" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF13__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF13__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF13__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF14" offset="0x220" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF14__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF14__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF14__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF14" offset="0x1220" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF14__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF14__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF14__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF15" offset="0x230" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF15__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF15__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF15__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF15" offset="0x1230" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF15__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF15__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF15__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF16" offset="0x240" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF16__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF16__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF16__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF16" offset="0x1240" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF16__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF16__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF16__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF17" offset="0x250" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF17__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF17__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF17__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF17" offset="0x1250" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF17__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF17__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF17__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF18" offset="0x260" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF18__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF18__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF18__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF18" offset="0x1260" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF18__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF18__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF18__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF19" offset="0x270" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF19__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF19__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF19__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF19" offset="0x1270" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF19__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF19__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF19__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF20" offset="0x280" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF20__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF20__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF20__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF20" offset="0x1280" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF20__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF20__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF20__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF21" offset="0x290" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF21__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF21__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF21__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF21" offset="0x1290" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF21__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF21__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF21__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF22" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF22__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF22__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF22__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF22" offset="0x12a0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF22__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF22__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF22__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF23" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF23__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF23__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF23__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF23" offset="0x12b0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF23__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF23__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF23__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF24" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF24__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF24__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF24__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF24" offset="0x12c0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF24__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF24__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF24__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF25" offset="0x2d0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF25__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF25__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF25__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF25" offset="0x12d0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF25__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF25__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF25__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF26" offset="0x2e0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF26__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF26__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF26__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF26" offset="0x12e0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF26__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF26__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF26__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF27" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF27__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF27__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF27__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF27" offset="0x12f0" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF27__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF27__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF27__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF28" offset="0x300" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF28__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF28__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF28__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF28" offset="0x1300" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF28__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF28__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF28__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF29" offset="0x310" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF29__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF29__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF29__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF29" offset="0x1310" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF29__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF29__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF29__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF30" offset="0x320" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF30__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF30__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF30__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF30" offset="0x1320" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF30__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF30__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF30__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C1RXF31" offset="0x330" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C1RXF31__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C1RXF31__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C1RXF31__SID"/>
         </register>
         <register caption="CAN Acceptance Filter " name="C2RXF31" offset="0x1330" rw="RW" size="4">
            <bitfield caption="Extended Identifier bits" mask="0x0003FFFF" name="EID" values="C2RXF31__EID"/>
            <bitfield caption="Extended Identifier Enable bits" mask="0x00080000" name="EXID" values="C2RXF31__EXID"/>
            <bitfield caption="Standard Identifier bits" mask="0xFFE00000" name="SID" values="C2RXF31__SID"/>
         </register>
         <register caption="CAN Message Buffer Base Address Register" name="C1FIFOBA" offset="0x340" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOBA"/>
         </register>
         <register caption="CAN Message Buffer Base Address Register" name="C2FIFOBA" offset="0x1340" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOBA"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON0" offset="0x350" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON0__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON0__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON0__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON0__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON0__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON0__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON0__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON0__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON0__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON0__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON0__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON0" offset="0x1350" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON0__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON0__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON0__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON0__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON0__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON0__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON0__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON0__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON0__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON0__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON0__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT0" offset="0x360" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT0__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT0__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT0__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT0__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT0__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT0__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT0__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT0__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT0__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT0__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT0__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT0__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT0__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT0__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT0" offset="0x1360" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT0__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT0__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT0__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT0__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT0__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT0__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT0__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT0__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT0__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT0__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT0__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT0__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT0__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT0__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA0" offset="0x370" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA0" offset="0x1370" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI0" offset="0x380" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI0" offset="0x1380" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON1" offset="0x390" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON1__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON1__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON1__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON1__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON1__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON1__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON1__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON1__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON1__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON1__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON1__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON1" offset="0x1390" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON1__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON1__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON1__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON1__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON1__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON1__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON1__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON1__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON1__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON1__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON1__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT1" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT1__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT1__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT1__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT1__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT1__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT1__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT1__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT1__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT1__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT1__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT1__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT1__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT1__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT1__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT1" offset="0x13a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT1__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT1__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT1__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT1__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT1__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT1__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT1__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT1__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT1__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT1__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT1__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT1__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT1__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT1__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA1" offset="0x3b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA1" offset="0x13b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI1" offset="0x3c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI1" offset="0x13c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON2" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON2__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON2__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON2__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON2__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON2__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON2__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON2__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON2__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON2__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON2__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON2__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON2" offset="0x13d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON2__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON2__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON2__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON2__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON2__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON2__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON2__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON2__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON2__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON2__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON2__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT2" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT2__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT2__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT2__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT2__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT2__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT2__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT2__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT2__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT2__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT2__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT2__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT2__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT2__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT2__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT2" offset="0x13e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT2__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT2__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT2__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT2__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT2__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT2__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT2__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT2__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT2__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT2__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT2__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT2__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT2__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT2__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA2" offset="0x3f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA2" offset="0x13f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI2" offset="0x400" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI2" offset="0x1400" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON3" offset="0x410" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON3__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON3__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON3__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON3__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON3__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON3__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON3__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON3__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON3__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON3__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON3__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON3" offset="0x1410" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON3__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON3__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON3__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON3__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON3__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON3__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON3__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON3__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON3__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON3__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON3__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT3" offset="0x420" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT3__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT3__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT3__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT3__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT3__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT3__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT3__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT3__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT3__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT3__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT3__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT3__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT3__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT3__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT3" offset="0x1420" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT3__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT3__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT3__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT3__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT3__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT3__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT3__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT3__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT3__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT3__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT3__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT3__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT3__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT3__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA3" offset="0x430" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA3" offset="0x1430" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI3" offset="0x440" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI3" offset="0x1440" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON4" offset="0x450" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON4__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON4__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON4__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON4__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON4__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON4__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON4__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON4__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON4__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON4__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON4__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON4" offset="0x1450" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON4__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON4__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON4__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON4__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON4__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON4__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON4__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON4__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON4__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON4__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON4__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT4" offset="0x460" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT4__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT4__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT4__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT4__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT4__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT4__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT4__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT4__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT4__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT4__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT4__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT4__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT4__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT4__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT4" offset="0x1460" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT4__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT4__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT4__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT4__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT4__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT4__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT4__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT4__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT4__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT4__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT4__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT4__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT4__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT4__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA4" offset="0x470" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA4" offset="0x1470" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI4" offset="0x480" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI4" offset="0x1480" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON5" offset="0x490" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON5__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON5__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON5__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON5__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON5__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON5__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON5__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON5__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON5__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON5__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON5__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON5" offset="0x1490" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON5__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON5__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON5__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON5__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON5__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON5__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON5__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON5__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON5__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON5__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON5__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT5" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT5__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT5__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT5__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT5__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT5__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT5__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT5__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT5__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT5__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT5__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT5__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT5__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT5__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT5__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT5" offset="0x14a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT5__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT5__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT5__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT5__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT5__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT5__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT5__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT5__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT5__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT5__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT5__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT5__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT5__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT5__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA5" offset="0x4b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA5" offset="0x14b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI5" offset="0x4c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI5" offset="0x14c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON6" offset="0x4d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON6__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON6__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON6__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON6__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON6__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON6__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON6__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON6__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON6__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON6__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON6__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON6" offset="0x14d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON6__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON6__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON6__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON6__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON6__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON6__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON6__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON6__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON6__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON6__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON6__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT6" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT6__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT6__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT6__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT6__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT6__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT6__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT6__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT6__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT6__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT6__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT6__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT6__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT6__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT6__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT6" offset="0x14e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT6__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT6__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT6__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT6__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT6__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT6__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT6__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT6__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT6__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT6__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT6__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT6__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT6__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT6__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA6" offset="0x4f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA6" offset="0x14f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI6" offset="0x500" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI6" offset="0x1500" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON7" offset="0x510" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON7__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON7__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON7__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON7__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON7__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON7__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON7__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON7__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON7__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON7__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON7__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON7" offset="0x1510" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON7__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON7__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON7__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON7__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON7__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON7__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON7__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON7__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON7__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON7__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON7__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT7" offset="0x520" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT7__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT7__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT7__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT7__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT7__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT7__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT7__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT7__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT7__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT7__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT7__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT7__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT7__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT7__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT7" offset="0x1520" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT7__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT7__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT7__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT7__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT7__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT7__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT7__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT7__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT7__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT7__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT7__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT7__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT7__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT7__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA7" offset="0x530" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA7" offset="0x1530" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI7" offset="0x540" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI7" offset="0x1540" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON8" offset="0x550" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON8__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON8__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON8__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON8__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON8__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON8__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON8__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON8__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON8__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON8__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON8__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON8" offset="0x1550" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON8__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON8__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON8__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON8__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON8__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON8__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON8__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON8__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON8__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON8__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON8__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT8" offset="0x560" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT8__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT8__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT8__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT8__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT8__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT8__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT8__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT8__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT8__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT8__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT8__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT8__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT8__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT8__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT8" offset="0x1560" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT8__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT8__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT8__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT8__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT8__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT8__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT8__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT8__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT8__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT8__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT8__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT8__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT8__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT8__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA8" offset="0x570" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA8" offset="0x1570" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI8" offset="0x580" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI8" offset="0x1580" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON9" offset="0x590" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON9__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON9__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON9__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON9__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON9__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON9__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON9__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON9__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON9__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON9__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON9__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON9" offset="0x1590" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON9__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON9__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON9__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON9__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON9__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON9__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON9__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON9__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON9__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON9__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON9__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT9" offset="0x5a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT9__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT9__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT9__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT9__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT9__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT9__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT9__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT9__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT9__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT9__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT9__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT9__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT9__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT9__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT9" offset="0x15a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT9__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT9__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT9__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT9__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT9__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT9__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT9__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT9__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT9__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT9__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT9__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT9__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT9__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT9__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA9" offset="0x5b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA9" offset="0x15b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI9" offset="0x5c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI9" offset="0x15c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON10" offset="0x5d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON10__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON10__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON10__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON10__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON10__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON10__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON10__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON10__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON10__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON10__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON10__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON10" offset="0x15d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON10__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON10__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON10__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON10__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON10__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON10__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON10__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON10__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON10__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON10__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON10__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT10" offset="0x5e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT10__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT10__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT10__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT10__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT10__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT10__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT10__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT10__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT10__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT10__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT10__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT10__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT10__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT10__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT10" offset="0x15e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT10__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT10__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT10__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT10__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT10__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT10__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT10__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT10__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT10__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT10__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT10__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT10__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT10__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT10__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA10" offset="0x5f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA10" offset="0x15f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI10" offset="0x600" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI10" offset="0x1600" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON11" offset="0x610" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON11__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON11__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON11__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON11__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON11__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON11__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON11__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON11__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON11__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON11__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON11__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON11" offset="0x1610" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON11__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON11__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON11__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON11__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON11__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON11__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON11__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON11__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON11__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON11__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON11__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT11" offset="0x620" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT11__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT11__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT11__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT11__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT11__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT11__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT11__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT11__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT11__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT11__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT11__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT11__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT11__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT11__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT11" offset="0x1620" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT11__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT11__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT11__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT11__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT11__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT11__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT11__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT11__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT11__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT11__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT11__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT11__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT11__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT11__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA11" offset="0x630" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA11" offset="0x1630" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI11" offset="0x640" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI11" offset="0x1640" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON12" offset="0x650" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON12__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON12__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON12__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON12__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON12__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON12__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON12__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON12__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON12__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON12__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON12__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON12" offset="0x1650" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON12__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON12__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON12__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON12__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON12__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON12__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON12__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON12__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON12__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON12__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON12__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT12" offset="0x660" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT12__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT12__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT12__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT12__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT12__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT12__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT12__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT12__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT12__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT12__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT12__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT12__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT12__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT12__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT12" offset="0x1660" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT12__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT12__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT12__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT12__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT12__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT12__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT12__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT12__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT12__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT12__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT12__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT12__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT12__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT12__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA12" offset="0x670" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA12" offset="0x1670" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI12" offset="0x680" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI12" offset="0x1680" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON13" offset="0x690" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON13__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON13__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON13__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON13__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON13__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON13__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON13__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON13__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON13__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON13__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON13__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON13" offset="0x1690" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON13__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON13__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON13__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON13__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON13__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON13__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON13__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON13__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON13__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON13__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON13__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT13" offset="0x6a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT13__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT13__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT13__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT13__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT13__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT13__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT13__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT13__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT13__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT13__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT13__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT13__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT13__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT13__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT13" offset="0x16a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT13__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT13__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT13__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT13__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT13__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT13__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT13__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT13__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT13__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT13__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT13__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT13__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT13__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT13__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA13" offset="0x6b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA13" offset="0x16b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI13" offset="0x6c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI13" offset="0x16c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON14" offset="0x6d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON14__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON14__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON14__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON14__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON14__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON14__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON14__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON14__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON14__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON14__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON14__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON14" offset="0x16d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON14__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON14__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON14__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON14__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON14__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON14__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON14__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON14__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON14__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON14__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON14__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT14" offset="0x6e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT14__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT14__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT14__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT14__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT14__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT14__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT14__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT14__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT14__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT14__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT14__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT14__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT14__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT14__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT14" offset="0x16e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT14__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT14__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT14__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT14__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT14__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT14__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT14__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT14__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT14__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT14__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT14__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT14__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT14__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT14__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA14" offset="0x6f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA14" offset="0x16f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI14" offset="0x700" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI14" offset="0x1700" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON15" offset="0x710" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON15__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON15__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON15__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON15__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON15__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON15__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON15__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON15__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON15__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON15__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON15__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON15" offset="0x1710" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON15__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON15__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON15__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON15__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON15__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON15__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON15__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON15__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON15__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON15__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON15__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT15" offset="0x720" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT15__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT15__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT15__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT15__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT15__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT15__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT15__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT15__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT15__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT15__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT15__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT15__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT15__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT15__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT15" offset="0x1720" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT15__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT15__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT15__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT15__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT15__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT15__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT15__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT15__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT15__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT15__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT15__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT15__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT15__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT15__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA15" offset="0x730" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA15" offset="0x1730" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI15" offset="0x740" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI15" offset="0x1740" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON16" offset="0x750" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON16__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON16__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON16__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON16__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON16__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON16__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON16__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON16__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON16__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON16__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON16__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON16" offset="0x1750" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON16__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON16__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON16__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON16__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON16__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON16__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON16__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON16__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON16__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON16__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON16__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT16" offset="0x760" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT16__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT16__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT16__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT16__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT16__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT16__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT16__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT16__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT16__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT16__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT16__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT16__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT16__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT16__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT16" offset="0x1760" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT16__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT16__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT16__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT16__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT16__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT16__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT16__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT16__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT16__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT16__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT16__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT16__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT16__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT16__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA16" offset="0x770" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA16" offset="0x1770" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI16" offset="0x780" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI16" offset="0x1780" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON17" offset="0x790" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON17__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON17__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON17__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON17__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON17__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON17__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON17__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON17__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON17__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON17__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON17__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON17" offset="0x1790" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON17__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON17__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON17__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON17__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON17__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON17__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON17__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON17__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON17__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON17__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON17__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT17" offset="0x7a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT17__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT17__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT17__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT17__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT17__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT17__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT17__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT17__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT17__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT17__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT17__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT17__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT17__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT17__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT17" offset="0x17a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT17__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT17__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT17__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT17__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT17__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT17__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT17__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT17__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT17__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT17__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT17__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT17__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT17__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT17__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA17" offset="0x7b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA17" offset="0x17b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI17" offset="0x7c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI17" offset="0x17c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON18" offset="0x7d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON18__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON18__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON18__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON18__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON18__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON18__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON18__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON18__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON18__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON18__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON18__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON18" offset="0x17d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON18__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON18__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON18__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON18__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON18__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON18__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON18__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON18__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON18__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON18__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON18__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT18" offset="0x7e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT18__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT18__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT18__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT18__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT18__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT18__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT18__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT18__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT18__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT18__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT18__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT18__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT18__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT18__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT18" offset="0x17e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT18__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT18__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT18__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT18__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT18__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT18__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT18__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT18__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT18__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT18__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT18__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT18__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT18__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT18__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA18" offset="0x7f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA18" offset="0x17f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI18" offset="0x800" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI18" offset="0x1800" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON19" offset="0x810" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON19__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON19__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON19__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON19__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON19__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON19__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON19__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON19__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON19__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON19__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON19__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON19" offset="0x1810" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON19__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON19__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON19__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON19__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON19__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON19__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON19__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON19__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON19__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON19__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON19__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT19" offset="0x820" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT19__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT19__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT19__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT19__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT19__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT19__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT19__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT19__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT19__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT19__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT19__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT19__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT19__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT19__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT19" offset="0x1820" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT19__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT19__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT19__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT19__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT19__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT19__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT19__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT19__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT19__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT19__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT19__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT19__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT19__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT19__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA19" offset="0x830" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA19" offset="0x1830" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI19" offset="0x840" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI19" offset="0x1840" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON20" offset="0x850" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON20__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON20__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON20__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON20__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON20__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON20__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON20__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON20__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON20__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON20__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON20__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON20" offset="0x1850" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON20__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON20__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON20__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON20__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON20__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON20__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON20__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON20__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON20__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON20__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON20__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT20" offset="0x860" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT20__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT20__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT20__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT20__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT20__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT20__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT20__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT20__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT20__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT20__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT20__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT20__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT20__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT20__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT20" offset="0x1860" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT20__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT20__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT20__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT20__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT20__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT20__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT20__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT20__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT20__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT20__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT20__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT20__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT20__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT20__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA20" offset="0x870" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA20" offset="0x1870" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI20" offset="0x880" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI20" offset="0x1880" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON21" offset="0x890" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON21__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON21__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON21__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON21__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON21__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON21__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON21__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON21__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON21__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON21__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON21__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON21" offset="0x1890" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON21__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON21__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON21__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON21__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON21__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON21__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON21__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON21__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON21__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON21__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON21__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT21" offset="0x8a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT21__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT21__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT21__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT21__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT21__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT21__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT21__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT21__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT21__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT21__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT21__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT21__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT21__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT21__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT21" offset="0x18a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT21__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT21__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT21__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT21__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT21__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT21__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT21__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT21__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT21__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT21__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT21__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT21__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT21__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT21__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA21" offset="0x8b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA21" offset="0x18b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI21" offset="0x8c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI21" offset="0x18c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON22" offset="0x8d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON22__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON22__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON22__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON22__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON22__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON22__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON22__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON22__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON22__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON22__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON22__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON22" offset="0x18d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON22__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON22__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON22__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON22__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON22__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON22__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON22__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON22__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON22__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON22__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON22__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT22" offset="0x8e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT22__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT22__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT22__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT22__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT22__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT22__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT22__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT22__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT22__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT22__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT22__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT22__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT22__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT22__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT22" offset="0x18e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT22__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT22__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT22__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT22__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT22__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT22__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT22__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT22__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT22__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT22__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT22__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT22__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT22__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT22__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA22" offset="0x8f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA22" offset="0x18f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI22" offset="0x900" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI22" offset="0x1900" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON23" offset="0x910" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON23__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON23__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON23__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON23__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON23__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON23__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON23__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON23__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON23__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON23__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON23__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON23" offset="0x1910" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON23__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON23__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON23__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON23__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON23__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON23__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON23__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON23__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON23__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON23__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON23__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT23" offset="0x920" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT23__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT23__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT23__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT23__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT23__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT23__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT23__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT23__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT23__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT23__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT23__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT23__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT23__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT23__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT23" offset="0x1920" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT23__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT23__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT23__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT23__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT23__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT23__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT23__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT23__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT23__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT23__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT23__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT23__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT23__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT23__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA23" offset="0x930" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA23" offset="0x1930" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI23" offset="0x940" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI23" offset="0x1940" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON24" offset="0x950" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON24__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON24__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON24__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON24__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON24__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON24__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON24__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON24__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON24__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON24__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON24__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON24" offset="0x1950" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON24__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON24__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON24__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON24__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON24__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON24__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON24__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON24__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON24__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON24__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON24__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT24" offset="0x960" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT24__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT24__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT24__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT24__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT24__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT24__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT24__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT24__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT24__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT24__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT24__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT24__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT24__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT24__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT24" offset="0x1960" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT24__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT24__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT24__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT24__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT24__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT24__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT24__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT24__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT24__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT24__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT24__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT24__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT24__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT24__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA24" offset="0x970" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA24" offset="0x1970" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI24" offset="0x980" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI24" offset="0x1980" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON25" offset="0x990" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON25__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON25__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON25__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON25__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON25__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON25__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON25__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON25__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON25__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON25__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON25__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON25" offset="0x1990" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON25__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON25__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON25__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON25__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON25__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON25__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON25__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON25__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON25__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON25__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON25__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT25" offset="0x9a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT25__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT25__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT25__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT25__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT25__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT25__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT25__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT25__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT25__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT25__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT25__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT25__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT25__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT25__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT25" offset="0x19a0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT25__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT25__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT25__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT25__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT25__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT25__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT25__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT25__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT25__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT25__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT25__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT25__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT25__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT25__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA25" offset="0x9b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA25" offset="0x19b0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI25" offset="0x9c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI25" offset="0x19c0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON26" offset="0x9d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON26__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON26__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON26__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON26__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON26__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON26__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON26__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON26__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON26__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON26__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON26__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON26" offset="0x19d0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON26__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON26__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON26__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON26__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON26__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON26__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON26__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON26__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON26__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON26__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON26__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT26" offset="0x9e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT26__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT26__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT26__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT26__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT26__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT26__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT26__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT26__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT26__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT26__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT26__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT26__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT26__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT26__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT26" offset="0x19e0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT26__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT26__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT26__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT26__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT26__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT26__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT26__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT26__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT26__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT26__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT26__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT26__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT26__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT26__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA26" offset="0x9f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA26" offset="0x19f0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI26" offset="0xa00" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI26" offset="0x1a00" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON27" offset="0xa10" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON27__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON27__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON27__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON27__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON27__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON27__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON27__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON27__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON27__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON27__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON27__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON27" offset="0x1a10" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON27__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON27__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON27__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON27__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON27__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON27__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON27__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON27__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON27__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON27__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON27__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT27" offset="0xa20" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT27__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT27__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT27__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT27__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT27__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT27__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT27__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT27__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT27__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT27__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT27__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT27__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT27__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT27__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT27" offset="0x1a20" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT27__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT27__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT27__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT27__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT27__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT27__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT27__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT27__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT27__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT27__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT27__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT27__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT27__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT27__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA27" offset="0xa30" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA27" offset="0x1a30" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI27" offset="0xa40" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI27" offset="0x1a40" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON28" offset="0xa50" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON28__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON28__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON28__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON28__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON28__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON28__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON28__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON28__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON28__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON28__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON28__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON28" offset="0x1a50" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON28__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON28__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON28__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON28__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON28__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON28__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON28__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON28__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON28__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON28__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON28__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT28" offset="0xa60" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT28__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT28__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT28__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT28__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT28__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT28__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT28__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT28__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT28__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT28__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT28__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT28__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT28__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT28__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT28" offset="0x1a60" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT28__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT28__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT28__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT28__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT28__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT28__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT28__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT28__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT28__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT28__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT28__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT28__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT28__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT28__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA28" offset="0xa70" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA28" offset="0x1a70" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI28" offset="0xa80" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI28" offset="0x1a80" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON29" offset="0xa90" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON29__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON29__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON29__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON29__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON29__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON29__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON29__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON29__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON29__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON29__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON29__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON29" offset="0x1a90" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON29__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON29__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON29__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON29__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON29__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON29__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON29__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON29__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON29__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON29__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON29__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT29" offset="0xaa0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT29__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT29__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT29__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT29__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT29__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT29__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT29__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT29__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT29__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT29__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT29__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT29__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT29__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT29__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT29" offset="0x1aa0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT29__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT29__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT29__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT29__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT29__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT29__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT29__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT29__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT29__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT29__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT29__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT29__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT29__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT29__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA29" offset="0xab0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA29" offset="0x1ab0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI29" offset="0xac0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI29" offset="0x1ac0" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON30" offset="0xad0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON30__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON30__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON30__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON30__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON30__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON30__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON30__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON30__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON30__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON30__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON30__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON30" offset="0x1ad0" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON30__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON30__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON30__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON30__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON30__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON30__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON30__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON30__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON30__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON30__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON30__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT30" offset="0xae0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT30__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT30__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT30__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT30__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT30__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT30__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT30__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT30__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT30__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT30__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT30__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT30__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT30__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT30__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT30" offset="0x1ae0" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT30__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT30__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT30__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT30__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT30__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT30__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT30__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT30__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT30__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT30__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT30__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT30__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT30__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT30__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA30" offset="0xaf0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA30" offset="0x1af0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI30" offset="0xb00" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI30" offset="0x1b00" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C1FIFOCON31" offset="0xb10" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C1FIFOCON31__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C1FIFOCON31__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C1FIFOCON31__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C1FIFOCON31__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C1FIFOCON31__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C1FIFOCON31__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C1FIFOCON31__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C1FIFOCON31__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C1FIFOCON31__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C1FIFOCON31__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C1FIFOCON31__FSIZE"/>
         </register>
         <register caption="CAN FIFO Control Register " name="C2FIFOCON31" offset="0x1b10" rw="RW" size="4">
            <bitfield caption="Message Transmit Priority bits" mask="0x00000003" name="TXPRI" values="C2FIFOCON31__TXPRI"/>
            <bitfield caption="Auto RTR Enable bit" mask="0x00000004" name="RTREN" values="C2FIFOCON31__RTREN"/>
            <bitfield caption="Message Send Request" mask="0x00000008" name="TXREQ" values="C2FIFOCON31__TXREQ"/>
            <bitfield caption="Error Detected During Transmission bit(3)" mask="0x00000010" name="TXERR" values="C2FIFOCON31__TXERR"/>
            <bitfield caption="Message Lost Arbitration bit(3)" mask="0x00000020" name="TXLARB" values="C2FIFOCON31__TXLARB"/>
            <bitfield caption="Message Aborted bit(2)" mask="0x00000040" name="TXABAT" values="C2FIFOCON31__TXABAT"/>
            <bitfield caption="TX/RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="C2FIFOCON31__TXEN"/>
            <bitfield caption="Store Message Data Only bit(1)" mask="0x00001000" name="DONLY" values="C2FIFOCON31__DONLY"/>
            <bitfield caption="Increment Head/Tail bit" mask="0x00002000" name="UINC" values="C2FIFOCON31__UINC"/>
            <bitfield caption="FIFO Reset bits" mask="0x00004000" name="FRESET" values="C2FIFOCON31__FRESET"/>
            <bitfield caption="FIFO Size bits(1)" mask="0x001F0000" name="FSIZE" values="C2FIFOCON31__FSIZE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C1FIFOINT31" offset="0xb20" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C1FIFOINT31__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C1FIFOINT31__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C1FIFOINT31__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C1FIFOINT31__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C1FIFOINT31__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C1FIFOINT31__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C1FIFOINT31__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C1FIFOINT31__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C1FIFOINT31__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C1FIFOINT31__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C1FIFOINT31__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C1FIFOINT31__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C1FIFOINT31__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C1FIFOINT31__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO Interrupt Register " name="C2FIFOINT31" offset="0x1b20" rw="RW" size="4">
            <bitfield caption="Receive Buffer Not Empty Interrupt Flag bit(1)" mask="0x00000001" name="RXNEMPTYIF" values="C2FIFOINT31__RXNEMPTYIF"/>
            <bitfield caption="Receive FIFO Half Full Interrupt Flag bit(1)" mask="0x00000002" name="RXHALFIF" values="C2FIFOINT31__RXHALFIF"/>
            <bitfield caption="Receive FIFO Full Interrupt Flag bit(1)" mask="0x00000004" name="RXFULLIF" values="C2FIFOINT31__RXFULLIF"/>
            <bitfield caption="Receive FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="RXOVFLIF" values="C2FIFOINT31__RXOVFLIF"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Flag bit(1)" mask="0x00000100" name="TXEMPTYIF" values="C2FIFOINT31__TXEMPTYIF"/>
            <bitfield caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" mask="0x00000200" name="TXHALFIF" values="C2FIFOINT31__TXHALFIF"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Flag bit(1)" mask="0x00000400" name="TXNFULLIF" values="C2FIFOINT31__TXNFULLIF"/>
            <bitfield caption="Empty Interrupt Enable bit" mask="0x00010000" name="RXNEMPTYIE" values="C2FIFOINT31__RXNEMPTYIE"/>
            <bitfield caption="FIFO Half Full Interrupt Enable bit" mask="0x00020000" name="RXHALFIE" values="C2FIFOINT31__RXHALFIE"/>
            <bitfield caption="Full Interrupt Enable bit" mask="0x00040000" name="RXFULLIE" values="C2FIFOINT31__RXFULLIE"/>
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00080000" name="RXOVFLIE" values="C2FIFOINT31__RXOVFLIE"/>
            <bitfield caption="Transmit FIFO Empty Interrupt Enable bit" mask="0x01000000" name="TXEMPTYIE" values="C2FIFOINT31__TXEMPTYIE"/>
            <bitfield caption="Transmit FIFO Half Full Interrupt Enable bit" mask="0x02000000" name="TXHALFIE" values="C2FIFOINT31__TXHALFIE"/>
            <bitfield caption="Transmit FIFO Not Full Interrupt Enable bit" mask="0x04000000" name="TXNFULLIE" values="C2FIFOINT31__TXNFULLIE"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C1FIFOUA31" offset="0xb30" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN FIFO User Address Register " name="C2FIFOUA31" offset="0x1b30" rw="R" size="4">
            <bitfield mask="0xFFFFFFFC" name="FIFOUA"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C1FIFOCI31" offset="0xb40" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
         <register caption="CAN Module Message Index Register " name="C2FIFOCI31" offset="0x1b40" rw="R" size="4">
            <bitfield mask="0x0000001F" name="CFIFOCI"/>
         </register>
      </register-group>
      <value-group caption="Device Net Filter Bit Number bits" name="C1CON__DNCNT">
         <value caption="Invalid Selection (compare up to 18-bits of data with EID)" name="" value="10011-11111"/>
         <value caption="Compare up to data byte 2 bit 6 with EID17 (CiRXFn)" name="" value="0x12"/>
         <value caption="Compare up to data byte 0 bit 7 with EID0 (CiRXFn)" name="" value="0x1"/>
         <value caption="Do not compare data bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Module is Busy bit" name="C1CON__CANBUSY">
         <value caption="The CAN module is active" name="" value="0x1"/>
         <value caption="The CAN module is completely disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN On bit" name="C1CON__ON">
         <value caption="CAN module is enabled" name="" value="0x1"/>
         <value caption="CAN module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Message Receive Time Stamp Timer Capture Enable bit" name="C1CON__CANCAP">
         <value caption="CANTMR value is stored on valid message reception and is stored with the message" name="" value="0x10"/>
         <value caption="Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power" name="" value="0x0"/>
      </value-group>
      <value-group caption="Operation Mode Status bits" name="C1CON__OPMOD">
         <value caption="Module is in Listen All Messages mode" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Module is in Configuration mode" name="" value="0x4"/>
         <value caption="Module is in Listen Only mode" name="" value="0x3"/>
         <value caption="Module is in Loopback mode" name="" value="0x2"/>
         <value caption="Module is in Disable mode" name="" value="0x1"/>
         <value caption="Module is in Normal Operation mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Request Operation Mode bits" name="C1CON__REQOP">
         <value caption="Set Listen All Messages mode" name="" value="0x7"/>
         <value caption="Reserved - Do not use" name="" value="0x6"/>
         <value caption="Reserved - Do not use" name="" value="0x5"/>
         <value caption="Set Configuration mode" name="" value="0x4"/>
         <value caption="Set Listen Only mode" name="" value="0x3"/>
         <value caption="Set Loopback mode" name="" value="0x2"/>
         <value caption="Set Disable mode" name="" value="0x1"/>
         <value caption="Set Normal Operation mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Abort All Pending Transmissions bit" name="C1CON__ABAT">
         <value caption="Signal all transmit buffers to abort transmission" name="" value="0x1"/>
         <value caption="Module will clear this bit when all transmissions aborted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Net Filter Bit Number bits" name="C2CON__DNCNT">
         <value caption="Invalid Selection (compare up to 18-bits of data with EID)" name="" value="10011-11111"/>
         <value caption="Compare up to data byte 2 bit 6 with EID17 (CiRXFn)" name="" value="0x12"/>
         <value caption="Compare up to data byte 0 bit 7 with EID0 (CiRXFn)" name="" value="0x1"/>
         <value caption="Do not compare data bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Module is Busy bit" name="C2CON__CANBUSY">
         <value caption="The CAN module is active" name="" value="0x1"/>
         <value caption="The CAN module is completely disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN On bit" name="C2CON__ON">
         <value caption="CAN module is enabled" name="" value="0x1"/>
         <value caption="CAN module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Message Receive Time Stamp Timer Capture Enable bit" name="C2CON__CANCAP">
         <value caption="CANTMR value is stored on valid message reception and is stored with the message" name="" value="0x10"/>
         <value caption="Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power" name="" value="0x0"/>
      </value-group>
      <value-group caption="Operation Mode Status bits" name="C2CON__OPMOD">
         <value caption="Module is in Listen All Messages mode" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Module is in Configuration mode" name="" value="0x4"/>
         <value caption="Module is in Listen Only mode" name="" value="0x3"/>
         <value caption="Module is in Loopback mode" name="" value="0x2"/>
         <value caption="Module is in Disable mode" name="" value="0x1"/>
         <value caption="Module is in Normal Operation mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Request Operation Mode bits" name="C2CON__REQOP">
         <value caption="Set Listen All Messages mode" name="" value="0x7"/>
         <value caption="Reserved - Do not use" name="" value="0x6"/>
         <value caption="Reserved - Do not use" name="" value="0x5"/>
         <value caption="Set Configuration mode" name="" value="0x4"/>
         <value caption="Set Listen Only mode" name="" value="0x3"/>
         <value caption="Set Loopback mode" name="" value="0x2"/>
         <value caption="Set Disable mode" name="" value="0x1"/>
         <value caption="Set Normal Operation mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Abort All Pending Transmissions bit" name="C2CON__ABAT">
         <value caption="Signal all transmit buffers to abort transmission" name="" value="0x1"/>
         <value caption="Module will clear this bit when all transmissions aborted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Baud Rate Prescaler bits" name="C1CFG__BRP">
         <value caption="Tq = (2 x 64)/Tpbclk5" name="" value="0x3f"/>
         <value caption="Tq = (2 x 63)/Tpbclk5" name="" value="0x3e"/>
         <value caption="Tq = (2 x 2)/Tpbclk5" name="" value="0x1"/>
         <value caption="Tq = (2 x 1)/Tpbclk5" name="" value="0x0"/>
      </value-group>
      <value-group caption="Synchronization Jump Width bits" name="C1CFG__SJW">
         <value caption="Length is 4 x Tq" name="" value="0x3"/>
         <value caption="Length is 3 x Tq" name="" value="0x2"/>
         <value caption="Length is 2 x Tq" name="" value="0x1"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Propagation Time Segment bits" name="C1CFG__PRSEG">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Buffer Segment 1 bits" name="C1CFG__SEG1PH">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sample of the CAN Bus Line bit" name="C1CFG__SAM">
         <value caption="Bus line is sampled three times at the sample point" name="" value="0x1"/>
         <value caption="Bus line is sampled once at the sample point" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Segment 2 Time Select bit" name="C1CFG__SEG2PHTS">
         <value caption="Freely programmable" name="" value="0x1"/>
         <value caption="Maximum of SEG1PH or Information Processing Time" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Buffer Segment 2 bits" name="C1CFG__SEG2PH">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Line Filter Enable bit" name="C1CFG__WAKFIL">
         <value caption="Use CAN bus line filter for wake-up" name="" value="0x1"/>
         <value caption="CAN bus line filter is not used for wake-up" name="" value="0x0"/>
      </value-group>
      <value-group caption="Baud Rate Prescaler bits" name="C2CFG__BRP">
         <value caption="Tq = (2 x 64)/Tpbclk5" name="" value="0x3f"/>
         <value caption="Tq = (2 x 63)/Tpbclk5" name="" value="0x3e"/>
         <value caption="Tq = (2 x 2)/Tpbclk5" name="" value="0x1"/>
         <value caption="Tq = (2 x 1)/Tpbclk5" name="" value="0x0"/>
      </value-group>
      <value-group caption="Synchronization Jump Width bits" name="C2CFG__SJW">
         <value caption="Length is 4 x Tq" name="" value="0x3"/>
         <value caption="Length is 3 x Tq" name="" value="0x2"/>
         <value caption="Length is 2 x Tq" name="" value="0x1"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Propagation Time Segment bits" name="C2CFG__PRSEG">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Buffer Segment 1 bits" name="C2CFG__SEG1PH">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sample of the CAN Bus Line bit" name="C2CFG__SAM">
         <value caption="Bus line is sampled three times at the sample point" name="" value="0x1"/>
         <value caption="Bus line is sampled once at the sample point" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Segment 2 Time Select bit" name="C2CFG__SEG2PHTS">
         <value caption="Freely programmable" name="" value="0x1"/>
         <value caption="Maximum of SEG1PH or Information Processing Time" name="" value="0x0"/>
      </value-group>
      <value-group caption="Phase Buffer Segment 2 bits" name="C2CFG__SEG2PH">
         <value caption="Length is 8 x Tq" name="" value="0x7"/>
         <value caption="Length is 1 x Tq" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Line Filter Enable bit" name="C2CFG__WAKFIL">
         <value caption="Use CAN bus line filter for wake-up" name="" value="0x1"/>
         <value caption="CAN bus line filter is not used for wake-up" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Interrupt Flag bit" name="C1INT__TBIF">
         <value caption="A transmit buffer interrupt is pending" name="" value="0x1"/>
         <value caption="A transmit buffer interrupt is not pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Interrupt Flag bit" name="C1INT__RBIF">
         <value caption="A receive buffer interrupt is pending" name="" value="0x1"/>
         <value caption="A receive buffer interrupt is not pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Timer Overflow Interrupt Flag bit" name="C1INT__CTMRIF">
         <value caption="A CAN timer (CANTMR) overflow has occurred" name="" value="0x1"/>
         <value caption="A CAN timer (CANTMR) overflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Mode Change Interrupt Flag bit" name="C1INT__MODIF">
         <value caption="A CAN module mode change has occurred (OPMOD has changed to reflect REQOP)" name="" value="0x1"/>
         <value caption="A CAN module mode change has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overflow Interrupt Flag bit" name="C1INT__RBOVIF">
         <value caption="A receive buffer overflow has occurred" name="" value="0x1"/>
         <value caption="A receive buffer overflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="System Error Interrupt Flag bit" name="C1INT__SERRIF">
         <value caption="A system error occurred (typically an illegal address was presented to the System Bus)" name="" value="0x1"/>
         <value caption="A system error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Flag bit" name="C1INT__CERRIF">
         <value caption="A CAN bus error has occurred" name="" value="0x1"/>
         <value caption="A CAN bus error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Activity Wake-up Interrupt Flag bit" name="C1INT__WAKIF">
         <value caption="A bus wake-up activity interrupt has occurred" name="" value="0x1"/>
         <value caption="A bus wake-up activity interrupt has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Invalid Message Received Interrupt Flag bit" name="C1INT__IVRIF">
         <value caption="An invalid messages interrupt has occurred" name="" value="0x1"/>
         <value caption="An invalid message interrupt has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Interrupt Enable bit" name="C1INT__TBIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Interrupt Enable bit" name="C1INT__RBIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Timestamp Timer Interrupt Enable bit" name="C1INT__CTMRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Change Interrupt Enable bit" name="C1INT__MODIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overflow Interrupt Enable bit" name="C1INT__RBOVIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="System Error Interrupt Enable bit" name="C1INT__SERRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Enable bit" name="C1INT__CERRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Activity Wake-up Interrupt Enable bit" name="C1INT__WAKIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Invalid Message Received Interrupt Enable bit" name="C1INT__IVRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1L"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Interrupt Flag bit" name="C2INT__TBIF">
         <value caption="A transmit buffer interrupt is pending" name="" value="0x1"/>
         <value caption="A transmit buffer interrupt is not pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Interrupt Flag bit" name="C2INT__RBIF">
         <value caption="A receive buffer interrupt is pending" name="" value="0x1"/>
         <value caption="A receive buffer interrupt is not pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Timer Overflow Interrupt Flag bit" name="C2INT__CTMRIF">
         <value caption="A CAN timer (CANTMR) overflow has occurred" name="" value="0x1"/>
         <value caption="A CAN timer (CANTMR) overflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Mode Change Interrupt Flag bit" name="C2INT__MODIF">
         <value caption="A CAN module mode change has occurred (OPMOD has changed to reflect REQOP)" name="" value="0x1"/>
         <value caption="A CAN module mode change has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overflow Interrupt Flag bit" name="C2INT__RBOVIF">
         <value caption="A receive buffer overflow has occurred" name="" value="0x1"/>
         <value caption="A receive buffer overflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="System Error Interrupt Flag bit" name="C2INT__SERRIF">
         <value caption="A system error occurred (typically an illegal address was presented to the System Bus)" name="" value="0x1"/>
         <value caption="A system error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Flag bit" name="C2INT__CERRIF">
         <value caption="A CAN bus error has occurred" name="" value="0x1"/>
         <value caption="A CAN bus error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Activity Wake-up Interrupt Flag bit" name="C2INT__WAKIF">
         <value caption="A bus wake-up activity interrupt has occurred" name="" value="0x1"/>
         <value caption="A bus wake-up activity interrupt has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Invalid Message Received Interrupt Flag bit" name="C2INT__IVRIF">
         <value caption="An invalid messages interrupt has occurred" name="" value="0x1"/>
         <value caption="An invalid message interrupt has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Interrupt Enable bit" name="C2INT__TBIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Interrupt Enable bit" name="C2INT__RBIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Timestamp Timer Interrupt Enable bit" name="C2INT__CTMRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Change Interrupt Enable bit" name="C2INT__MODIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overflow Interrupt Enable bit" name="C2INT__RBOVIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="System Error Interrupt Enable bit" name="C2INT__SERRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Enable bit" name="C2INT__CERRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Bus Activity Wake-up Interrupt Enable bit" name="C2INT__WAKIE">
         <value caption="Interrupt request is enabled" name="" value="0x1"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Invalid Message Received Interrupt Enable bit" name="C2INT__IVRIE">
         <value caption="Interrupt request is enabled" name="" value="0x1L"/>
         <value caption="Interrupt request is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Flag Code bits" name="C1VEC__ICODE">
         <value caption="Reserved" name="" value="1001000-1111111"/>
         <value caption="Invalid message received (IVRIF)" name="" value="0x48"/>
         <value caption="CAN module mode change (MODIF)" name="" value="0x47"/>
         <value caption="CAN timestamp timer (CTMRIF)" name="" value="0x46"/>
         <value caption="Bus bandwidth error (SERRIF)" name="" value="0x45"/>
         <value caption="Address error interrupt (SERRIF)" name="" value="0x44"/>
         <value caption="Receive FIFO overflow interrupt (RBOVIF)" name="" value="0x43"/>
         <value caption="Wake-up interrupt (WAKIF)" name="" value="0x42"/>
         <value caption="Error Interrupt (CERRIF)" name="" value="0x41"/>
         <value caption="No interrupt" name="" value="0x40"/>
         <value caption="Reserved" name="" value="0100000-0111111"/>
         <value caption="FIFO31 Interrupt (CiFSTAT set)" name="" value="0x1f"/>
         <value caption="FIFO30 Interrupt (CiFSTAT set)" name="" value="0x1e"/>
         <value caption="FIFO1 Interrupt (CiFSTAT set)" name="" value="0x1"/>
         <value caption="FIFO0 Interrupt (CiFSTAT set)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Hit Number bit" name="C1VEC__FILHIT">
         <value caption="Filter 31" name="" value="0x1f"/>
         <value caption="Filter 30" name="" value="0x1e"/>
         <value caption="Filter 1" name="" value="0x1"/>
         <value caption="Filter 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Flag Code bits" name="C2VEC__ICODE">
         <value caption="Reserved" name="" value="1001000-1111111"/>
         <value caption="Invalid message received (IVRIF)" name="" value="0x48"/>
         <value caption="CAN module mode change (MODIF)" name="" value="0x47"/>
         <value caption="CAN timestamp timer (CTMRIF)" name="" value="0x46"/>
         <value caption="Bus bandwidth error (SERRIF)" name="" value="0x45"/>
         <value caption="Address error interrupt (SERRIF)" name="" value="0x44"/>
         <value caption="Receive FIFO overflow interrupt (RBOVIF)" name="" value="0x43"/>
         <value caption="Wake-up interrupt (WAKIF)" name="" value="0x42"/>
         <value caption="Error Interrupt (CERRIF)" name="" value="0x41"/>
         <value caption="No interrupt" name="" value="0x40"/>
         <value caption="Reserved" name="" value="0100000-0111111"/>
         <value caption="FIFO31 Interrupt (CiFSTAT set)" name="" value="0x1f"/>
         <value caption="FIFO30 Interrupt (CiFSTAT set)" name="" value="0x1e"/>
         <value caption="FIFO1 Interrupt (CiFSTAT set)" name="" value="0x1"/>
         <value caption="FIFO0 Interrupt (CiFSTAT set)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter Hit Number bit" name="C2VEC__FILHIT">
         <value caption="Filter 31" name="" value="0x1f"/>
         <value caption="Filter 30" name="" value="0x1e"/>
         <value caption="Filter 1" name="" value="0x1"/>
         <value caption="Filter 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFOx Interrupt Pending bits" name="C1FSTAT__FIFOIP">
         <value caption="One or more enabled FIFO interrupts are pending" name="" value="0x1"/>
         <value caption="No FIFO interrupts are pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFOx Interrupt Pending bits" name="C2FSTAT__FIFOIP">
         <value caption="One or more enabled FIFO interrupts are pending" name="" value="0x1"/>
         <value caption="No FIFO interrupts are pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFOx Receive Overflow Interrupt Pending bit" name="C1RXOVF__RXOVF">
         <value caption="FIFO has overflowed" name="" value="0x1"/>
         <value caption="FIFO has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFOx Receive Overflow Interrupt Pending bit" name="C2RXOVF__RXOVF">
         <value caption="FIFO has overflowed" name="" value="0x1"/>
         <value caption="FIFO has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Time Stamp Timer Prescaler bits" name="C1TMR__CANTSPRE">
         <value caption="CAN time stamp timer (CANTS) increments every 65,535 system clocks" name="" value="0xffffffffL"/>
         <value caption="CAN time stamp timer (CANTS) increments every system clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="CAN Time Stamp Timer Prescaler bits" name="C2TMR__CANTSPRE">
         <value caption="CAN time stamp timer (CANTS) increments every 65,535 system clocks" name="" value="0xffffffffL"/>
         <value caption="CAN time stamp timer (CANTS) increments every system clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXM0__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C1RXM0__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXM0__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXM0__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C2RXM0__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXM0__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXM1__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C1RXM1__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXM1__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXM1__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C2RXM1__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXM1__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXM2__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C1RXM2__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXM2__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXM2__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C2RXM2__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXM2__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXM3__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C1RXM3__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXM3__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXM3__EID">
         <value caption="Include bit, EIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit EIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="C2RXM3__MIDE">
         <value caption="Match only message types (standard/extended address) that correspond to the EXID bit in filter" name="" value="0x1"/>
         <value caption="Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXM3__SID">
         <value caption="Include bit, SIDx, in filter comparison" name="" value="0x1"/>
         <value caption="Bit SIDx is dont care in filter operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON0__FSEL0">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 0 Mask Select bits" name="C1FLTCON0__MSEL0">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 0 Enable bit" name="C1FLTCON0__FLTEN0">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON0__FSEL1">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 1 Mask Select bits" name="C1FLTCON0__MSEL1">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 1 Enable bit" name="C1FLTCON0__FLTEN1">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON0__FSEL2">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 2 Mask Select bits" name="C1FLTCON0__MSEL2">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 2 Enable bit" name="C1FLTCON0__FLTEN2">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON0__FSEL3">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 3 Mask Select bits" name="C1FLTCON0__MSEL3">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 3 Enable bit" name="C1FLTCON0__FLTEN3">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON0__FSEL0">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 0 Mask Select bits" name="C2FLTCON0__MSEL0">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 0 Enable bit" name="C2FLTCON0__FLTEN0">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON0__FSEL1">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 1 Mask Select bits" name="C2FLTCON0__MSEL1">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 1 Enable bit" name="C2FLTCON0__FLTEN1">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON0__FSEL2">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 2 Mask Select bits" name="C2FLTCON0__MSEL2">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 2 Enable bit" name="C2FLTCON0__FLTEN2">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON0__FSEL3">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 3 Mask Select bits" name="C2FLTCON0__MSEL3">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 3 Enable bit" name="C2FLTCON0__FLTEN3">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON1__FSEL4">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 4 Mask Select bits" name="C1FLTCON1__MSEL4">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 4 Enable bit" name="C1FLTCON1__FLTEN4">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON1__FSEL5">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 5 Mask Select bits" name="C1FLTCON1__MSEL5">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 17 Enable bit" name="C1FLTCON1__FLTEN5">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON1__FSEL6">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 6 Mask Select bits" name="C1FLTCON1__MSEL6">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 6 Enable bit" name="C1FLTCON1__FLTEN6">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON1__FSEL7">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 7 Mask Select bits" name="C1FLTCON1__MSEL7">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 7 Enable bit" name="C1FLTCON1__FLTEN7">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON1__FSEL4">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 4 Mask Select bits" name="C2FLTCON1__MSEL4">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 4 Enable bit" name="C2FLTCON1__FLTEN4">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON1__FSEL5">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 5 Mask Select bits" name="C2FLTCON1__MSEL5">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 17 Enable bit" name="C2FLTCON1__FLTEN5">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON1__FSEL6">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 6 Mask Select bits" name="C2FLTCON1__MSEL6">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 6 Enable bit" name="C2FLTCON1__FLTEN6">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON1__FSEL7">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 7 Mask Select bits" name="C2FLTCON1__MSEL7">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 7 Enable bit" name="C2FLTCON1__FLTEN7">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON2__FSEL8">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 8 Mask Select bits" name="C1FLTCON2__MSEL8">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 8 Enable bit" name="C1FLTCON2__FLTEN8">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON2__FSEL9">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 9 Mask Select bits" name="C1FLTCON2__MSEL9">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 9 Enable bit" name="C1FLTCON2__FLTEN9">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON2__FSEL10">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 10 Mask Select bits" name="C1FLTCON2__MSEL10">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 10 Enable bit" name="C1FLTCON2__FLTEN10">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON2__FSEL11">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 11 Mask Select bits" name="C1FLTCON2__MSEL11">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 11 Enable bit" name="C1FLTCON2__FLTEN11">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON2__FSEL8">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 8 Mask Select bits" name="C2FLTCON2__MSEL8">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 8 Enable bit" name="C2FLTCON2__FLTEN8">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON2__FSEL9">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 9 Mask Select bits" name="C2FLTCON2__MSEL9">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 9 Enable bit" name="C2FLTCON2__FLTEN9">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON2__FSEL10">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 10 Mask Select bits" name="C2FLTCON2__MSEL10">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 10 Enable bit" name="C2FLTCON2__FLTEN10">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON2__FSEL11">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 11 Mask Select bits" name="C2FLTCON2__MSEL11">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 11 Enable bit" name="C2FLTCON2__FLTEN11">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON3__FSEL12">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 12 Mask Select bits" name="C1FLTCON3__MSEL12">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 12 Enable bit" name="C1FLTCON3__FLTEN12">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON3__FSEL13">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Mask Select bits" name="C1FLTCON3__MSEL13">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Enable bit" name="C1FLTCON3__FLTEN13">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON3__FSEL14">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 14 Mask Select bits" name="C1FLTCON3__MSEL14">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 14 Enable bit" name="C1FLTCON3__FLTEN14">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON3__FSEL15">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 15 Mask Select bits" name="C1FLTCON3__MSEL15">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 15 Enable bit" name="C1FLTCON3__FLTEN15">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON3__FSEL12">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 12 Mask Select bits" name="C2FLTCON3__MSEL12">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 12 Enable bit" name="C2FLTCON3__FLTEN12">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON3__FSEL13">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Mask Select bits" name="C2FLTCON3__MSEL13">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Enable bit" name="C2FLTCON3__FLTEN13">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON3__FSEL14">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 14 Mask Select bits" name="C2FLTCON3__MSEL14">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 14 Enable bit" name="C2FLTCON3__FLTEN14">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON3__FSEL15">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 15 Mask Select bits" name="C2FLTCON3__MSEL15">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 15 Enable bit" name="C2FLTCON3__FLTEN15">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON4__FSEL16">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 16 Mask Select bits" name="C1FLTCON4__MSEL16">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 16 Enable bit" name="C1FLTCON4__FLTEN16">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON4__FSEL17">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 17 Mask Select bits" name="C1FLTCON4__MSEL17">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Enable bit" name="C1FLTCON4__FLTEN17">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON4__FSEL18">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 18 Mask Select bits" name="C1FLTCON4__MSEL18">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 18 Enable bit" name="C1FLTCON4__FLTEN18">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON4__FSEL19">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 19 Mask Select bits" name="C1FLTCON4__MSEL19">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 19 Enable bit" name="C1FLTCON4__FLTEN19">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON4__FSEL16">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 16 Mask Select bits" name="C2FLTCON4__MSEL16">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 16 Enable bit" name="C2FLTCON4__FLTEN16">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON4__FSEL17">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 17 Mask Select bits" name="C2FLTCON4__MSEL17">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 13 Enable bit" name="C2FLTCON4__FLTEN17">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON4__FSEL18">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 18 Mask Select bits" name="C2FLTCON4__MSEL18">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 18 Enable bit" name="C2FLTCON4__FLTEN18">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON4__FSEL19">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 19 Mask Select bits" name="C2FLTCON4__MSEL19">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 19 Enable bit" name="C2FLTCON4__FLTEN19">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON5__FSEL20">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 20 Mask Select bits" name="C1FLTCON5__MSEL20">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 20 Enable bit" name="C1FLTCON5__FLTEN20">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON5__FSEL21">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 21 Mask Select bits" name="C1FLTCON5__MSEL21">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 21 Enable bit" name="C1FLTCON5__FLTEN21">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON5__FSEL22">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 22 Mask Select bits" name="C1FLTCON5__MSEL22">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 22 Enable bit" name="C1FLTCON5__FLTEN22">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON5__FSEL23">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 23 Mask Select bits" name="C1FLTCON5__MSEL23">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 23 Enable bit" name="C1FLTCON5__FLTEN23">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON5__FSEL20">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 20 Mask Select bits" name="C2FLTCON5__MSEL20">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 20 Enable bit" name="C2FLTCON5__FLTEN20">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON5__FSEL21">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 21 Mask Select bits" name="C2FLTCON5__MSEL21">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 21 Enable bit" name="C2FLTCON5__FLTEN21">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON5__FSEL22">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 22 Mask Select bits" name="C2FLTCON5__MSEL22">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 22 Enable bit" name="C2FLTCON5__FLTEN22">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON5__FSEL23">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 23 Mask Select bits" name="C2FLTCON5__MSEL23">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 23 Enable bit" name="C2FLTCON5__FLTEN23">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON6__FSEL24">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 24 Mask Select bits" name="C1FLTCON6__MSEL24">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 24 Enable bit" name="C1FLTCON6__FLTEN24">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON6__FSEL25">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 25 Mask Select bits" name="C1FLTCON6__MSEL25">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 25 Enable bit" name="C1FLTCON6__FLTEN25">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON6__FSEL26">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 26 Mask Select bits" name="C1FLTCON6__MSEL26">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 26 Enable bit" name="C1FLTCON6__FLTEN26">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON6__FSEL27">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 27 Mask Select bits" name="C1FLTCON6__MSEL27">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 27 Enable bit" name="C1FLTCON6__FLTEN27">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON6__FSEL24">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 24 Mask Select bits" name="C2FLTCON6__MSEL24">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 24 Enable bit" name="C2FLTCON6__FLTEN24">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON6__FSEL25">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 25 Mask Select bits" name="C2FLTCON6__MSEL25">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 25 Enable bit" name="C2FLTCON6__FLTEN25">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON6__FSEL26">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 26 Mask Select bits" name="C2FLTCON6__MSEL26">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 26 Enable bit" name="C2FLTCON6__FLTEN26">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON6__FSEL27">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 27 Mask Select bits" name="C2FLTCON6__MSEL27">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 27 Enable bit" name="C2FLTCON6__FLTEN27">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON7__FSEL28">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 28 Mask Select bits" name="C1FLTCON7__MSEL28">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 28 Enable bit" name="C1FLTCON7__FLTEN28">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON7__FSEL29">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 29 Mask Select bits" name="C1FLTCON7__MSEL29">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 29 Enable bit" name="C1FLTCON7__FLTEN29">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON7__FSEL30">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 30Mask Select bits" name="C1FLTCON7__MSEL30">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 30Enable bit" name="C1FLTCON7__FLTEN30">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C1FLTCON7__FSEL31">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 31 Mask Select bits" name="C1FLTCON7__MSEL31">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 31 Enable bit" name="C1FLTCON7__FLTEN31">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON7__FSEL28">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 28 Mask Select bits" name="C2FLTCON7__MSEL28">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 28 Enable bit" name="C2FLTCON7__FLTEN28">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON7__FSEL29">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 29 Mask Select bits" name="C2FLTCON7__MSEL29">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 29 Enable bit" name="C2FLTCON7__FLTEN29">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON7__FSEL30">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 30Mask Select bits" name="C2FLTCON7__MSEL30">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 30Enable bit" name="C2FLTCON7__FLTEN30">
         <value caption="Filter is enabled" name="" value="0x1"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Selection bits" name="C2FLTCON7__FSEL31">
         <value caption="Message matching filter is stored in FIFO buffer 31" name="" value="0x1f"/>
         <value caption="Message matching filter is stored in FIFO buffer 30" name="" value="0x1e"/>
         <value caption="Message matching filter is stored in FIFO buffer 1" name="" value="0x1"/>
         <value caption="Message matching filter is stored in FIFO buffer 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 31 Mask Select bits" name="C2FLTCON7__MSEL31">
         <value caption="Acceptance Mask 3 selected" name="" value="0x3"/>
         <value caption="Acceptance Mask 2 selected" name="" value="0x2"/>
         <value caption="Acceptance Mask 1 selected" name="" value="0x1"/>
         <value caption="Acceptance Mask 0 selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Filter 31 Enable bit" name="C2FLTCON7__FLTEN31">
         <value caption="Filter is enabled" name="" value="0x1L"/>
         <value caption="Filter is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF0__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF0__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF0__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF0__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF0__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF0__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF1__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF1__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF1__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF1__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF1__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF1__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF2__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF2__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF2__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF2__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF2__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF2__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF3__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF3__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF3__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF3__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF3__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF3__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF4__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF4__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF4__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF4__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF4__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF4__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF5__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF5__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF5__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF5__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF5__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF5__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF6__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF6__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF6__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF6__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF6__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF6__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF7__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF7__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF7__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF7__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF7__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF7__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF8__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF8__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF8__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF8__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF8__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF8__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF9__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF9__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF9__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF9__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF9__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF9__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF10__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF10__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF10__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF10__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF10__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF10__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF11__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF11__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF11__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF11__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF11__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF11__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF12__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF12__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF12__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF12__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF12__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF12__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF13__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF13__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF13__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF13__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF13__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF13__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF14__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF14__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF14__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF14__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF14__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF14__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF15__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF15__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF15__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF15__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF15__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF15__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF16__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF16__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF16__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF16__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF16__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF16__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF17__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF17__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF17__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF17__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF17__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF17__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF18__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF18__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF18__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF18__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF18__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF18__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF19__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF19__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF19__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF19__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF19__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF19__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF20__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF20__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF20__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF20__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF20__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF20__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF21__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF21__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF21__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF21__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF21__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF21__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF22__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF22__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF22__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF22__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF22__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF22__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF23__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF23__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF23__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF23__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF23__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF23__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF24__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF24__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF24__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF24__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF24__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF24__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF25__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF25__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF25__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF25__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF25__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF25__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF26__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF26__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF26__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF26__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF26__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF26__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF27__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF27__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF27__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF27__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF27__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF27__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF28__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF28__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF28__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF28__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF28__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF28__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF29__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF29__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF29__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF29__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF29__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF29__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF30__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF30__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF30__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF30__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF30__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF30__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C1RXF31__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C1RXF31__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C1RXF31__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier bits" name="C2RXF31__EID">
         <value caption="Message address bit EIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit EIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Extended Identifier Enable bits" name="C2RXF31__EXID">
         <value caption="Match only messages with extended identifier addresses" name="" value="0x1"/>
         <value caption="Match only messages with standard identifier addresses" name="" value="0x0"/>
      </value-group>
      <value-group caption="Standard Identifier bits" name="C2RXF31__SID">
         <value caption="Message address bit SIDx must be 1 to match filter" name="" value="0x1"/>
         <value caption="Message address bit SIDx must be 0 to match filter" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON0__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON0__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON0__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON0__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON0__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON0__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON0__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON0__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON0__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON0__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON0__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON0__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON0__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON0__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON0__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON0__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON0__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON0__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON0__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON0__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON0__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON0__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT0__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT0__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT0__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT0__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT0__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT0__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT0__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT0__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT0__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT0__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT0__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT0__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT0__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT0__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT0__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT0__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT0__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT0__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT0__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT0__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT0__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT0__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT0__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT0__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT0__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT0__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT0__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT0__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON1__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON1__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON1__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON1__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON1__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON1__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON1__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON1__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON1__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON1__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON1__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON1__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON1__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON1__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON1__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON1__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON1__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON1__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON1__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON1__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON1__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON1__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT1__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT1__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT1__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT1__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT1__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT1__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT1__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT1__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT1__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT1__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT1__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT1__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT1__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT1__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT1__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT1__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT1__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT1__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT1__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT1__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT1__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT1__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT1__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT1__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT1__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT1__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT1__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT1__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON2__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON2__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON2__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON2__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON2__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON2__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON2__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON2__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON2__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON2__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON2__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON2__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON2__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON2__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON2__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON2__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON2__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON2__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON2__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON2__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON2__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON2__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT2__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT2__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT2__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT2__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT2__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT2__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT2__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT2__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT2__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT2__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT2__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT2__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT2__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT2__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT2__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT2__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT2__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT2__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT2__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT2__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT2__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT2__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT2__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT2__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT2__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT2__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT2__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT2__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON3__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON3__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON3__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON3__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON3__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON3__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON3__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON3__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON3__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON3__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON3__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON3__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON3__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON3__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON3__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON3__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON3__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON3__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON3__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON3__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON3__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON3__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT3__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT3__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT3__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT3__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT3__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT3__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT3__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT3__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT3__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT3__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT3__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT3__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT3__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT3__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT3__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT3__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT3__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT3__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT3__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT3__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT3__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT3__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT3__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT3__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT3__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT3__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT3__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT3__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON4__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON4__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON4__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON4__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON4__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON4__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON4__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON4__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON4__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON4__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON4__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON4__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON4__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON4__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON4__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON4__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON4__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON4__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON4__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON4__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON4__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON4__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT4__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT4__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT4__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT4__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT4__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT4__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT4__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT4__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT4__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT4__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT4__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT4__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT4__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT4__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT4__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT4__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT4__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT4__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT4__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT4__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT4__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT4__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT4__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT4__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT4__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT4__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT4__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT4__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON5__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON5__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON5__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON5__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON5__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON5__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON5__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON5__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON5__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON5__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON5__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON5__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON5__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON5__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON5__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON5__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON5__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON5__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON5__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON5__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON5__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON5__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT5__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT5__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT5__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT5__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT5__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT5__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT5__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT5__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT5__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT5__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT5__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT5__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT5__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT5__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT5__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT5__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT5__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT5__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT5__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT5__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT5__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT5__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT5__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT5__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT5__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT5__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT5__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT5__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON6__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON6__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON6__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON6__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON6__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON6__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON6__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON6__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON6__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON6__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON6__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON6__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON6__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON6__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON6__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON6__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON6__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON6__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON6__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON6__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON6__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON6__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT6__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT6__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT6__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT6__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT6__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT6__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT6__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT6__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT6__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT6__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT6__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT6__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT6__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT6__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT6__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT6__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT6__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT6__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT6__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT6__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT6__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT6__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT6__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT6__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT6__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT6__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT6__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT6__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON7__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON7__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON7__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON7__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON7__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON7__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON7__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON7__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON7__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON7__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON7__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON7__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON7__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON7__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON7__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON7__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON7__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON7__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON7__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON7__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON7__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON7__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT7__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT7__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT7__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT7__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT7__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT7__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT7__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT7__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT7__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT7__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT7__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT7__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT7__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT7__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT7__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT7__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT7__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT7__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT7__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT7__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT7__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT7__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT7__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT7__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT7__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT7__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT7__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT7__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON8__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON8__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON8__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON8__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON8__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON8__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON8__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON8__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON8__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON8__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON8__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON8__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON8__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON8__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON8__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON8__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON8__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON8__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON8__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON8__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON8__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON8__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT8__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT8__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT8__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT8__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT8__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT8__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT8__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT8__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT8__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT8__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT8__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT8__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT8__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT8__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT8__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT8__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT8__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT8__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT8__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT8__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT8__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT8__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT8__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT8__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT8__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT8__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT8__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT8__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON9__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON9__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON9__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON9__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON9__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON9__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON9__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON9__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON9__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON9__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON9__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON9__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON9__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON9__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON9__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON9__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON9__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON9__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON9__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON9__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON9__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON9__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT9__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT9__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT9__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT9__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT9__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT9__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT9__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT9__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT9__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT9__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT9__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT9__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT9__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT9__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT9__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT9__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT9__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT9__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT9__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT9__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT9__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT9__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT9__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT9__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT9__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT9__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT9__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT9__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON10__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON10__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON10__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON10__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON10__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON10__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON10__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON10__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON10__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON10__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON10__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON10__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON10__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON10__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON10__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON10__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON10__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON10__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON10__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON10__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON10__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON10__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT10__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT10__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT10__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT10__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT10__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT10__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT10__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT10__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT10__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT10__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT10__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT10__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT10__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT10__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT10__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT10__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT10__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT10__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT10__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT10__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT10__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT10__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT10__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT10__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT10__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT10__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT10__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT10__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON11__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON11__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON11__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON11__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON11__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON11__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON11__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON11__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON11__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON11__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON11__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON11__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON11__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON11__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON11__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON11__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON11__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON11__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON11__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON11__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON11__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON11__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT11__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT11__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT11__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT11__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT11__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT11__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT11__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT11__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT11__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT11__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT11__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT11__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT11__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT11__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT11__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT11__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT11__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT11__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT11__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT11__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT11__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT11__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT11__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT11__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT11__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT11__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT11__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT11__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON12__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON12__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON12__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON12__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON12__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON12__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON12__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON12__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON12__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON12__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON12__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON12__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON12__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON12__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON12__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON12__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON12__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON12__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON12__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON12__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON12__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON12__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT12__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT12__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT12__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT12__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT12__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT12__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT12__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT12__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT12__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT12__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT12__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT12__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT12__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT12__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT12__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT12__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT12__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT12__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT12__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT12__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT12__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT12__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT12__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT12__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT12__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT12__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT12__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT12__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON13__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON13__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON13__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON13__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON13__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON13__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON13__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON13__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON13__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON13__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON13__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON13__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON13__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON13__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON13__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON13__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON13__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON13__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON13__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON13__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON13__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON13__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT13__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT13__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT13__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT13__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT13__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT13__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT13__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT13__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT13__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT13__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT13__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT13__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT13__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT13__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT13__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT13__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT13__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT13__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT13__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT13__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT13__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT13__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT13__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT13__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT13__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT13__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT13__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT13__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON14__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON14__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON14__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON14__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON14__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON14__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON14__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON14__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON14__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON14__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON14__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON14__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON14__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON14__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON14__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON14__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON14__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON14__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON14__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON14__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON14__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON14__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT14__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT14__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT14__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT14__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT14__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT14__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT14__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT14__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT14__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT14__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT14__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT14__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT14__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT14__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT14__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT14__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT14__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT14__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT14__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT14__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT14__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT14__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT14__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT14__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT14__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT14__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT14__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT14__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON15__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON15__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON15__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON15__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON15__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON15__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON15__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON15__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON15__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON15__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON15__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON15__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON15__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON15__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON15__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON15__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON15__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON15__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON15__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON15__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON15__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON15__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT15__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT15__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT15__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT15__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT15__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT15__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT15__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT15__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT15__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT15__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT15__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT15__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT15__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT15__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT15__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT15__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT15__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT15__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT15__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT15__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT15__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT15__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT15__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT15__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT15__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT15__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT15__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT15__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON16__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON16__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON16__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON16__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON16__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON16__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON16__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON16__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON16__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON16__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON16__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON16__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON16__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON16__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON16__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON16__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON16__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON16__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON16__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON16__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON16__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON16__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT16__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT16__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT16__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT16__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT16__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT16__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT16__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT16__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT16__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT16__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT16__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT16__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT16__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT16__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT16__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT16__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT16__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT16__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT16__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT16__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT16__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT16__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT16__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT16__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT16__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT16__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT16__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT16__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON17__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON17__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON17__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON17__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON17__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON17__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON17__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON17__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON17__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON17__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON17__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON17__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON17__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON17__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON17__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON17__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON17__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON17__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON17__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON17__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON17__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON17__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT17__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT17__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT17__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT17__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT17__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT17__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT17__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT17__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT17__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT17__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT17__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT17__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT17__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT17__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT17__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT17__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT17__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT17__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT17__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT17__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT17__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT17__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT17__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT17__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT17__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT17__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT17__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT17__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON18__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON18__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON18__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON18__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON18__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON18__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON18__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON18__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON18__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON18__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON18__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON18__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON18__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON18__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON18__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON18__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON18__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON18__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON18__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON18__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON18__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON18__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT18__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT18__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT18__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT18__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT18__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT18__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT18__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT18__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT18__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT18__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT18__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT18__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT18__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT18__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT18__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT18__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT18__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT18__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT18__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT18__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT18__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT18__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT18__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT18__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT18__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT18__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT18__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT18__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON19__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON19__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON19__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON19__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON19__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON19__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON19__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON19__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON19__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON19__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON19__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON19__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON19__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON19__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON19__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON19__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON19__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON19__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON19__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON19__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON19__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON19__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT19__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT19__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT19__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT19__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT19__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT19__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT19__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT19__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT19__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT19__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT19__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT19__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT19__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT19__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT19__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT19__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT19__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT19__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT19__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT19__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT19__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT19__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT19__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT19__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT19__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT19__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT19__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT19__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON20__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON20__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON20__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON20__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON20__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON20__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON20__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON20__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON20__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON20__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON20__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON20__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON20__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON20__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON20__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON20__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON20__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON20__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON20__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON20__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON20__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON20__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT20__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT20__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT20__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT20__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT20__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT20__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT20__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT20__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT20__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT20__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT20__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT20__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT20__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT20__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT20__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT20__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT20__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT20__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT20__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT20__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT20__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT20__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT20__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT20__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT20__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT20__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT20__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT20__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON21__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON21__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON21__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON21__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON21__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON21__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON21__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON21__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON21__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON21__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON21__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON21__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON21__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON21__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON21__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON21__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON21__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON21__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON21__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON21__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON21__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON21__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT21__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT21__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT21__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT21__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT21__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT21__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT21__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT21__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT21__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT21__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT21__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT21__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT21__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT21__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT21__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT21__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT21__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT21__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT21__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT21__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT21__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT21__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT21__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT21__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT21__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT21__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT21__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT21__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON22__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON22__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON22__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON22__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON22__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON22__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON22__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON22__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON22__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON22__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON22__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON22__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON22__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON22__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON22__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON22__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON22__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON22__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON22__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON22__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON22__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON22__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT22__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT22__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT22__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT22__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT22__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT22__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT22__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT22__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT22__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT22__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT22__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT22__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT22__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT22__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT22__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT22__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT22__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT22__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT22__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT22__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT22__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT22__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT22__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT22__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT22__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT22__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT22__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT22__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON23__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON23__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON23__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON23__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON23__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON23__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON23__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON23__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON23__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON23__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON23__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON23__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON23__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON23__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON23__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON23__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON23__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON23__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON23__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON23__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON23__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON23__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT23__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT23__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT23__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT23__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT23__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT23__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT23__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT23__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT23__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT23__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT23__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT23__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT23__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT23__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT23__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT23__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT23__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT23__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT23__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT23__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT23__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT23__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT23__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT23__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT23__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT23__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT23__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT23__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON24__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON24__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON24__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON24__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON24__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON24__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON24__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON24__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON24__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON24__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON24__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON24__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON24__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON24__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON24__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON24__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON24__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON24__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON24__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON24__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON24__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON24__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT24__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT24__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT24__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT24__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT24__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT24__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT24__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT24__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT24__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT24__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT24__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT24__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT24__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT24__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT24__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT24__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT24__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT24__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT24__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT24__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT24__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT24__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT24__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT24__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT24__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT24__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT24__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT24__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON25__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON25__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON25__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON25__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON25__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON25__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON25__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON25__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON25__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON25__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON25__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON25__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON25__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON25__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON25__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON25__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON25__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON25__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON25__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON25__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON25__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON25__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT25__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT25__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT25__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT25__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT25__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT25__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT25__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT25__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT25__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT25__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT25__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT25__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT25__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT25__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT25__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT25__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT25__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT25__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT25__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT25__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT25__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT25__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT25__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT25__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT25__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT25__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT25__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT25__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON26__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON26__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON26__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON26__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON26__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON26__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON26__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON26__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON26__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON26__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON26__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON26__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON26__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON26__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON26__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON26__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON26__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON26__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON26__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON26__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON26__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON26__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT26__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT26__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT26__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT26__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT26__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT26__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT26__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT26__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT26__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT26__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT26__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT26__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT26__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT26__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT26__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT26__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT26__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT26__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT26__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT26__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT26__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT26__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT26__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT26__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT26__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT26__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT26__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT26__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON27__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON27__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON27__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON27__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON27__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON27__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON27__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON27__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON27__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON27__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON27__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON27__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON27__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON27__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON27__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON27__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON27__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON27__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON27__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON27__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON27__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON27__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT27__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT27__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT27__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT27__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT27__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT27__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT27__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT27__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT27__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT27__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT27__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT27__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT27__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT27__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT27__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT27__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT27__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT27__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT27__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT27__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT27__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT27__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT27__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT27__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT27__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT27__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT27__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT27__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON28__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON28__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON28__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON28__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON28__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON28__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON28__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON28__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON28__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON28__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON28__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON28__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON28__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON28__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON28__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON28__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON28__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON28__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON28__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON28__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON28__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON28__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT28__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT28__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT28__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT28__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT28__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT28__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT28__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT28__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT28__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT28__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT28__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT28__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT28__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT28__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT28__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT28__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT28__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT28__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT28__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT28__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT28__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT28__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT28__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT28__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT28__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT28__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT28__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT28__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON29__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON29__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON29__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON29__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON29__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON29__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON29__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON29__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON29__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON29__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON29__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON29__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON29__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON29__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON29__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON29__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON29__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON29__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON29__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON29__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON29__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON29__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT29__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT29__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT29__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT29__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT29__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT29__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT29__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT29__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT29__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT29__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT29__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT29__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT29__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT29__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT29__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT29__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT29__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT29__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT29__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT29__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT29__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT29__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT29__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT29__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT29__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT29__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT29__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT29__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON30__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON30__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON30__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON30__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON30__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON30__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON30__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON30__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON30__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON30__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON30__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON30__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON30__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON30__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON30__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON30__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON30__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON30__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON30__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON30__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON30__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON30__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT30__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT30__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT30__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT30__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT30__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT30__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT30__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT30__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT30__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT30__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT30__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT30__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT30__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT30__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT30__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT30__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT30__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT30__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT30__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT30__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT30__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT30__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT30__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT30__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT30__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT30__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT30__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT30__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C1FIFOCON31__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C1FIFOCON31__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C1FIFOCON31__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C1FIFOCON31__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C1FIFOCON31__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C1FIFOCON31__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C1FIFOCON31__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C1FIFOCON31__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C1FIFOCON31__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C1FIFOCON31__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C1FIFOCON31__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="C2FIFOCON31__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x3"/>
         <value caption="High Intermediate Message Priority" name="" value="0x2"/>
         <value caption="Low Intermediate Message Priority" name="" value="0x1"/>
         <value caption="Lowest Message Priority" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="C2FIFOCON31__RTREN">
         <value caption="When a remote transmit is received, TXREQ will be set" name="" value="0x1"/>
         <value caption="When a remote transmit is received, TXREQ will be unaffected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Send Request" name="C2FIFOCON31__TXREQ">
         <value caption="1: (FIFO configured as a Transmit FIFO) Setting this bit to 1 requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to 0 while set (1) will request a message abort." name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) This bit has no effect." name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Detected During Transmission bit(3)" name="C2FIFOCON31__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1"/>
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Lost Arbitration bit(3)" name="C2FIFOCON31__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1"/>
         <value caption="Message did not lose arbitration while being sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Message Aborted bit(2)" name="C2FIFOCON31__TXABAT">
         <value caption="Message was aborted" name="" value="0x1"/>
         <value caption="Message completed successfully" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX/RX Buffer Selection bit" name="C2FIFOCON31__TXEN">
         <value caption="FIFO is a Transmit FIFO" name="" value="0x1"/>
         <value caption="FIFO is a Receive FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Store Message Data Only bit(1)" name="C2FIFOCON31__DONLY">
         <value caption="1: (FIFO configured as a Transmit FIFO) This bit is not used and has no effect. " name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) 1 = Only data bytes will be stored in the FIFO, 0 = Full message is stored, including identifier" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="C2FIFOCON31__UINC">
         <value caption="1: (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Reset bits" name="C2FIFOCON31__FRESET">
         <value caption="FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Size bits(1)" name="C2FIFOCON31__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f"/>
         <value caption="FIFO is 3 messages deep" name="" value="0x2"/>
         <value caption="FIFO is 2 messages deep" name="" value="0x1"/>
         <value caption="FIFO is 1 message deep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C1FIFOINT31__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C1FIFOINT31__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C1FIFOINT31__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C1FIFOINT31__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C1FIFOINT31__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C1FIFOINT31__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C1FIFOINT31__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C1FIFOINT31__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C1FIFOINT31__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C1FIFOINT31__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C1FIFOINT31__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C1FIFOINT31__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C1FIFOINT31__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C1FIFOINT31__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Empty Interrupt Flag bit(1)" name="C2FIFOINT31__RXNEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x1"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message, 0 = FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Half Full Interrupt Flag bit(1)" name="C2FIFOINT31__RXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is ? half full, 0 = FIFO is &lt; half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Full Interrupt Flag bit(1)" name="C2FIFOINT31__RXFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = FIFO is full, 0 = FIFO is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Flag bit" name="C2FIFOINT31__RXOVFLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) Unused, reads 0" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred, 0 = No overflow event occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Flag bit(1)" name="C2FIFOINT31__TXEMPTYIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is empty, 0 = FIFO is not empty, at least 1 message queued to be transmitted" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Transmit FIFO Half Empty Interrupt Flag bit(1)" name="C2FIFOINT31__TXHALFIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is ? half full, 0 = FIFO is &gt; half full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Flag bit(1)" name="C2FIFOINT31__TXNFULLIF">
         <value caption="1: (FIFO configured as a Transmit Buffer) 1 = FIFO is not full, 0 = FIFO is full" name="" value="0x0"/>
         <value caption="0: (FIFO configured as a Receive Buffer) Unused, reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Interrupt Enable bit" name="C2FIFOINT31__RXNEMPTYIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Half Full Interrupt Enable bit" name="C2FIFOINT31__RXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Interrupt Enable bit" name="C2FIFOINT31__RXFULLIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="C2FIFOINT31__RXOVFLIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1"/>
         <value caption="Interrupt disabled for overflow event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Empty Interrupt Enable bit" name="C2FIFOINT31__TXEMPTYIE">
         <value caption="Interrupt enabled for FIFO empty" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Half Full Interrupt Enable bit" name="C2FIFOINT31__TXHALFIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Not Full Interrupt Enable bit" name="C2FIFOINT31__TXNFULLIE">
         <value caption="Interrupt enabled for FIFO not full" name="" value="0x1"/>
         <value caption="Interrupt disabled for FIFO not full" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02787" name="CFG" version="">
      <register-group name="CFG">
         <register caption="Configuration Control Register" name="CFGCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="TDO Enable for 2-Wire JTAG" mask="0x00000001" name="TDOEN" values="CFGCON__TDOEN"/>
            <bitfield caption="Trace Output Enable bit" mask="0x00000004" name="TROEN" values="CFGCON__TROEN"/>
            <bitfield caption="JTAG Port Enable bit" mask="0x00000008" name="JTAGEN" values="CFGCON__JTAGEN"/>
            <bitfield caption="Flash ECC Configuration bits" mask="0x00000030" name="ECCCON" values="CFGCON__ECCCON"/>
            <bitfield mask="0x00000080" name="IOANCPN"/>
            <bitfield caption="USB Suspend Sleep Enable bit(1)" mask="0x00000100" name="USBSSEN" values="CFGCON__USBSSEN"/>
            <bitfield caption="Permission Group Lock bit(1)" mask="0x00000800" name="PGLOCK" values="CFGCON__PGLOCK"/>
            <bitfield caption="Peripheral Module Disable bit(1)" mask="0x00001000" name="PMDLOCK" values="CFGCON__PMDLOCK"/>
            <bitfield caption="Peripheral Pin Select Lock bit(1)" mask="0x00002000" name="IOLOCK" values="CFGCON__IOLOCK"/>
            <bitfield caption="Output Compare Alternate Clock Selection bit(1)" mask="0x00010000" name="OCACLK" values="CFGCON__OCACLK"/>
            <bitfield caption="Input Capture Alternate Clock Selection bit(1)" mask="0x00020000" name="ICACLK" values="CFGCON__ICACLK"/>
            <bitfield caption="CPU Arbitration Priority to SRAM When Servicing an Interrupt bit(1)" mask="0x01000000" name="CPUPRI" values="CFGCON__CPUPRI"/>
            <bitfield caption="DMA Read and DMA Write Arbitration Priority to SRAM bit(1)" mask="0x02000000" name="DMAPRI" values="CFGCON__DMAPRI"/>
         </register>
         <register caption="Device and Revision ID Register" name="DEVID" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0FFFFFFF" name="DEVID"/>
            <bitfield mask="0xF0000000" name="VER"/>
         </register>
         <register caption="" name="SYSKEY" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SYSKEY"/>
         </register>
         <register caption="" name="PMD1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCMD"/>
            <bitfield mask="0x00001000" name="CVRMD"/>
         </register>
         <register caption="" name="PMD2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP1MD"/>
            <bitfield mask="0x00000002" name="CMP2MD"/>
         </register>
         <register caption="" name="PMD3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="IC1MD"/>
            <bitfield mask="0x00000002" name="IC2MD"/>
            <bitfield mask="0x00000004" name="IC3MD"/>
            <bitfield mask="0x00000008" name="IC4MD"/>
            <bitfield mask="0x00000010" name="IC5MD"/>
            <bitfield mask="0x00000020" name="IC6MD"/>
            <bitfield mask="0x00000040" name="IC7MD"/>
            <bitfield mask="0x00000080" name="IC8MD"/>
            <bitfield mask="0x00000100" name="IC9MD"/>
            <bitfield mask="0x00010000" name="OC1MD"/>
            <bitfield mask="0x00020000" name="OC2MD"/>
            <bitfield mask="0x00040000" name="OC3MD"/>
            <bitfield mask="0x00080000" name="OC4MD"/>
            <bitfield mask="0x00100000" name="OC5MD"/>
            <bitfield mask="0x00200000" name="OC6MD"/>
            <bitfield mask="0x00400000" name="OC7MD"/>
            <bitfield mask="0x00800000" name="OC8MD"/>
            <bitfield mask="0x01000000" name="OC9MD"/>
         </register>
         <register caption="" name="PMD4" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T1MD"/>
            <bitfield mask="0x00000002" name="T2MD"/>
            <bitfield mask="0x00000004" name="T3MD"/>
            <bitfield mask="0x00000008" name="T4MD"/>
            <bitfield mask="0x00000010" name="T5MD"/>
            <bitfield mask="0x00000020" name="T6MD"/>
            <bitfield mask="0x00000040" name="T7MD"/>
            <bitfield mask="0x00000080" name="T8MD"/>
            <bitfield mask="0x00000100" name="T9MD"/>
         </register>
         <register caption="" name="PMD5" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="U1MD"/>
            <bitfield mask="0x00000002" name="U2MD"/>
            <bitfield mask="0x00000004" name="U3MD"/>
            <bitfield mask="0x00000008" name="U4MD"/>
            <bitfield mask="0x00000010" name="U5MD"/>
            <bitfield mask="0x00000020" name="U6MD"/>
            <bitfield mask="0x00000100" name="SPI1MD"/>
            <bitfield mask="0x00000200" name="SPI2MD"/>
            <bitfield mask="0x00000400" name="SPI3MD"/>
            <bitfield mask="0x00000800" name="SPI4MD"/>
            <bitfield mask="0x00001000" name="SPI5MD"/>
            <bitfield mask="0x00002000" name="SPI6MD"/>
            <bitfield mask="0x00010000" name="I2C1MD"/>
            <bitfield mask="0x00020000" name="I2C2MD"/>
            <bitfield mask="0x00040000" name="I2C3MD"/>
            <bitfield mask="0x00080000" name="I2C4MD"/>
            <bitfield mask="0x00100000" name="I2C5MD"/>
            <bitfield mask="0x01000000" name="USBMD"/>
            <bitfield mask="0x10000000" name="CAN1MD"/>
            <bitfield mask="0x20000000" name="CAN2MD"/>
         </register>
         <register caption="" name="PMD6" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RTCCMD"/>
            <bitfield mask="0x00000100" name="REFO1MD"/>
            <bitfield mask="0x00000200" name="REFO2MD"/>
            <bitfield mask="0x00000400" name="REFO3MD"/>
            <bitfield mask="0x00000800" name="REFO4MD"/>
            <bitfield mask="0x00010000" name="PMPMD"/>
            <bitfield mask="0x00020000" name="EBIMD"/>
            <bitfield mask="0x00800000" name="SQI1MD"/>
            <bitfield mask="0x10000000" name="ETHMD"/>
         </register>
         <register caption="" name="PMD7" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000010" name="DMAMD"/>
            <bitfield mask="0x00100000" name="RNGMD"/>
            <bitfield mask="0x00400000" name="CRYPTMD"/>
         </register>
         <register caption="External Bus Interface Address Pin Configuration Register" name="CFGEBIA" offset="0xc0" rw="RW" size="4">
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000001" name="EBIA0EN" values="CFGEBIA__EBIA0EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000002" name="EBIA1EN" values="CFGEBIA__EBIA1EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000004" name="EBIA2EN" values="CFGEBIA__EBIA2EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000008" name="EBIA3EN" values="CFGEBIA__EBIA3EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000010" name="EBIA4EN" values="CFGEBIA__EBIA4EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000020" name="EBIA5EN" values="CFGEBIA__EBIA5EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000040" name="EBIA6EN" values="CFGEBIA__EBIA6EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000080" name="EBIA7EN" values="CFGEBIA__EBIA7EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000100" name="EBIA8EN" values="CFGEBIA__EBIA8EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000200" name="EBIA9EN" values="CFGEBIA__EBIA9EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000400" name="EBIA10EN" values="CFGEBIA__EBIA10EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00000800" name="EBIA11EN" values="CFGEBIA__EBIA11EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00001000" name="EBIA12EN" values="CFGEBIA__EBIA12EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00002000" name="EBIA13EN" values="CFGEBIA__EBIA13EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00004000" name="EBIA14EN" values="CFGEBIA__EBIA14EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00008000" name="EBIA15EN" values="CFGEBIA__EBIA15EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00010000" name="EBIA16EN" values="CFGEBIA__EBIA16EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00020000" name="EBIA17EN" values="CFGEBIA__EBIA17EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00040000" name="EBIA18EN" values="CFGEBIA__EBIA18EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00080000" name="EBIA19EN" values="CFGEBIA__EBIA19EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00100000" name="EBIA20EN" values="CFGEBIA__EBIA20EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00200000" name="EBIA21EN" values="CFGEBIA__EBIA21EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00400000" name="EBIA22EN" values="CFGEBIA__EBIA22EN"/>
            <bitfield caption="EBI Address Pin Enable bits" mask="0x00800000" name="EBIA23EN" values="CFGEBIA__EBIA23EN"/>
            <bitfield caption="EBI Pin Enable bit" mask="0x80000000" name="EBIPINEN" values="CFGEBIA__EBIPINEN"/>
         </register>
         <register caption="External Bus Interface Control Pin Configuration Register" name="CFGEBIC" offset="0xd0" rw="RW" size="4">
            <bitfield caption="EBI Data Lower Byte Pin Enable bit" mask="0x00000001" name="EBIDEN0" values="CFGEBIC__EBIDEN0"/>
            <bitfield caption="EBI Data Upper Byte Pin Enable bit" mask="0x00000002" name="EBIDEN1" values="CFGEBIC__EBIDEN1"/>
            <bitfield caption="/EBICS0 Pin Enable bit" mask="0x00000010" name="EBICSEN0" values="CFGEBIC__EBICSEN0"/>
            <bitfield caption="/EBICS1 Pin Enable bit" mask="0x00000020" name="EBICSEN1" values="CFGEBIC__EBICSEN1"/>
            <bitfield caption="/EBICS2 Pin Enable bit" mask="0x00000040" name="EBICSEN2" values="CFGEBIC__EBICSEN2"/>
            <bitfield caption="/EBICS3 Pin Enable bit" mask="0x00000080" name="EBICSEN3" values="CFGEBIC__EBICSEN3"/>
            <bitfield caption="/EBIBS0 Pin Enable bit" mask="0x00000100" name="EBIBSEN0" values="CFGEBIC__EBIBSEN0"/>
            <bitfield caption="/EBIBS1 Pin Enable bit" mask="0x00000200" name="EBIBSEN1" values="CFGEBIC__EBIBSEN1"/>
            <bitfield caption="/EBIOE Pin Enable bit" mask="0x00001000" name="EBIOEEN" values="CFGEBIC__EBIOEEN"/>
            <bitfield caption="/EBIWE Pin Enable bit" mask="0x00002000" name="EBIWEEN" values="CFGEBIC__EBIWEEN"/>
            <bitfield caption="/EBIRP Pin Sensitivity Control bit" mask="0x00010000" name="EBIRPEN" values="CFGEBIC__EBIRPEN"/>
            <bitfield caption="EBIRDYx Pin Sensitivity Control bit" mask="0x00020000" name="EBIRDYLVL" values="CFGEBIC__EBIRDYLVL"/>
            <bitfield caption="EBIRDY1 Pin Enable bit" mask="0x02000000" name="EBIRDYEN1" values="CFGEBIC__EBIRDYEN1"/>
            <bitfield caption="EBIRDY2 Pin Enable bit" mask="0x04000000" name="EBIRDYEN2" values="CFGEBIC__EBIRDYEN2"/>
            <bitfield caption="EBIRDY3 Pin Enable bit" mask="0x08000000" name="EBIRDYEN3" values="CFGEBIC__EBIRDYEN3"/>
            <bitfield caption="EBIRDY1 Inversion Control bit" mask="0x20000000" name="EBIRDYINV1" values="CFGEBIC__EBIRDYINV1"/>
            <bitfield caption="EBIRDY2 Inversion Control bit" mask="0x40000000" name="EBIRDYINV2" values="CFGEBIC__EBIRDYINV2"/>
            <bitfield caption="EBIRDY3 Inversion Control bit" mask="0x80000000" name="EBIRDYINV3" values="CFGEBIC__EBIRDYINV3"/>
         </register>
         <register caption="Permission Group Configuration Register" name="CFGPG" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CPUPG"/>
            <bitfield mask="0x00000030" name="DMAPG"/>
            <bitfield mask="0x00000300" name="USBPG"/>
            <bitfield mask="0x00003000" name="CAN1PG"/>
            <bitfield mask="0x0000C000" name="CAN2PG"/>
            <bitfield mask="0x00030000" name="ETHPG"/>
            <bitfield mask="0x00300000" name="SQI1PG"/>
            <bitfield mask="0x00C00000" name="FCPG"/>
            <bitfield caption="Crypto Engine Permission Group bits" mask="0x03000000" name="CRYPTPG" values="CFGPG__CRYPTPG"/>
            <bitfield mask="0xC0000000" name="ICD1PG"/>
         </register>
      </register-group>
      <value-group caption="Silicon Revision" name="DEVID__VER">
         <value caption="Revision A1" name="" value="0x10000000"/>
         <value caption="Revision A3" name="" value="0x30000000"/>
         <value caption="Revision B2" name="" value="0x60000000"/>
      </value-group>
      <value-group caption="TDO Enable for 2-Wire JTAG" name="CFGCON__TDOEN">
         <value caption="2-wire JTAG protocol uses TDO" name="" value="0x1"/>
         <value caption="2-wire JTAG protocol does not use TDO" name="" value="0x0"/>
      </value-group>
      <value-group caption="Trace Output Enable bit" name="CFGCON__TROEN">
         <value caption="Enable trace outputs and start trace clock (trace probe must be present)" name="" value="0x1"/>
         <value caption="Disable trace outputs and stop trace clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="JTAG Port Enable bit" name="CFGCON__JTAGEN">
         <value caption="Enable the JTAG port" name="" value="0x1"/>
         <value caption="Disable the JTAG port" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash ECC Configuration bits" name="CFGCON__ECCCON">
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are writable)" name="" value="0x3"/>
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are locked)" name="" value="0x2"/>
         <value caption="Dynamic Flash ECC is enabled (ECCCON bits are locked)" name="" value="0x1"/>
         <value caption="Flash ECC is enabled (ECCCON bits are locked; disables word Flash writes)" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB Suspend Sleep Enable bit(1)" name="CFGCON__USBSSEN">
         <value caption="USB PHY clock is shut down when Sleep mode is active" name="" value="0x1"/>
         <value caption="USB PHY clock continues to run when Sleep is active" name="" value="0x0"/>
      </value-group>
      <value-group caption="Permission Group Lock bit(1)" name="CFGCON__PGLOCK">
         <value caption="Permission Group registers are locked. Writes to PG registers are not allowed" name="" value="0x1"/>
         <value caption="Permission Group registers are not locked. Writes to PG registers are allowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Module Disable bit(1)" name="CFGCON__PMDLOCK">
         <value caption="Peripheral module is locked. Writes to PMD registers are not allowed" name="" value="0x1"/>
         <value caption="Peripheral module is not locked. Writes to PMD registers are allowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Pin Select Lock bit(1)" name="CFGCON__IOLOCK">
         <value caption="Peripheral Pin Select is locked. Writes to PPS registers are not allowed" name="" value="0x1"/>
         <value caption="Peripheral Pin Select is not locked. Writes to PPS registers are allowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Alternate Clock Selection bit(1)" name="CFGCON__OCACLK">
         <value caption="Output Compare modules use an alternative Timer pair as their timebase clock" name="" value="0x1"/>
         <value caption="All Output Compare modules use Timer2/3 as their timebase clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Alternate Clock Selection bit(1)" name="CFGCON__ICACLK">
         <value caption="Input Capture modules use an alternative Timer pair as their timebase clock" name="" value="0x1"/>
         <value caption="All Input Capture modules use Timer2/3 as their timebase clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="CPU Arbitration Priority to SRAM When Servicing an Interrupt bit(1)" name="CFGCON__CPUPRI">
         <value caption="CPU gets High Priority access to SRAM" name="" value="0x1"/>
         <value caption="CPU uses Least Recently Serviced Arbitration (same as other initiators)" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Read and DMA Write Arbitration Priority to SRAM bit(1)" name="CFGCON__DMAPRI">
         <value caption="DMA gets High Priority access to SRAM" name="" value="0x1"/>
         <value caption="DMA uses Least Recently Serviced Arbitration (same as other initiators)" name="" value="0x0"/>
      </value-group>
      <value-group caption="I/O Analog Charge Pump Enable bit" name="CFGCON__IOANCPEN">
         <value caption="Charge pump is enabled" name="" value="0x80"/>
         <value caption="Charge pump is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA0EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA1EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA2EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA3EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA4EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA5EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA6EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA7EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA8EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA9EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA10EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA11EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA12EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA13EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA14EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA15EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA16EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA17EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA18EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA19EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA20EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA21EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA22EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Address Pin Enable bits" name="CFGEBIA__EBIA23EN">
         <value caption="EBIAx pin is enabled for use by EBI" name="" value="0x1"/>
         <value caption="EBIAx pin has is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Pin Enable bit" name="CFGEBIA__EBIPINEN">
         <value caption="EBI controls access of pins shared with PMP" name="" value="0x1L"/>
         <value caption="Pins shared with EBI are available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Data Lower Byte Pin Enable bit" name="CFGEBIC__EBIDEN0">
         <value caption="EBID pins are enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="EBID pins have reverted to general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBI Data Upper Byte Pin Enable bit" name="CFGEBIC__EBIDEN1">
         <value caption="EBID pins are enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="EBID pins have reverted to general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBICS0 Pin Enable bit" name="CFGEBIC__EBICSEN0">
         <value caption="/EBICS0 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBICS0 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBICS1 Pin Enable bit" name="CFGEBIC__EBICSEN1">
         <value caption="/EBICS1 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBICS1 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBICS2 Pin Enable bit" name="CFGEBIC__EBICSEN2">
         <value caption="/EBICS2 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBICS2 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBICS3 Pin Enable bit" name="CFGEBIC__EBICSEN3">
         <value caption="/EBICS3 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBICS3 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBIBS0 Pin Enable bit" name="CFGEBIC__EBIBSEN0">
         <value caption="/EBIBS0 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBIBS0 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBIBS1 Pin Enable bit" name="CFGEBIC__EBIBSEN1">
         <value caption="/EBIBS1 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBIBS1 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBIOE Pin Enable bit" name="CFGEBIC__EBIOEEN">
         <value caption="/EBIOE pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBIOE pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBIWE Pin Enable bit" name="CFGEBIC__EBIWEEN">
         <value caption="/EBIWE pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBIWE pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="/EBIRP Pin Sensitivity Control bit" name="CFGEBIC__EBIRPEN">
         <value caption="/EBIRP pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="/EBIRP pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDYx Pin Sensitivity Control bit" name="CFGEBIC__EBIRDYLVL">
         <value caption="Use level detect for EBIRDYx pins" name="" value="0x1"/>
         <value caption="Use edge detect for EBIRDYx pins" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY1 Pin Enable bit" name="CFGEBIC__EBIRDYEN1">
         <value caption="EBIRDY1 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="EBIRDY1 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY2 Pin Enable bit" name="CFGEBIC__EBIRDYEN2">
         <value caption="EBIRDY2 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="EBIRDY2 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY3 Pin Enable bit" name="CFGEBIC__EBIRDYEN3">
         <value caption="EBIRDY3 pin is enabled for use by the EBI module" name="" value="0x1"/>
         <value caption="EBIRDY3 pin is available for general use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY1 Inversion Control bit" name="CFGEBIC__EBIRDYINV1">
         <value caption="Invert EBIRDY1 pin before use" name="" value="0x1"/>
         <value caption="Do not invert EBIRDY1 pin before use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY2 Inversion Control bit" name="CFGEBIC__EBIRDYINV2">
         <value caption="Invert EBIRDY2 pin before use" name="" value="0x1"/>
         <value caption="Do not invert EBIRDY2 pin before use" name="" value="0x0"/>
      </value-group>
      <value-group caption="EBIRDY3 Inversion Control bit" name="CFGEBIC__EBIRDYINV3">
         <value caption="Invert EBIRDY3 pin before use" name="" value="0x1L"/>
         <value caption="Do not invert EBIRDY3 pin before use" name="" value="0x0"/>
      </value-group>
      <value-group caption="Crypto Engine Permission Group bits" name="CFGPG__CRYPTPG">
         <value caption="Initiator is assigned to Permission Group 3" name="" value="0x3"/>
         <value caption="Initiator is assigned to Permission Group 2" name="" value="0x2"/>
         <value caption="Initiator is assigned to Permission Group 1" name="" value="0x1"/>
         <value caption="Initiator is assigned to Permission Group 0" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00866" name="CMP" version="2">
      <register-group name="CMP">
         <register caption="Comparator Control Register" name="CM1CON" initval="0x000000C3" offset="0x0" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Select bits for Comparator" mask="0x00000003" name="CCH" values="CM1CON__CCH"/>
            <bitfield caption="Comparator Positive Input Configure bit" mask="0x00000010" name="CREF" values="CM1CON__CREF"/>
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM1CON__EVPOL"/>
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM1CON__COUT"/>
            <bitfield mask="0x00001000" name="CLPWR"/>
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM1CON__CPOL"/>
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM1CON__COE"/>
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM1CON__ON"/>
         </register>
         <register caption="Comparator Control Register" name="CM2CON" initval="0x000000C3" offset="0x10" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Select bits for Comparator" mask="0x00000003" name="CCH" values="CM2CON__CCH"/>
            <bitfield caption="Comparator Positive Input Configure bit" mask="0x00000010" name="CREF" values="CM2CON__CREF"/>
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM2CON__EVPOL"/>
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM2CON__COUT"/>
            <bitfield mask="0x00001000" name="CLPWR"/>
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM2CON__CPOL"/>
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM2CON__COE"/>
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM2CON__ON"/>
         </register>
         <register caption="Comparator Status Register" name="CMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield caption="Comparator Output bit" mask="0x00000001" name="C1OUT" values="CMSTAT__C1OUT"/>
            <bitfield caption="Comparator Output bit" mask="0x00000002" name="C2OUT" values="CMSTAT__C2OUT"/>
            <bitfield mask="0x00000004" name="C3OUT"/>
            <bitfield mask="0x00000008" name="C4OUT"/>
            <bitfield mask="0x00000010" name="C5OUT"/>
            <bitfield mask="0x00000020" name="C6OUT"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="CMSTAT__SIDL"/>
         </register>
      </register-group>
      <value-group caption="Comparator Negative Input Select bits for Comparator" name="CM1CON__CCH">
         <value caption="Comparator inverting input is connected to the IVREF" name="" value="0x3"/>
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2"/>
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1"/>
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Positive Input Configure bit" name="CM1CON__CREF">
         <value caption="Comparator non-inverting input is connected to the internal CVref" name="" value="0x1"/>
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM1CON__EVPOL">
         <value caption="Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output" name="" value="0x3"/>
         <value caption="Comparator interrupt is generated on a high-to-low transition of the comparator output" name="" value="0x2"/>
         <value caption="Comparator interrupt is generated on a low-to-high transition of the comparator output" name="" value="0x1"/>
         <value caption="Comparator interrupt generation is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output bit" name="CM1CON__COUT">
         <value caption="Output of the Comparator is a 1" name="" value="0x1"/>
         <value caption="Output of the Comparator is a 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM1CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1"/>
         <value caption="Output is not inverted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM1CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1"/>
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator ON bit" name="CM1CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1"/>
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Negative Input Select bits for Comparator" name="CM2CON__CCH">
         <value caption="Comparator inverting input is connected to the IVREF" name="" value="0x3"/>
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2"/>
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1"/>
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Positive Input Configure bit" name="CM2CON__CREF">
         <value caption="Comparator non-inverting input is connected to the internal CVref" name="" value="0x1"/>
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM2CON__EVPOL">
         <value caption="Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output" name="" value="0x3"/>
         <value caption="Comparator interrupt is generated on a high-to-low transition of the comparator output" name="" value="0x2"/>
         <value caption="Comparator interrupt is generated on a low-to-high transition of the comparator output" name="" value="0x1"/>
         <value caption="Comparator interrupt generation is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output bit" name="CM2CON__COUT">
         <value caption="Output of the Comparator is a 1" name="" value="0x1"/>
         <value caption="Output of the Comparator is a 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM2CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1"/>
         <value caption="Output is not inverted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM2CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1"/>
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator ON bit" name="CM2CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1"/>
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output bit" name="CMSTAT__C1OUT">
         <value caption="Output of Comparator 1 is a 1" name="" value="0x1"/>
         <value caption="Output of Comparator 1 is a 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Output bit" name="CMSTAT__C2OUT">
         <value caption="Output of Comparator 2 is a 1" name="" value="0x1"/>
         <value caption="Output of Comparator 2 is a 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="CMSTAT__SIDL">
         <value caption="All Comparator modules are disabled in Idle mode" name="" value="0x1"/>
         <value caption="All Comparator modules continue to operate in the Idle mode" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00000" name="CORE" version="">
      <register-group name="CORE">
         <register caption="" name="zero" offset="0x0" rw="R" size="4"/>
         <register caption="" name="at" offset="0x4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="at"/>
         </register>
         <register caption="" name="v0" offset="0x8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="v0"/>
         </register>
         <register caption="" name="v1" offset="0xc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="v1"/>
         </register>
         <register caption="" name="a0" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a0"/>
         </register>
         <register caption="" name="a1" offset="0x14" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a1"/>
         </register>
         <register caption="" name="a2" offset="0x18" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a2"/>
         </register>
         <register caption="" name="a3" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a3"/>
         </register>
         <register caption="" name="t0" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t0"/>
         </register>
         <register caption="" name="t1" offset="0x24" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t1"/>
         </register>
         <register caption="" name="t2" offset="0x28" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t2"/>
         </register>
         <register caption="" name="t3" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t3"/>
         </register>
         <register caption="" name="t4" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t4"/>
         </register>
         <register caption="" name="t5" offset="0x34" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t5"/>
         </register>
         <register caption="" name="t6" offset="0x38" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t6"/>
         </register>
         <register caption="" name="t7" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t7"/>
         </register>
         <register caption="" name="s0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s0"/>
         </register>
         <register caption="" name="s1" offset="0x44" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s1"/>
         </register>
         <register caption="" name="s2" offset="0x48" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s2"/>
         </register>
         <register caption="" name="s3" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s3"/>
         </register>
         <register caption="" name="s4" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s4"/>
         </register>
         <register caption="" name="s5" offset="0x54" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s5"/>
         </register>
         <register caption="" name="s6" offset="0x58" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s6"/>
         </register>
         <register caption="" name="s7" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s7"/>
         </register>
         <register caption="" name="t8" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t8"/>
         </register>
         <register caption="" name="t9" offset="0x64" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t9"/>
         </register>
         <register caption="" name="k0" offset="0x68" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="k0"/>
         </register>
         <register caption="" name="k1" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="k1"/>
         </register>
         <register caption="" name="gp" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="gp"/>
         </register>
         <register caption="" name="sp" offset="0x74" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="sp"/>
         </register>
         <register caption="" name="fp" offset="0x78" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="fp"/>
         </register>
         <register caption="" name="ra" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ra"/>
         </register>
         <register caption="" name="Index" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="Index"/>
            <bitfield mask="0x80000000" name="P"/>
         </register>
         <register caption="" name="Random" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="Random"/>
         </register>
         <register caption="" name="EntryLo0" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x00000001" name="G"/>
            <bitfield mask="0x00000002" name="V"/>
            <bitfield mask="0x00000004" name="D"/>
            <bitfield mask="0x00000038" name="C"/>
            <bitfield mask="0x03FFFFC0" name="PFN"/>
            <bitfield mask="0x40000000" name="XI"/>
            <bitfield mask="0x80000000" name="RI"/>
         </register>
         <register caption="" name="EntryLo1" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="G"/>
            <bitfield mask="0x00000002" name="V"/>
            <bitfield mask="0x00000004" name="D"/>
            <bitfield mask="0x00000038" name="C"/>
            <bitfield mask="0x03FFFFC0" name="PFN"/>
            <bitfield mask="0x40000000" name="XI"/>
            <bitfield mask="0x80000000" name="RI"/>
         </register>
         <register caption="" name="Context" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x007FFFF8" name="BadVPN2"/>
            <bitfield mask="0xFF800000" name="PTEBase"/>
         </register>
         <register caption="" name="UserLocal" offset="0x94" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="USERLOCAL"/>
         </register>
         <register caption="" name="PageMask" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x1FFFE000" name="Mask"/>
         </register>
         <register caption="" name="PageGrain" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x08000000" name="IEC"/>
            <bitfield mask="0x40000000" name="XIE"/>
            <bitfield mask="0x80000000" name="RIE"/>
         </register>
         <register caption="" name="Wired" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="Wired"/>
         </register>
         <register caption="" name="HWREna" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="Mask"/>
            <bitfield mask="0x20000000" name="ULR"/>
         </register>
         <register caption="" name="BadVAddr" offset="0xa8" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadVAddr"/>
         </register>
         <register caption="" name="BadInstr" offset="0xac" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadInstr"/>
         </register>
         <register caption="" name="BadInstrP" offset="0xb0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadInstrP"/>
         </register>
         <register caption="" name="Count" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Count"/>
         </register>
         <register caption="" name="EntryHi" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="ASID"/>
            <bitfield mask="0xFFFFE000" name="VPN2"/>
         </register>
         <register caption="" name="Compare" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Compare"/>
         </register>
         <register caption="" name="Status" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="IE"/>
            <bitfield mask="0x00000002" name="EXL"/>
            <bitfield mask="0x00000004" name="ERL"/>
            <bitfield mask="0x00000010" name="UM"/>
            <bitfield mask="0x0001FC00" name="IPL"/>
            <bitfield mask="0x00040000" name="IPL7"/>
            <bitfield mask="0x00080000" name="NMI"/>
            <bitfield mask="0x00100000" name="SR"/>
            <bitfield mask="0x00200000" name="TS"/>
            <bitfield mask="0x00400000" name="BEV"/>
            <bitfield mask="0x01000000" name="MX"/>
            <bitfield mask="0x02000000" name="RE"/>
            <bitfield mask="0x04000000" name="FR"/>
            <bitfield mask="0x08000000" name="RP"/>
            <bitfield mask="0x10000000" name="CU0"/>
            <bitfield mask="0x20000000" name="CU1"/>
         </register>
         <register caption="" name="IntCtl" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x000003E0" name="VS"/>
            <bitfield mask="0x00002000" name="USESTK"/>
            <bitfield mask="0x00004000" name="APE"/>
            <bitfield mask="0x00008000" name="CLREXL"/>
            <bitfield mask="0x001F0000" name="STKDEC"/>
            <bitfield mask="0x00200000" name="ICE"/>
            <bitfield mask="0x00400000" name="PF"/>
         </register>
         <register caption="" name="SRSCtl" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CSS"/>
            <bitfield mask="0x000003C0" name="PSS"/>
            <bitfield mask="0x0000F000" name="ESS"/>
            <bitfield mask="0x003C0000" name="EICSS"/>
            <bitfield mask="0x3C000000" name="HSS"/>
         </register>
         <register caption="" name="SRSMap" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SSV0"/>
            <bitfield mask="0x000000F0" name="SSV1"/>
            <bitfield mask="0x00000F00" name="SSV2"/>
            <bitfield mask="0x0000F000" name="SSV3"/>
            <bitfield mask="0x000F0000" name="SSV4"/>
            <bitfield mask="0x00F00000" name="SSV5"/>
            <bitfield mask="0x0F000000" name="SSV6"/>
            <bitfield mask="0xF0000000" name="SSV7"/>
         </register>
         <register caption="" name="View_IPL" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x000003FC" name="IPL"/>
         </register>
         <register caption="" name="SRSMAP2" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SSV8"/>
            <bitfield mask="0x000000F0" name="SSV9"/>
         </register>
         <register caption="" name="GTOffset" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="GTOffset"/>
         </register>
         <register caption="" name="Cause" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000007C" name="ExcCode"/>
            <bitfield mask="0x00000300" name="IP"/>
            <bitfield mask="0x0003FC00" name="RIPL"/>
            <bitfield mask="0x00200000" name="FDCI"/>
            <bitfield mask="0x00400000" name="WP"/>
            <bitfield mask="0x00800000" name="IV"/>
            <bitfield mask="0x01000000" name="AP"/>
            <bitfield mask="0x02000000" name="IC"/>
            <bitfield mask="0x04000000" name="PCI"/>
            <bitfield mask="0x08000000" name="DC"/>
            <bitfield mask="0x30000000" name="CE"/>
            <bitfield mask="0x40000000" name="TI"/>
            <bitfield mask="0x80000000" name="BD"/>
         </register>
         <register caption="" name="View_RIPL" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IP"/>
            <bitfield mask="0x000003FC" name="RIPL"/>
         </register>
         <register caption="" name="NestedExc" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x0000000C" name="NEXL"/>
            <bitfield mask="0x00000030" name="NERL"/>
         </register>
         <register caption="" name="EPC" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="EPC"/>
         </register>
         <register caption="" name="NestedEPC" offset="0xec" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="EPC"/>
         </register>
         <register caption="" name="PRId" offset="0xf0" rw="R" size="4">
            <bitfield mask="0x00000003" name="Patch"/>
            <bitfield mask="0x0000001C" name="MINrev"/>
            <bitfield mask="0x000000E0" name="MAJrev"/>
            <bitfield mask="0x0000FF00" name="PrID"/>
            <bitfield mask="0x00FF0000" name="CoID"/>
         </register>
         <register caption="" name="EBASE" offset="0xf4" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="CPUNum"/>
            <bitfield mask="0x3FFFF000" name="ExBase"/>
         </register>
         <register caption="" name="CDMMBase" offset="0xf8" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="CDMMSize"/>
            <bitfield mask="0x00000200" name="CI"/>
            <bitfield mask="0x00000400" name="EN"/>
            <bitfield mask="0xFFFFF800" name="CDMMUA"/>
         </register>
         <register caption="Configuration Register; CP0 Register 16, Select 0" name="Config" offset="0xfc" rw="RW" size="4">
            <bitfield caption="Kseg0 Coherency Algorithm bits" mask="0x00000007" name="K0" values="Config__K0"/>
            <bitfield caption="MMU Type bits" mask="0x00000380" name="MT" values="Config__MT"/>
            <bitfield caption="Architecture Revision Level bits" mask="0x00001C00" name="AR" values="Config__AR"/>
            <bitfield caption="Architecture Type bits" mask="0x00006000" name="AT" values="Config__AT"/>
            <bitfield caption="Endian Mode bit" mask="0x00008000" name="BE" values="Config__BE"/>
            <bitfield caption="Burst Mode bit" mask="0x00010000" name="BM" values="Config__BM"/>
            <bitfield caption="Merge Mode bits" mask="0x00060000" name="MM" values="Config__MM"/>
            <bitfield caption="Multiply/Divide Unit bit" mask="0x00100000" name="MDU" values="Config__MDU"/>
            <bitfield caption="SimpleBE bit" mask="0x00200000" name="SB" values="Config__SB"/>
            <bitfield caption="User-defined bit" mask="0x00400000" name="UDI" values="Config__UDI"/>
            <bitfield caption="Data Scratch Pad RAM bit" mask="0x00800000" name="DSP" values="Config__DSP"/>
            <bitfield caption="Instruction Scratch Pad RAM bit" mask="0x01000000" name="ISP" values="Config__ISP"/>
            <bitfield mask="0x0E000000" name="KU"/>
            <bitfield mask="0x70000000" name="K23"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="Configuration Register 1; CP0 Register 16, Select 1" name="Config1" offset="0x100" rw="R" size="4">
            <bitfield caption="Floating Point Unit bit" mask="0x00000001" name="FP" values="Config1__FP"/>
            <bitfield caption="EJTAG Present bit" mask="0x00000002" name="EP" values="Config1__EP"/>
            <bitfield caption="Code Compression Implemented bit" mask="0x00000004" name="CA" values="Config1__CA"/>
            <bitfield caption="Watch Register Presence bit" mask="0x00000008" name="WR" values="Config1__WR"/>
            <bitfield caption="Performance Counter bit" mask="0x00000010" name="PC" values="Config1__PC"/>
            <bitfield caption="Data-Cache Associativity bits" mask="0x00000380" name="DA" values="Config1__DA"/>
            <bitfield caption="Data-Cache Line bits" mask="0x00001C00" name="DL" values="Config1__DL"/>
            <bitfield caption="Data-Cache Sets bits" mask="0x0000E000" name="DS" values="Config1__DS"/>
            <bitfield caption="Instruction-Cache Associativity bits" mask="0x00070000" name="IA" values="Config1__IA"/>
            <bitfield caption="Instruction-Cache Line bits" mask="0x00380000" name="IL" values="Config1__IL"/>
            <bitfield caption="Instruction Cache Sets bits" mask="0x01C00000" name="IS" values="Config1__IS"/>
            <bitfield mask="0x7E000000" name="MMUsz"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="Config2" offset="0x104" rw="R" size="4">
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="Configuration Register 3; CP0 Register 16, Select 3" name="Config3" offset="0x108" rw="RW" size="4">
            <bitfield caption="Trace Logic bit" mask="0x00000001" name="TL" values="Config3__TL"/>
            <bitfield caption="Common Device Memory Map bit" mask="0x00000008" name="CDMM" values="Config3__CDMM"/>
            <bitfield caption="Small Page bit" mask="0x00000010" name="SP" values="Config3__SP"/>
            <bitfield caption="Vector Interrupt bit" mask="0x00000020" name="VInt" values="Config3__VInt"/>
            <bitfield caption="External Vector Interrupt Controller bit" mask="0x00000040" name="VEIC" values="Config3__VEIC"/>
            <bitfield caption="Indicates that iFlowtrace hardware is present" mask="0x00000100" name="ITL" values="Config3__ITL"/>
            <bitfield caption="MIPS DSP ASE Presence bit" mask="0x00000400" name="DSPP" values="Config3__DSPP"/>
            <bitfield caption="MIPS DSP ASE Revision 2 Presence bit" mask="0x00000800" name="DSP2P" values="Config3__DSP2P"/>
            <bitfield caption="RIE and XIE Implemented in PageGrain bit" mask="0x00001000" name="RXI" values="Config3__RXI"/>
            <bitfield caption="UserLocal Register Implemented bit" mask="0x00002000" name="ULRI" values="Config3__ULRI"/>
            <bitfield caption="Instruction Set Availability bits" mask="0x0000C000" name="ISA" values="Config3__ISA"/>
            <bitfield caption="ISA on Exception bit" mask="0x00010000" name="ISAONEXC" values="Config3__ISAONEXC"/>
            <bitfield caption="MIPS MCU ASE Implemented bit" mask="0x00020000" name="MCU" values="Config3__MCU"/>
            <bitfield caption="microMIPS Architecture Revision Level bits" mask="0x001C0000" name="MMAR" values="Config3__MMAR"/>
            <bitfield caption="Width of the Status IPL and Cause RIPL bits" mask="0x00600000" name="IPLW" values="Config3__IPLW"/>
            <bitfield mask="0x00800000" name="VZ"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="Config4" offset="0x10c" rw="R" size="4">
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="Configuration Register 5; CP0 Register 16, Select 5" name="Config5" offset="0x110" rw="RW" size="4">
            <bitfield caption="Nested Fault bit" mask="0x00000001" name="NF" values="Config5__NF"/>
            <bitfield mask="0x00000004" name="UFR"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="Configuration Register 7; CP0 Register 16, Select 7" name="Config7" offset="0x114" rw="R" size="4">
            <bitfield mask="0x00040000" name="HCI"/>
            <bitfield caption="Wait IE Ignore bit" mask="0x80000000" name="WII" values="Config7__WII"/>
         </register>
         <register caption="" name="LLAddr" offset="0x118" rw="R" size="4">
            <bitfield mask="0x0FFFFFFF" name="PAddr"/>
         </register>
         <register caption="" name="WatchLo" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0xFFFFFFF8" name="VAddr"/>
         </register>
         <register caption="" name="WatchLo1" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0xFFFFFFF8" name="VAddr"/>
         </register>
         <register caption="" name="WatchLo2" offset="0x124" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0xFFFFFFF8" name="VAddr"/>
         </register>
         <register caption="" name="WatchLo3" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0xFFFFFFF8" name="VAddr"/>
         </register>
         <register caption="" name="WatchHi" offset="0x12c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0x00000FF8" name="Mask"/>
            <bitfield mask="0x00FF0000" name="ASID"/>
            <bitfield mask="0x40000000" name="G"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="WatchHi1" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0x00000FF8" name="Mask"/>
            <bitfield mask="0x00FF0000" name="ASID"/>
            <bitfield mask="0x40000000" name="G"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="WatchHi2" offset="0x134" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0x00000FF8" name="Mask"/>
            <bitfield mask="0x00FF0000" name="ASID"/>
            <bitfield mask="0x40000000" name="G"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="WatchHi3" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W"/>
            <bitfield mask="0x00000002" name="R"/>
            <bitfield mask="0x00000004" name="I"/>
            <bitfield mask="0x00000FF8" name="Mask"/>
            <bitfield mask="0x00FF0000" name="ASID"/>
            <bitfield mask="0x40000000" name="G"/>
            <bitfield mask="0x80000000" name="M"/>
         </register>
         <register caption="" name="Debug" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="DSS"/>
            <bitfield mask="0x00000002" name="DBp"/>
            <bitfield mask="0x00000004" name="DDBL"/>
            <bitfield mask="0x00000008" name="DDBS"/>
            <bitfield mask="0x00000010" name="DIB"/>
            <bitfield mask="0x00000020" name="DINT"/>
            <bitfield mask="0x00000040" name="DIBIMPR"/>
            <bitfield mask="0x00000100" name="SSt"/>
            <bitfield mask="0x00000200" name="NoSST"/>
            <bitfield mask="0x00007C00" name="DExcCode"/>
            <bitfield mask="0x00038000" name="Ver"/>
            <bitfield mask="0x00040000" name="DDBLImpr"/>
            <bitfield mask="0x00080000" name="DDBSImpr"/>
            <bitfield mask="0x00100000" name="IEXI"/>
            <bitfield mask="0x00200000" name="DBusEP"/>
            <bitfield mask="0x01000000" name="IBusEP"/>
            <bitfield mask="0x02000000" name="CountDM"/>
            <bitfield mask="0x04000000" name="Halt"/>
            <bitfield mask="0x08000000" name="Doze"/>
            <bitfield mask="0x10000000" name="LSNM"/>
            <bitfield mask="0x20000000" name="NoDCR"/>
            <bitfield mask="0x40000000" name="DM"/>
            <bitfield mask="0x80000000" name="DBD"/>
         </register>
         <register caption="" name="TraceControl" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="On"/>
            <bitfield mask="0x0000000E" name="Mode"/>
            <bitfield mask="0x00000010" name="G"/>
            <bitfield mask="0x00001FE0" name="ASID"/>
            <bitfield mask="0x001FE000" name="ASID_M"/>
            <bitfield mask="0x00200000" name="U"/>
            <bitfield mask="0x00800000" name="K"/>
            <bitfield mask="0x01000000" name="E"/>
            <bitfield mask="0x02000000" name="D"/>
            <bitfield mask="0x04000000" name="IO"/>
            <bitfield mask="0x08000000" name="TB"/>
            <bitfield mask="0x40000000" name="UT"/>
            <bitfield mask="0x80000000" name="TS"/>
         </register>
         <register caption="" name="TraceControl2" offset="0x144" rw="R" size="4">
            <bitfield mask="0x00000007" name="SyP"/>
            <bitfield mask="0x00000008" name="TBU"/>
            <bitfield mask="0x00000010" name="TBI"/>
            <bitfield mask="0x00000060" name="ValidModes"/>
         </register>
         <register caption="" name="UserTraceData" offset="0x148" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Data"/>
         </register>
         <register caption="" name="TraceBPC" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="IBPOn"/>
            <bitfield mask="0x00008000" name="IE"/>
            <bitfield mask="0x00FF0000" name="DBPOn"/>
            <bitfield mask="0x80000000" name="DE"/>
         </register>
         <register caption="" name="Debug2" offset="0x150" rw="R" size="4">
            <bitfield mask="0x00000001" name="PACO"/>
            <bitfield mask="0x00000002" name="TUP"/>
            <bitfield mask="0x00000004" name="DQ"/>
            <bitfield mask="0x00000008" name="PRM"/>
         </register>
         <register caption="" name="DEPC" offset="0x154" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DEPC"/>
         </register>
         <register caption="" name="UserTraceData2" offset="0x158" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Data"/>
         </register>
         <register caption="" name="PerfCtl0" offset="0x15c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="EXL"/>
            <bitfield mask="0x00000002" name="K"/>
            <bitfield mask="0x00000008" name="U"/>
            <bitfield mask="0x00000010" name="IE"/>
            <bitfield mask="0x00000FE0" name="EVENT"/>
            <bitfield mask="0x0000F000" name="EVENTEXT"/>
            <bitfield mask="0x03000000" name="EC"/>
         </register>
         <register caption="" name="PerfCnt0" offset="0x160" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Counter"/>
         </register>
         <register caption="" name="PerfCtl1" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x00000001" name="EXL"/>
            <bitfield mask="0x00000002" name="K"/>
            <bitfield mask="0x00000008" name="U"/>
            <bitfield mask="0x00000010" name="IE"/>
            <bitfield mask="0x00000FE0" name="EVENT"/>
            <bitfield mask="0x0000F000" name="EVENTEXT"/>
            <bitfield mask="0x03000000" name="EC"/>
         </register>
         <register caption="" name="PerfCnt1" offset="0x168" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Counter"/>
         </register>
         <register caption="" name="ErrCtl" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x20000000" name="WST"/>
         </register>
         <register caption="" name="CacheErr" offset="0x170" rw="R" size="4">
            <bitfield mask="0x000FFFFF" name="Index"/>
            <bitfield mask="0x00300000" name="Way"/>
            <bitfield mask="0x00400000" name="EW"/>
            <bitfield mask="0x00800000" name="SP"/>
            <bitfield mask="0x01000000" name="EF"/>
            <bitfield mask="0x02000000" name="EB"/>
            <bitfield mask="0x04000000" name="EE"/>
            <bitfield mask="0x08000000" name="ES"/>
            <bitfield mask="0x10000000" name="ET"/>
            <bitfield mask="0x20000000" name="ED"/>
            <bitfield mask="0x40000000" name="EC"/>
            <bitfield mask="0x80000000" name="ER"/>
         </register>
         <register caption="" name="TagLo" offset="0x174" rw="RW" size="4">
            <bitfield mask="0x00000020" name="L"/>
            <bitfield mask="0x00000040" name="D"/>
            <bitfield mask="0x00000080" name="V"/>
            <bitfield mask="0xFFFFFC00" name="PA"/>
         </register>
         <register caption="" name="TagLo_RAM" offset="0x178" rw="RW" size="4">
            <bitfield mask="0x0000FC00" name="WSLRU"/>
            <bitfield mask="0x000F0000" name="WSD"/>
         </register>
         <register caption="" name="DataLo" offset="0x17c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="" name="ErrorEPC" offset="0x180" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ErrorEPC"/>
         </register>
         <register caption="" name="DESAVE" offset="0x184" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DESAVE"/>
         </register>
         <register caption="" name="lo" offset="0x188" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow"/>
         </register>
         <register caption="" name="hi" offset="0x18c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh"/>
         </register>
         <register caption="" name="lo1" offset="0x190" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow"/>
         </register>
         <register caption="" name="hi1" offset="0x194" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh"/>
         </register>
         <register caption="" name="lo2" offset="0x198" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow"/>
         </register>
         <register caption="" name="hi2" offset="0x19c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh"/>
         </register>
         <register caption="" name="lo3" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow"/>
         </register>
         <register caption="" name="hi3" offset="0x1a4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh"/>
         </register>
         <register caption="" name="DSPControl" offset="0x1a8" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="POS"/>
            <bitfield mask="0x00001F80" name="SCOUNT"/>
            <bitfield mask="0x00002000" name="C"/>
            <bitfield mask="0x00004000" name="EFI"/>
            <bitfield mask="0x00FF0000" name="OUTFLAG"/>
            <bitfield mask="0x0F000000" name="CCOND"/>
         </register>
         <register caption="" name="f0" offset="0x1ac" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f0"/>
         </register>
         <register caption="" name="f1" offset="0x1b0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f1"/>
         </register>
         <register caption="" name="f2" offset="0x1b4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f2"/>
         </register>
         <register caption="" name="f3" offset="0x1b8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f3"/>
         </register>
         <register caption="" name="f4" offset="0x1bc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f4"/>
         </register>
         <register caption="" name="f5" offset="0x1c0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f5"/>
         </register>
         <register caption="" name="f6" offset="0x1c4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f6"/>
         </register>
         <register caption="" name="f7" offset="0x1c8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f7"/>
         </register>
         <register caption="" name="f8" offset="0x1cc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f8"/>
         </register>
         <register caption="" name="f9" offset="0x1d0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f9"/>
         </register>
         <register caption="" name="f10" offset="0x1d4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f10"/>
         </register>
         <register caption="" name="f11" offset="0x1d8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f11"/>
         </register>
         <register caption="" name="f12" offset="0x1dc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f12"/>
         </register>
         <register caption="" name="f13" offset="0x1e0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f13"/>
         </register>
         <register caption="" name="f14" offset="0x1e4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f14"/>
         </register>
         <register caption="" name="f15" offset="0x1e8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f15"/>
         </register>
         <register caption="" name="f16" offset="0x1ec" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f16"/>
         </register>
         <register caption="" name="f17" offset="0x1f0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f17"/>
         </register>
         <register caption="" name="f18" offset="0x1f4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f18"/>
         </register>
         <register caption="" name="f19" offset="0x1f8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f19"/>
         </register>
         <register caption="" name="f20" offset="0x1fc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f20"/>
         </register>
         <register caption="" name="f21" offset="0x200" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f21"/>
         </register>
         <register caption="" name="f22" offset="0x204" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f22"/>
         </register>
         <register caption="" name="f23" offset="0x208" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f23"/>
         </register>
         <register caption="" name="f24" offset="0x20c" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f24"/>
         </register>
         <register caption="" name="f25" offset="0x210" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f25"/>
         </register>
         <register caption="" name="f26" offset="0x214" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f26"/>
         </register>
         <register caption="" name="f27" offset="0x218" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f27"/>
         </register>
         <register caption="" name="f28" offset="0x21c" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f28"/>
         </register>
         <register caption="" name="f29" offset="0x220" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f29"/>
         </register>
         <register caption="" name="f30" offset="0x224" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f30"/>
         </register>
         <register caption="" name="f31" offset="0x228" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f31"/>
         </register>
         <register caption="Floating Point Implementation Register; CP1 Register 0" name="FIR" offset="0x22c" rw="R" size="4">
            <bitfield mask="0x000000FF" name="Revision"/>
            <bitfield mask="0x0000FF00" name="ProcessorID"/>
            <bitfield caption="Single-precision Floating Point Data bit" mask="0x00010000" name="S" values="FIR__S"/>
            <bitfield caption="Double-precision Floating Point Data bit" mask="0x00020000" name="D" values="FIR__D"/>
            <bitfield caption="Paired Single Floating Point data bit" mask="0x00040000" name="PS" values="FIR__PS"/>
            <bitfield mask="0x00080000" name="MIPS_3D"/>
            <bitfield caption="Word Fixed Point data type bit" mask="0x00100000" name="W" values="FIR__W"/>
            <bitfield caption="Long Fixed Point Data Type bit" mask="0x00200000" name="L" values="FIR__L"/>
            <bitfield caption="64-bit FPU bit" mask="0x00400000" name="F64" values="FIR__F64"/>
            <bitfield caption="IEEE-754-2008 bit" mask="0x00800000" name="Has2008" values="FIR__Has2008"/>
            <bitfield caption="Full Convert Ranges bit" mask="0x01000000" name="FC" values="FIR__FC"/>
            <bitfield caption="User Mode FR Switching Instruction bit" mask="0x10000000" name="UFRP" values="FIR__UFRP"/>
         </register>
         <register caption="Floating Point Condition Codes Register; CP1 Register 25" name="FCCR" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="FCC"/>
         </register>
         <register caption="Floating Point Exceptions Status Register; CP1 Register 26" name="FEXR" offset="0x234" rw="RW" size="4">
            <bitfield mask="0x0000007C" name="FLAGS"/>
            <bitfield mask="0x0003F000" name="CAUSE"/>
         </register>
         <register caption="Floating Point Exceptions and Modes Enable Register; CP1 Register 28" name="FENR" offset="0x238" rw="RW" size="4">
            <bitfield caption="Rounding Mode control bits" mask="0x00000003" name="RM" values="FENR__RM"/>
            <bitfield caption="Flush to Zero control bit" mask="0x00000004" name="FS" values="FENR__FS"/>
            <bitfield mask="0x00000F80" name="ENABLES"/>
         </register>
         <register caption="Floating Point Control and Status Register; CP1 Register 31" name="FCSR" offset="0x23c" rw="RW" size="4">
            <bitfield caption="Rounding Mode control bits" mask="0x00000003" name="RM" values="FCSR__RM"/>
            <bitfield mask="0x0000007C" name="FLAGS"/>
            <bitfield mask="0x00000F80" name="ENABLES"/>
            <bitfield mask="0x0003F000" name="CAUSE"/>
            <bitfield caption="NaN Encoding control bit" mask="0x00040000" name="NAN2008" values="FCSR__NAN2008"/>
            <bitfield caption="Absolute value format control bit" mask="0x00080000" name="ABS2008" values="FCSR__ABS2008"/>
            <bitfield caption="Fused Multiply Add mode control bit" mask="0x00100000" name="MAC2008" values="FCSR__MAC2008"/>
            <bitfield caption="Flush to Nearest Control bit" mask="0x00200000" name="FN" values="FCSR__FN"/>
            <bitfield caption="Flush Override Control bit" mask="0x00400000" name="FO" values="FCSR__FO"/>
            <bitfield mask="0x00800000" name="FCC0"/>
            <bitfield caption="Flush to Zero control bit" mask="0x01000000" name="FS" values="FCSR__FS"/>
            <bitfield mask="0xFE000000" name="FCC"/>
         </register>
         <register caption="" name="KScratch1" offset="0x240" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="KScratch1"/>
         </register>
         <register caption="" name="KScratch2" offset="0x244" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="KScratch2"/>
         </register>
      </register-group>
      <value-group caption="Kseg0 Coherency Algorithm bits" name="Config__K0">
         <value caption="Cacheable, non-coherent, write-back, write allocate" name="" value="0x3"/>
         <value caption="Uncached" name="" value="0x2"/>
         <value caption="Cacheable, non-coherent, write-through, write allocate" name="" value="0x1"/>
         <value caption="Cacheable, non-coherent, write-through, no write allocate" name="" value="0x0"/>
      </value-group>
      <value-group caption="MMU Type bits" name="Config__MT">
         <value caption="M-Class MPU Microprocessor core uses a TLB-based MMU" name="" value="0x1"/>
      </value-group>
      <value-group caption="Architecture Revision Level bits" name="Config__AR">
         <value caption="MIPS32 Release 2" name="" value="0x1"/>
      </value-group>
      <value-group caption="Architecture Type bits" name="Config__AT">
         <value caption="MIPS32" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endian Mode bit" name="Config__BE">
         <value caption="Little-endian" name="" value="0x0"/>
      </value-group>
      <value-group caption="Burst Mode bit" name="Config__BM">
         <value caption="Burst order is sequential" name="" value="0x0"/>
      </value-group>
      <value-group caption="Merge Mode bits" name="Config__MM">
         <value caption="Merging is allowed" name="" value="0x2"/>
      </value-group>
      <value-group caption="Multiply/Divide Unit bit" name="Config__MDU">
         <value caption="Fast, high-performance MDU" name="" value="0x0"/>
      </value-group>
      <value-group caption="SimpleBE bit" name="Config__SB">
         <value caption="Only Simple Byte Enables are allowed on the internal bus interface" name="" value="0x1"/>
      </value-group>
      <value-group caption="User-defined bit" name="Config__UDI">
         <value caption="CorExtend User-Defined Instructions are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Scratch Pad RAM bit" name="Config__DSP">
         <value caption="Data Scratch Pad RAM is not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Instruction Scratch Pad RAM bit" name="Config__ISP">
         <value caption="Instruction Scratch Pad RAM is not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Floating Point Unit bit" name="Config1__FP">
         <value caption="Floating Point Unit is present" name="" value="0x1"/>
      </value-group>
      <value-group caption="EJTAG Present bit" name="Config1__EP">
         <value caption="Core implements EJTAG" name="" value="0x1"/>
      </value-group>
      <value-group caption="Code Compression Implemented bit" name="Config1__CA">
         <value caption="No MIPS16e present" name="" value="0x0"/>
      </value-group>
      <value-group caption="Watch Register Presence bit" name="Config1__WR">
         <value caption="No Watch registers are present" name="" value="0x1"/>
      </value-group>
      <value-group caption="Performance Counter bit" name="Config1__PC">
         <value caption="The processor core contains Performance Counters" name="" value="0x1"/>
      </value-group>
      <value-group caption="Data-Cache Associativity bits" name="Config1__DA">
         <value caption="Contains the 4-way set associativity for the data cache" name="" value="0x3"/>
      </value-group>
      <value-group caption="Data-Cache Line bits" name="Config1__DL">
         <value caption="Contains data cache line size of 16 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Data-Cache Sets bits" name="Config1__DS">
         <value caption="Contains 64 data cache sets per way" name="" value="0x0"/>
      </value-group>
      <value-group caption="Instruction-Cache Associativity bits" name="Config1__IA">
         <value caption="Contains 4-way instruction cache associativity" name="" value="0x3"/>
      </value-group>
      <value-group caption="Instruction-Cache Line bits" name="Config1__IL">
         <value caption="Contains instruction cache line size of 16 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Instruction Cache Sets bits" name="Config1__IS">
         <value caption="Contains 256 instruction cache sets per way" name="" value="0x2"/>
      </value-group>
      <value-group caption="Trace Logic bit" name="Config3__TL">
         <value caption="Trace logic is not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Common Device Memory Map bit" name="Config3__CDMM">
         <value caption="CDMM is implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="Small Page bit" name="Config3__SP">
         <value caption="4 KB page size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Vector Interrupt bit" name="Config3__VInt">
         <value caption="Vector interrupts are implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="External Vector Interrupt Controller bit" name="Config3__VEIC">
         <value caption="Support for an external interrupt controller is implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="Indicates that iFlowtrace hardware is present" name="Config3__ITL">
         <value caption="The iFlowtrace is implemented in the core" name="" value="0x1"/>
      </value-group>
      <value-group caption="MIPS DSP ASE Presence bit" name="Config3__DSPP">
         <value caption="DSP is present" name="" value="0x1"/>
      </value-group>
      <value-group caption="MIPS DSP ASE Revision 2 Presence bit" name="Config3__DSP2P">
         <value caption="DSP Revision 2 is present" name="" value="0x1"/>
      </value-group>
      <value-group caption="RIE and XIE Implemented in PageGrain bit" name="Config3__RXI">
         <value caption="RIE and XIE bits are implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="UserLocal Register Implemented bit" name="Config3__ULRI">
         <value caption="UserLocal Coprocessor 0 register is implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="Instruction Set Availability bits" name="Config3__ISA">
         <value caption="Both MIPS32 and microMIPS are implemented; microMIPS is used when coming out of reset" name="" value="0x3"/>
         <value caption="Both MIPS32 and microMIPS are implemented; MIPS32 ISA used when coming out of reset" name="" value="0x2"/>
      </value-group>
      <value-group caption="ISA on Exception bit" name="Config3__ISAONEXC">
         <value caption="microMIPS is used on entrance to an exception vector" name="" value="0x1"/>
         <value caption="MIPS32 ISA is used on entrance to an exception vector" name="" value="0x0"/>
      </value-group>
      <value-group caption="MIPS MCU ASE Implemented bit" name="Config3__MCU">
         <value caption="MCU ASE is implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="microMIPS Architecture Revision Level bits" name="Config3__MMAR">
         <value caption="Release 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Width of the Status IPL and Cause RIPL bits" name="Config3__IPLW">
         <value caption="IPL and RIPL bits are 8-bits in width" name="" value="0x1"/>
      </value-group>
      <value-group caption="Nested Fault bit" name="Config5__NF">
         <value caption="Nested Fault feature is implemented" name="" value="0x1"/>
      </value-group>
      <value-group caption="Wait IE Ignore bit" name="Config7__WII">
         <value caption="Indicates that this processor will allow an interrupt to unblock a WAIT instruction" name="" value="0x1L"/>
      </value-group>
      <value-group caption="Single-precision Floating Point Data bit" name="FIR__S">
         <value caption="Single-precision floating point data types are implemented" name="" value="0x1"/>
         <value caption="Single-precision floating point data types are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Double-precision Floating Point Data bit" name="FIR__D">
         <value caption="Double-precision floating point data types are implemented" name="" value="0x1"/>
         <value caption="Double-precision floating point data types are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Paired Single Floating Point data bit" name="FIR__PS">
         <value caption="PS floating point is implemented" name="" value="0x1"/>
         <value caption="PS floating point is not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Word Fixed Point data type bit" name="FIR__W">
         <value caption="Word fixed point data types are implemented" name="" value="0x1"/>
         <value caption="Word fixed point data types are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="Long Fixed Point Data Type bit" name="FIR__L">
         <value caption="Long fixed point data types are implemented" name="" value="0x1"/>
         <value caption="Long fixed point data types are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="64-bit FPU bit" name="FIR__F64">
         <value caption="This is a 64-bit FPU" name="" value="0x1"/>
         <value caption="This is not a 64-bit FPU" name="" value="0x0"/>
      </value-group>
      <value-group caption="IEEE-754-2008 bit" name="FIR__Has2008">
         <value caption="MAC2008, ABS2008, NAN2008 bits exist within the FCSR register" name="" value="0x1"/>
         <value caption="MAC2009, ABS2008, and NAN2008 bits do not exist within the FCSR register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Convert Ranges bit" name="FIR__FC">
         <value caption="Full convert ranges are implemented (all numbers can be converted to another type by the FPU)" name="" value="0x1"/>
         <value caption="Full convert ranges are not implemented" name="" value="0x0"/>
      </value-group>
      <value-group caption="User Mode FR Switching Instruction bit" name="FIR__UFRP">
         <value caption="User mode FR switching instructions are supported" name="" value="0x1"/>
         <value caption="User mode FR switching instructions are not supported" name="" value="0x0"/>
      </value-group>
      <value-group caption="Rounding Mode control bits" name="FENR__RM">
         <value caption="Round towards Minus Infinity (-?)" name="" value="0x3"/>
         <value caption="Round towards Plus Infinity (+?)" name="" value="0x2"/>
         <value caption="Round toward Zero (0)" name="" value="0x1"/>
         <value caption="Round to Nearest" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flush to Zero control bit" name="FENR__FS">
         <value caption="Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings." name="" value="0x1"/>
         <value caption="Denormal input operands result in an Unimplemented Operation exception." name="" value="0x0"/>
      </value-group>
      <value-group caption="Rounding Mode control bits" name="FCSR__RM">
         <value caption="Round towards Minus Infinity (-?)" name="" value="0x3"/>
         <value caption="Round towards Plus Infinity (+?)" name="" value="0x2"/>
         <value caption="Round toward Zero (0)" name="" value="0x1"/>
         <value caption="Round to Nearest" name="" value="0x0"/>
      </value-group>
      <value-group caption="NaN Encoding control bit" name="FCSR__NAN2008">
         <value caption="Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0." name="" value="0x1"/>
      </value-group>
      <value-group caption="Absolute value format control bit" name="FCSR__ABS2008">
         <value caption="ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping." name="" value="0x1"/>
      </value-group>
      <value-group caption="Fused Multiply Add mode control bit" name="FCSR__MAC2008">
         <value caption="Unfused multiply-add. Intermediary multiplication results are rounded to the destination format." name="" value="0x0"/>
      </value-group>
      <value-group caption="Flush to Nearest Control bit" name="FCSR__FN">
         <value caption="Final result is rounded to either zero or 2E_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1." name="" value="0x1"/>
         <value caption="Handling of Tiny Result values depends on setting of the FS bit." name="" value="0x0"/>
      </value-group>
      <value-group caption="Flush Override Control bit" name="FCSR__FO">
         <value caption="The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception." name="" value="0x1"/>
         <value caption="Handling of Tiny Result values depends on setting of the FS bit." name="" value="0x0"/>
      </value-group>
      <value-group caption="Flush to Zero control bit" name="FCSR__FS">
         <value caption="Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings." name="" value="0x1"/>
         <value caption="Denormal input operands result in an Unimplemented Operation exception." name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02823" name="CRU" version="2">
      <register-group name="CRU">
         <register caption="Oscillator Control Register" name="OSCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Oscillator Switch Enable bit" mask="0x00000001" name="OSWEN" values="OSCCON__OSWEN"/>
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x00000002" name="SOSCEN" values="OSCCON__SOSCEN"/>
            <bitfield mask="0x00000004" name="UFRCEN"/>
            <bitfield caption="Clock Fail Detect bit" mask="0x00000008" name="CF" values="OSCCON__CF"/>
            <bitfield caption="Sleep Mode Enable bit" mask="0x00000010" name="SLPEN" values="OSCCON__SLPEN"/>
            <bitfield caption="Clock Selection Lock Enable bit" mask="0x00000080" name="CLKLOCK" values="OSCCON__CLKLOCK"/>
            <bitfield caption="New Oscillator Selection bits" mask="0x00000700" name="NOSC" values="OSCCON__NOSC"/>
            <bitfield caption="Current Oscillator Selection bits" mask="0x00007000" name="COSC" values="OSCCON__COSC"/>
            <bitfield caption="Sleep 2-speed Startup Control bit" mask="0x00200000" name="SLP2SPD" values="OSCCON__SLP2SPD"/>
            <bitfield caption="Dream Mode Enable bit" mask="0x00800000" name="DRMEN" values="OSCCON__DRMEN"/>
            <bitfield caption="Internal Fast RC Oscillator Clock Divider bits" mask="0x07000000" name="FRCDIV" values="OSCCON__FRCDIV"/>
         </register>
         <register caption="FRC Tuning Register" name="OSCTUN" offset="0x10" rw="RW" size="4">
            <bitfield caption="FRC Oscillator Tuning bits" mask="0x0000003F" name="TUN" values="OSCTUN__TUN"/>
         </register>
         <register caption="System PLL Control Register" name="SPLLCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="System PLL Frequency Range Selection bits" mask="0x00000007" name="PLLRANGE" values="SPLLCON__PLLRANGE"/>
            <bitfield caption="System PLL Input Clock Source bit" mask="0x00000080" name="PLLICLK" values="SPLLCON__PLLICLK"/>
            <bitfield caption="System PLL Input Clock Divider bits" mask="0x00000700" name="PLLIDIV" values="SPLLCON__PLLIDIV"/>
            <bitfield caption="System PLL Multiplier bits" mask="0x007F0000" name="PLLMULT" values="SPLLCON__PLLMULT"/>
            <bitfield caption="System PLL Output Clock Divider bits" mask="0x07000000" name="PLLODIV" values="SPLLCON__PLLODIV"/>
         </register>
         <register caption="Reset Control Register" name="RCON" offset="0x40" rw="RW" size="4">
            <bitfield caption="Power-on Reset Flag bit" mask="0x00000001" name="POR" values="RCON__POR"/>
            <bitfield caption="Brown-out Reset Flag bit" mask="0x00000002" name="BOR" values="RCON__BOR"/>
            <bitfield caption="Wake From Idle Flag bit" mask="0x00000004" name="IDLE" values="RCON__IDLE"/>
            <bitfield caption="Wake From Sleep Flag bit" mask="0x00000008" name="SLEEP" values="RCON__SLEEP"/>
            <bitfield caption="Watchdog Timer Time-out Flag bit" mask="0x00000010" name="WDTO" values="RCON__WDTO"/>
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x00000020" name="DMTO" values="RCON__DMTO"/>
            <bitfield caption="Software Reset Flag bit" mask="0x00000040" name="SWR" values="RCON__SWR"/>
            <bitfield caption="External Reset (MCLR) Pin Flag bit" mask="0x00000080" name="EXTR" values="RCON__EXTR"/>
            <bitfield caption="Configuration Mismatch Reset Flag bit" mask="0x00000200" name="CMR" values="RCON__CMR"/>
            <bitfield mask="0x00000400" name="DPSLP"/>
            <bitfield mask="0x00010000" name="VBAT"/>
            <bitfield mask="0x00020000" name="VBPOR"/>
            <bitfield mask="0x01000000" name="NVMOEL"/>
            <bitfield mask="0x02000000" name="NVMLTA"/>
            <bitfield caption="Primary/Secondary Configuration Registers Error Flag bit" mask="0x04000000" name="BCFGFAIL" values="RCON__BCFGFAIL"/>
            <bitfield caption="Primary Configuration Registers Error Flag bit" mask="0x08000000" name="BCFGERR" values="RCON__BCFGERR"/>
            <bitfield mask="0x20000000" name="HVDCORE"/>
            <bitfield mask="0x40000000" name="PORCORE"/>
            <bitfield mask="0x80000000" name="PORIO"/>
         </register>
         <register caption="Software Reset Register" name="RSWRST" offset="0x50" rw="W" size="4">
            <bitfield caption="Software Reset Trigger bit" mask="0x00000001" name="SWRST" values="RSWRST__SWRST"/>
         </register>
         <register caption="Non-maskable Interrupt (NMI) Control Register" name="RNMICON" offset="0x60" rw="RW" size="4">
            <bitfield caption="NMI Reset Counter Value bits" mask="0x0000FFFF" name="NMICNT" values="RNMICON__NMICNT"/>
            <bitfield caption="Watchdog Timer Time-out in Sleep Mode Flag bit" mask="0x00010000" name="WDTS" values="RNMICON__WDTS"/>
            <bitfield caption="Clock Fail Detect bit" mask="0x00020000" name="CF" values="RNMICON__CF"/>
            <bitfield mask="0x00040000" name="LVD"/>
            <bitfield caption="General NMI bit" mask="0x00080000" name="GNMI" values="RNMICON__GNMI"/>
            <bitfield caption="Software NMI Trigger" mask="0x00800000" name="SWNMI" values="RNMICON__SWNMI"/>
            <bitfield caption="Watchdog Timer Time-Out Flag bit" mask="0x01000000" name="WDTO" values="RNMICON__WDTO"/>
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x02000000" name="DMTO" values="RNMICON__DMTO"/>
         </register>
         <register caption="Power Control Register" name="PWRCON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Voltage Regulator Stand-by Enable bit" mask="0x00000001" name="VREGS" values="PWRCON__VREGS"/>
            <bitfield mask="0x00000002" name="RETEN"/>
            <bitfield mask="0x00000004" name="SBOREN"/>
            <bitfield mask="0x00000030" name="VRGSLP"/>
            <bitfield mask="0x000000C0" name="VRGRUN"/>
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO1CON" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL"/>
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO1CON__ACTIVE"/>
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO1CON__DIVSWEN"/>
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO1CON__RSLP"/>
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO1CON__OE"/>
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO1CON__SIDL"/>
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO1CON__ON"/>
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO1CON__RODIV"/>
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO2CON" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL"/>
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO2CON__ACTIVE"/>
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO2CON__DIVSWEN"/>
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO2CON__RSLP"/>
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO2CON__OE"/>
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO2CON__SIDL"/>
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO2CON__ON"/>
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO2CON__RODIV"/>
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO3CON" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL"/>
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO3CON__ACTIVE"/>
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO3CON__DIVSWEN"/>
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO3CON__RSLP"/>
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO3CON__OE"/>
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO3CON__SIDL"/>
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO3CON__ON"/>
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO3CON__RODIV"/>
         </register>
         <register caption="Reference Oscillator Control Register (x = 1-4)" name="REFO4CON" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="ROSEL"/>
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO4CON__ACTIVE"/>
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO4CON__DIVSWEN"/>
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO4CON__RSLP"/>
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO4CON__OE"/>
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO4CON__SIDL"/>
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO4CON__ON"/>
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO4CON__RODIV"/>
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO1TRIM" offset="0x90" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO1TRIM__ROTRIM"/>
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO2TRIM" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO2TRIM__ROTRIM"/>
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO3TRIM" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO3TRIM__ROTRIM"/>
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO4TRIM" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO4TRIM__ROTRIM"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB1DIV" offset="0x100" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB1DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB1DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB1DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB2DIV" offset="0x110" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB2DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB2DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB2DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB3DIV" offset="0x120" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB3DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB3DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB3DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB4DIV" offset="0x130" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB4DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB4DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB4DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB5DIV" offset="0x140" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB5DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB5DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB5DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB7DIV" offset="0x160" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB7DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB7DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB7DIV__ON"/>
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB8DIV" offset="0x170" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB8DIV__PBDIV"/>
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB8DIV__PBDIVRDY"/>
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB8DIV__ON"/>
         </register>
         <register caption="Oscillator Slew Control Register" name="SLEWCON" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Clock Switching Slewing Active Status bit" mask="0x00000001" name="BUSY" values="SLEWCON__BUSY"/>
            <bitfield caption="Downward Slew Enable bit" mask="0x00000002" name="DNEN" values="SLEWCON__DNEN"/>
            <bitfield caption="Upward Slew Enable bit" mask="0x00000004" name="UPEN" values="SLEWCON__UPEN"/>
            <bitfield caption="Slew Divisor Steps Control bits" mask="0x00000700" name="SLWDIV" values="SLEWCON__SLWDIV"/>
            <bitfield caption="System Clock Divide Control bits" mask="0x000F0000" name="SYSDIV" values="SLEWCON__SYSDIV"/>
         </register>
         <register caption="Oscillator Clock Status Register" name="CLKSTAT" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="Fast RC Oscillator Ready Status bit" mask="0x00000001" name="FRCRDY" values="CLKSTAT__FRCRDY"/>
            <bitfield mask="0x00000002" name="SPDIVRDY"/>
            <bitfield caption="Primary Oscillator Ready Status bit" mask="0x00000004" name="POSCRDY" values="CLKSTAT__POSCRDY"/>
            <bitfield mask="0x00000008" name="DCORDY"/>
            <bitfield caption="Secondary Oscillator Ready Status bit" mask="0x00000010" name="SOSCRDY" values="CLKSTAT__SOSCRDY"/>
            <bitfield caption="Low-Power RC Oscillator Ready Status bit" mask="0x00000020" name="LPRCRDY" values="CLKSTAT__LPRCRDY"/>
            <bitfield mask="0x00000080" name="SPLLRDY"/>
         </register>
      </register-group>
      <value-group caption="Oscillator Switch Enable bit" name="OSCCON__OSWEN">
         <value caption="Initiate an oscillator switch to selection specified by NOSC bits" name="" value="0x1"/>
         <value caption="Oscillator switch is complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="OSCCON__SOSCEN">
         <value caption="Enable Secondary Oscillator" name="" value="0x1"/>
         <value caption="Disable Secondary Oscillator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="OSCCON__CF">
         <value caption="FSCM has detected a clock failure" name="" value="0x1"/>
         <value caption="No clock failure has been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sleep Mode Enable bit" name="OSCCON__SLPEN">
         <value caption="Device will enter Sleep mode when a WAIT instruction is executed" name="" value="0x1"/>
         <value caption="Device will enter Idle mode when a WAIT instruction is executed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Selection Lock Enable bit" name="OSCCON__CLKLOCK">
         <value caption="Clock and PLL selections are locked" name="" value="0x1"/>
         <value caption="Clock and PLL selections are not locked and may be modified" name="" value="0x0"/>
      </value-group>
      <value-group caption="New Oscillator Selection bits" name="OSCCON__NOSC">
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5"/>
         <value caption="Secondary Oscillator (Sosc)" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2"/>
         <value caption="System PLL (SPLL)" name="" value="0x1"/>
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Current Oscillator Selection bits" name="OSCCON__COSC">
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x7"/>
         <value caption="Back-up Fast RC (BFRC) Oscillator" name="" value="0x6"/>
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5"/>
         <value caption="Secondary Oscillator (Sosc)" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2"/>
         <value caption="System PLL (SPLL)" name="" value="0x1"/>
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sleep 2-speed Startup Control bit" name="OSCCON__SLP2SPD">
         <value caption="Use FRC as SYSCLK until selected clock is ready" name="" value="0x1"/>
         <value caption="Use the selected clock directly" name="" value="0x0"/>
      </value-group>
      <value-group caption="Dream Mode Enable bit" name="OSCCON__DRMEN">
         <value caption="Dream mode is enabled" name="" value="0x1"/>
         <value caption="Dream mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Internal Fast RC Oscillator Clock Divider" name="OSCCON__FRCDIV">
         <value caption="FRC divided by 256" name="OSC_FRC_DIV_256" value="0x7"/>
         <value caption="FRC divided by 64" name="OSC_FRC_DIV_64" value="0x6"/>
         <value caption="FRC divided by 32" name="OSC_FRC_DIV_32" value="0x5"/>
         <value caption="FRC divided by 16" name="OSC_FRC_DIV_16" value="0x4"/>
         <value caption="FRC divided by 8" name="OSC_FRC_DIV_8" value="0x3"/>
         <value caption="FRC divided by 4" name="OSC_FRC_DIV_4" value="0x2"/>
         <value caption="FRC divided by 2" name="OSC_FRC_DIV_2" value="0x1"/>
         <value caption="FRC divided by 1 (default setting)" name="OSC_FRC_DIV_1" value="0x0"/>
      </value-group>
      <value-group caption="FRC Oscillator Tuning bits" name="OSCTUN__TUN">
         <value caption="Center frequency -2%" name="" value="0x20"/>
         <value caption="Center frequency; Oscillator runs at nominal frequency (8 MHz)" name="" value="0x0"/>
         <value caption="Center frequency +2%" name="" value="0x1f"/>
      </value-group>
      <value-group caption="System PLL Frequency Range Selection bits" name="SPLLCON__PLLRANGE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="34-64 MHz" name="" value="0x5"/>
         <value caption="21-42 MHz" name="" value="0x4"/>
         <value caption="13-26 MHz" name="" value="0x3"/>
         <value caption="8-16 MHz" name="" value="0x2"/>
         <value caption="5-10 MHz" name="" value="0x1"/>
         <value caption="Bypass" name="" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Input Clock Source bit" name="SPLLCON__PLLICLK">
         <value caption="FRC is selected as the input to the System PLL" name="" value="0x1"/>
         <value caption="Posc is selected as the input to the System PLL" name="" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Input Clock Divider bits" name="SPLLCON__PLLIDIV">
         <value caption="Divide by 8" name="" value="0x7"/>
         <value caption="Divide by 7" name="" value="0x6"/>
         <value caption="Divide by 6" name="" value="0x5"/>
         <value caption="Divide by 5" name="" value="0x4"/>
         <value caption="Divide by 4" name="" value="0x3"/>
         <value caption="Divide by 3" name="" value="0x2"/>
         <value caption="Divide by 2" name="" value="0x1"/>
         <value caption="Divide by 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Multiplier bits" name="SPLLCON__PLLMULT">
         <value caption="Multiply by 128" name="" value="0x7f"/>
         <value caption="Multiply by 127" name="" value="0x7e"/>
         <value caption="Multiply by 126" name="" value="0x7d"/>
         <value caption="Multiply by 125" name="" value="0x7c"/>
         <value caption="Multiply by 2" name="" value="0x1"/>
         <value caption="Multiply by 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="System PLL Output Clock Divider bits" name="SPLLCON__PLLODIV">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="PLL Divide by 32" name="" value="0x5"/>
         <value caption="PLL Divide by 16" name="" value="0x4"/>
         <value caption="PLL Divide by 8" name="" value="0x3"/>
         <value caption="PLL Divide by 4" name="" value="0x2"/>
         <value caption="PLL Divide by 2" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Power-on Reset Flag bit" name="RCON__POR">
         <value caption="Power-on Reset has occurred" name="" value="0x1"/>
         <value caption="Power-on Reset has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Brown-out Reset Flag bit" name="RCON__BOR">
         <value caption="Brown-out Reset has occurred" name="" value="0x1"/>
         <value caption="Brown-out Reset has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Wake From Idle Flag bit" name="RCON__IDLE">
         <value caption="Device was in Idle mode" name="" value="0x1"/>
         <value caption="Device was not in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Wake From Sleep Flag bit" name="RCON__SLEEP">
         <value caption="Device was in Sleep mode" name="" value="0x1"/>
         <value caption="Device was not in Sleep mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Time-out Flag bit" name="RCON__WDTO">
         <value caption="WDT Time-out has occurred" name="" value="0x1"/>
         <value caption="WDT Time-out has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RCON__DMTO">
         <value caption="A DMT time-out has occurred" name="" value="0x1"/>
         <value caption="A DMT time-out has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Software Reset Flag bit" name="RCON__SWR">
         <value caption="Software Reset was executed" name="" value="0x1"/>
         <value caption="Software Reset was not executed" name="" value="0x0"/>
      </value-group>
      <value-group caption="External Reset (MCLR) Pin Flag bit" name="RCON__EXTR">
         <value caption="Master Clear (pin) Reset has occurred" name="" value="0x1"/>
         <value caption="Master Clear (pin) Reset has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Configuration Mismatch Reset Flag bit" name="RCON__CMR">
         <value caption="A Configuration Mismatch Reset has occurred" name="" value="0x1"/>
         <value caption="A Configuration Mismatch Reset has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Primary/Secondary Configuration Registers Error Flag bit" name="RCON__BCFGFAIL">
         <value caption="An error occurred during a read of the primary and alternate configuration registers" name="" value="0x1"/>
         <value caption="No error occurred during a read of the primary and alternate configuration registers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Primary Configuration Registers Error Flag bit" name="RCON__BCFGERR">
         <value caption="An error occurred during a read of the primary configuration registers" name="" value="0x1"/>
         <value caption="No error occurred during a read of the primary configuration registers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Software Reset Trigger bit" name="RSWRST__SWRST">
         <value caption="Enable software Reset event" name="" value="0x1"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="NMI Reset Counter Value bits" name="RNMICON__NMICNT">
         <value caption="65535 SYSCLK cycles before a device Reset occurs" name="" value="0xffff"/>
         <value caption="1 SYSCLK cycle before a device Reset occurs" name="" value="0x1"/>
         <value caption="No delay between NMI assertion and device Reset event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Time-out in Sleep Mode Flag bit" name="RNMICON__WDTS">
         <value caption="WDT time-out has occurred during Sleep mode and caused a wake-up from sleep" name="" value="0x1"/>
         <value caption="WDT time-out has not occurred during Sleep mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="RNMICON__CF">
         <value caption="FSCM has detected clock failure and caused an NMI" name="" value="0x1"/>
         <value caption="FSCM has not detected clock failure" name="" value="0x0"/>
      </value-group>
      <value-group caption="General NMI bit" name="RNMICON__GNMI">
         <value caption="A general NMI event has been detected or a user-initiated NMI event has occurred" name="" value="0x1"/>
         <value caption="A general NMI event has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Software NMI Trigger" name="RNMICON__SWNMI">
         <value caption="An NMI will be generated" name="" value="0x1"/>
         <value caption="An NMI will not be generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Time-Out Flag bit" name="RNMICON__WDTO">
         <value caption="WDT time-out has occurred and caused a NMI" name="" value="0x1"/>
         <value caption="WDT time-out has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RNMICON__DMTO">
         <value caption="DMT time-out has occurred and caused a NMI" name="" value="0x1"/>
         <value caption="DMT time-out has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Voltage Regulator Stand-by Enable bit" name="PWRCON__VREGS">
         <value caption="Voltage regulator will remain active during Sleep" name="" value="0x1"/>
         <value caption="Voltage regulator will go to Stand-by mode during Sleep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status" name="REFO1CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1"/>
         <value caption="Reference clock request is not active" name="" value="0x0"/>
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO1CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1"/>
         <value caption="Divider switch is complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO1CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1"/>
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO1CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1"/>
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO1CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1"/>
         <value caption="Reference Oscillator module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO1CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1"/>
         <value caption="Reference clock request is not active" name="" value="0x0"/>
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO2CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1"/>
         <value caption="Divider switch is complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO2CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1"/>
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO2CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1"/>
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO2CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1"/>
         <value caption="Reference Oscillator module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO2CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1"/>
         <value caption="Reference clock request is not active" name="" value="0x0"/>
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO3CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1"/>
         <value caption="Divider switch is complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO3CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1"/>
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO3CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1"/>
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO3CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO3CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1"/>
         <value caption="Reference Oscillator module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO3CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ROSEL">
         <value name="Reserved" caption="" value="0xF"/>
         <value name="Reserved" caption="" value="0xE"/>
         <value name="Reserved" caption="" value="0xD"/>
         <value name="Reserved" caption="" value="0xC"/>
         <value name="Reserved" caption="" value="0xB"/>
         <value name="Reserved" caption="" value="0xA"/>
         <value name="BFRC" caption="Internal Backup FRC BFRC" value="0x9"/>
         <value name="REFCLKIx" caption="Reference Clock Input REFCLKIx" value="0x8"/>
         <value name="System PLL output" caption="System PLL Output SPLL" value="0x7"/>
         <value name="Reserved" caption="" value="0x6"/>
         <value name="Sosc" caption="Secondary Oscillator SOSC" value="0x5"/>
         <value name="LPRC" caption="Low Power Oscillator LPRC" value="0x4"/>
         <value name="FRC" caption="Internal Fast Oscillator FRC" value="0x3"/>
         <value name="Posc" caption="Primary Oscillator POSC" value="0x2"/>
         <value name="PBCLK1" caption="Peripheral Clock 1 PBCLK1" value="0x1"/>
         <value name="SYSCLK" caption="System clock SYSCLK" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1"/>
         <value caption="Reference clock request is not active" name="" value="0x0"/>
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO4CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1"/>
         <value caption="Divider switch is complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO4CON__RSLP">
         <value caption="Reference Oscillator module output continues to run in Sleep" name="" value="0x1"/>
         <value caption="Reference Oscillator module output is disabled in Sleep" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO4CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1"/>
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO4CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Enable bit" name="REFO4CON__ON">
         <value caption="Reference Oscillator module is enabled" name="" value="0x1"/>
         <value caption="Reference Oscillator module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO4CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO1TRIM__ROTRIM">
      <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff"/>
      <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe"/>
      <value caption="256/512 divisor added to RODIV value" name="" value="0x100"/>
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2"/>
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1"/>
         <value caption="0 divisor added to RODIV value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO2TRIM__ROTRIM">
      <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff"/>
      <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe"/>
      <value caption="256/512 divisor added to RODIV value" name="" value="0x100"/>
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2"/>
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1"/>
         <value caption="0 divisor added to RODIV value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO3TRIM__ROTRIM">
      <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff"/>
      <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe"/>
      <value caption="256/512 divisor added to RODIV value" name="" value="0x100"/>
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2"/>
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1"/>
         <value caption="0 divisor added to RODIV value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO4TRIM__ROTRIM">
      <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff"/>
      <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe"/>
      <value caption="256/512 divisor added to RODIV value" name="" value="0x100"/>
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2"/>
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1"/>
         <value caption="0 divisor added to RODIV value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB1DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB1DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB1DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB2DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB2DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB2DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB3DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB3DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB3DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB4DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB4DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB4DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB5DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB5DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB5DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB7DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB7DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB7DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB8DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f"/>
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e"/>
         <value caption="PBCLKx is SYSCLK divided by 4" name="" value="0x3"/>
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2"/>
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x  7)" name="" value="0x1"/>
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB8DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1"/>
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0"/>
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB8DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1"/>
         <value caption="Output clock is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Switching Slewing Active Status bit" name="SLEWCON__BUSY">
         <value caption="Clock frequency is being actively slewed to the new frequency" name="" value="0x1"/>
         <value caption="Clock switch has reached its final value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Downward Slew Enable bit" name="SLEWCON__DNEN">
         <value caption="Slewing enabled for switching to a lower frequency" name="" value="0x1"/>
         <value caption="Slewing disabled for switching to a lower frequency" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upward Slew Enable bit" name="SLEWCON__UPEN">
         <value caption="Slewing enabled for switching to a higher frequency" name="" value="0x1"/>
         <value caption="Slewing disabled for switching to a higher frequency" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slew Divisor Steps Control bits" name="SLEWCON__SLWDIV">
         <value caption="Steps are divide by 128" name="" value="0x7"/>
         <value caption="Steps are divide by 64" name="" value="0x6"/>
         <value caption="Steps are divide by 32" name="" value="0x5"/>
         <value caption="Steps are divide by 16" name="" value="0x4"/>
         <value caption="Steps are divide by 8" name="" value="0x3"/>
         <value caption="Steps are divide by 4" name="" value="0x2"/>
         <value caption="Steps are divide by 2" name="" value="0x1"/>
         <value caption="No divisor is used during slewing" name="" value="0x0"/>
      </value-group>
      <value-group caption="System Clock Divide Control bits" name="SLEWCON__SYSDIV">
         <value caption="SYSCLK is divided by 16" name="" value="0xf"/>
         <value caption="SYSCLK is divided by 15" name="" value="0xe"/>
         <value caption="SYSCLK is divided by 3" name="" value="0x2"/>
         <value caption="SYSCLK is divided by 2" name="" value="0x1"/>
         <value caption="SYSCLK is not divided" name="" value="0x0"/>
      </value-group>
      <value-group caption="Fast RC Oscillator Ready Status bit" name="CLKSTAT__FRCRDY">
         <value caption="FRC is stable and ready" name="" value="0x1"/>
         <value caption="FRC is disabled for not operating" name="" value="0x0"/>
      </value-group>
      <value-group caption="Primary Oscillator Ready Status bit" name="CLKSTAT__POSCRDY">
         <value caption="Posc is stable and ready" name="" value="0x1"/>
         <value caption="Posc is disabled or not operating" name="" value="0x0"/>
      </value-group>
      <value-group caption="Secondary Oscillator Ready Status bit" name="CLKSTAT__SOSCRDY">
         <value caption="Sosc is stable and ready" name="" value="0x1"/>
         <value caption="Sosc is disabled or not operating" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low-Power RC Oscillator Ready Status bit" name="CLKSTAT__LPRCRDY">
         <value caption="LPRC is stable and ready" name="" value="0x1"/>
         <value caption="LPRC is disabled or not operating" name="" value="0x0"/>
      </value-group>
      <value-group caption="Divided System PLL Ready Status bit" name="CLKSTAT__DIVSPLLRDY">
         <value caption="Divided System PLL is ready" name="" value="0x2"/>
         <value caption="Divided System PLL is not ready" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00800" name="CVR" version="1">
      <register-group name="CVR">
         <register caption="Comparator Voltage Reference Control Register" name="CVRCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CVR"/>
            <bitfield caption="CVref Source Selection bit" mask="0x00000010" name="CVRSS" values="CVRCON__CVRSS"/>
            <bitfield caption="CVref Range Selection bit" mask="0x00000020" name="CVRR" values="CVRCON__CVRR"/>
            <bitfield caption="CVrefout Enable bit" mask="0x00000040" name="CVROE" values="CVRCON__CVROE"/>
            <bitfield mask="0x00000300" name="BGSEL"/>
            <bitfield mask="0x00000400" name="VREFSEL"/>
            <bitfield caption="Comparator Voltage Reference On bit" mask="0x00008000" name="ON" values="CVRCON__ON"/>
         </register>
      </register-group>
      <value-group caption="CVref Source Selection bit" name="CVRCON__CVRSS">
         <value caption="Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)" name="" value="0x1"/>
         <value caption="Comparator voltage reference source, CVRSRC = AVDD - AVSS" name="" value="0x0"/>
      </value-group>
      <value-group caption="CVref Range Selection bit" name="CVRCON__CVRR">
         <value caption="0 to 0.67 CVrsrc" name="" value="0x1"/>
         <value caption="0.25 CVrsrc to 0.75 CVrsrc" name="" value="0x0"/>
      </value-group>
      <value-group caption="CVrefout Enable bit" name="CVRCON__CVROE">
         <value caption="Voltage level is output on CVrefout pin" name="" value="0x1"/>
         <value caption="Voltage level is disconnected from CVrefout pin" name="" value="0x0"/>
      </value-group>
      <value-group caption="Comparator Voltage Reference On bit" name="CVRCON__ON">
         <value caption="Module is enabled. Setting this bit does not affect other bits in the register." name="" value="0x1"/>
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in the register." name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01500" name="DMAC" version="2">
      <register-group name="DMAC">
         <register caption="DMA Controller Control Register" name="DMACON" offset="0x0" rw="RW" size="4">
            <bitfield caption="DMA Module Busy bit" mask="0x00000800" name="DMABUSY" values="DMACON__DMABUSY"/>
            <bitfield caption="DMA Suspend bit" mask="0x00001000" name="SUSPEND" values="DMACON__SUSPEND"/>
            <bitfield caption="DMA On bit" mask="0x00010000" name="ON" values="DMACON__ON"/>
         </register>
         <register caption="DMA Status Register" name="DMASTAT" offset="0x10" rw="R" size="4">
            <bitfield mask="0x00000007" name="DMACH"/>
            <bitfield caption="Read/Write Status bit" mask="0x80000000" name="RDWR" values="DMASTAT__RDWR"/>
         </register>
         <register caption="DMA Address Register" name="DMAADDR" offset="0x20" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="DMA CRC Control Register" name="DCRCCON" offset="0x30" rw="RW" size="4">
            <bitfield caption="CRC Channel Select bits" mask="0x00000007" name="CRCCH" values="DCRCCON__CRCCH"/>
            <bitfield caption="CRC Type Selection bit" mask="0x00000020" name="CRCTYP" values="DCRCCON__CRCTYP"/>
            <bitfield caption="CRC Append Mode bit" mask="0x00000040" name="CRCAPP" values="DCRCCON__CRCAPP"/>
            <bitfield caption="CRC Enable bit" mask="0x00000080" name="CRCEN" values="DCRCCON__CRCEN"/>
            <bitfield caption="Polynomial Length bits" mask="0x00001F00" name="PLEN" values="DCRCCON__PLEN"/>
            <bitfield caption="CRC Bit Order Selection bit" mask="0x01000000" name="BITO" values="DCRCCON__BITO"/>
            <bitfield caption="CRC Write Byte Order Selection bit" mask="0x08000000" name="WBO" values="DCRCCON__WBO"/>
            <bitfield caption="CRC Byte Order Selection bits" mask="0x30000000" name="BYTO" values="DCRCCON__BYTO"/>
         </register>
         <register caption="DMA CRC Data Register" name="DCRCDATA" offset="0x40" rw="RW" size="4">
            <bitfield caption="CRC Data Register bits" mask="0xFFFFFFFF" name="DCRCDATA" values="DCRCDATA__DCRCDATA"/>
         </register>
         <register caption="DMA CRCXOR Enable Register" name="DCRCXOR" offset="0x50" rw="RW" size="4">
            <bitfield caption="CRC XOR Register bits" mask="0xFFFFFFFF" name="DCRCXOR" values="DCRCXOR__DCRCXOR"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH0CON" offset="0x60" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH0CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH0CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH0CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH0CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH0CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH0CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH0CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH0CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH0CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH0CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH1CON" offset="0x120" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH1CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH1CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH1CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH1CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH1CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH1CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH1CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH1CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH1CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH1CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH2CON" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH2CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH2CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH2CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH2CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH2CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH2CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH2CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH2CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH2CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH2CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH3CON" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH3CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH3CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH3CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH3CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH3CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH3CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH3CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH3CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH3CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH3CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH4CON" offset="0x360" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH4CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH4CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH4CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH4CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH4CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH4CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH4CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH4CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH4CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH4CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH5CON" offset="0x420" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH5CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH5CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH5CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH5CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH5CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH5CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH5CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH5CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH5CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH5CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH6CON" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH6CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH6CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH6CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH6CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH6CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH6CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH6CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH6CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH6CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH6CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Control Register" name="DCH7CON" offset="0x5a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH7CON__CHPRI"/>
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH7CON__CHEDET"/>
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH7CON__CHAEN"/>
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH7CON__CHCHN"/>
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH7CON__CHAED"/>
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH7CON__CHEN"/>
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH7CON__CHCHNS"/>
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH7CON__CHPATLEN"/>
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH7CON__CHPIGNEN"/>
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH7CON__CHBUSY"/>
            <bitfield mask="0xFF000000" name="CHPIGN"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH0ECON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH0ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH0ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH0ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH0ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH0ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH0ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH0ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH1ECON" offset="0x130" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH1ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH1ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH1ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH1ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH1ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH1ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH1ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH2ECON" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH2ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH2ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH2ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH2ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH2ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH2ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH2ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH3ECON" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH3ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH3ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH3ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH3ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH3ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH3ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH3ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH4ECON" offset="0x370" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH4ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH4ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH4ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH4ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH4ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH4ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH4ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH5ECON" offset="0x430" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH5ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH5ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH5ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH5ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH5ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH5ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH5ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH6ECON" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH6ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH6ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH6ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH6ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH6ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH6ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH6ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH7ECON" offset="0x5b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH7ECON__AIRQEN"/>
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH7ECON__SIRQEN"/>
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH7ECON__PATEN"/>
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH7ECON__CABORT"/>
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH7ECON__CFORCE"/>
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH7ECON__CHSIRQ"/>
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH7ECON__CHAIRQ"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH0INT" offset="0x80" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH0INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH0INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH0INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH0INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH0INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH0INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH0INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH0INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH0INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH0INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH0INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH0INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH0INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH0INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH0INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH0INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH1INT" offset="0x140" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH1INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH1INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH1INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH1INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH1INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH1INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH1INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH1INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH1INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH1INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH1INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH1INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH1INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH1INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH1INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH1INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH2INT" offset="0x200" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH2INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH2INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH2INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH2INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH2INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH2INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH2INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH2INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH2INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH2INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH2INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH2INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH2INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH2INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH2INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH2INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH3INT" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH3INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH3INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH3INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH3INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH3INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH3INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH3INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH3INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH3INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH3INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH3INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH3INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH3INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH3INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH3INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH3INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH4INT" offset="0x380" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH4INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH4INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH4INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH4INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH4INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH4INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH4INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH4INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH4INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH4INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH4INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH4INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH4INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH4INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH4INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH4INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH5INT" offset="0x440" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH5INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH5INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH5INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH5INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH5INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH5INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH5INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH5INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH5INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH5INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH5INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH5INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH5INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH5INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH5INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH5INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH6INT" offset="0x500" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH6INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH6INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH6INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH6INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH6INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH6INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH6INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH6INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH6INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH6INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH6INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH6INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH6INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH6INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH6INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH6INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH7INT" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH7INT__CHERIF"/>
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH7INT__CHTAIF"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH7INT__CHCCIF"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH7INT__CHBCIF"/>
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH7INT__CHDHIF"/>
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH7INT__CHDDIF"/>
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH7INT__CHSHIF"/>
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH7INT__CHSDIF"/>
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH7INT__CHERIE"/>
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH7INT__CHTAIE"/>
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH7INT__CHCCIE"/>
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH7INT__CHBCIE"/>
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH7INT__CHDHIE"/>
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH7INT__CHDDIE"/>
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH7INT__CHSHIE"/>
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH7INT__CHSDIE"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH0SSA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH1SSA" offset="0x150" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH2SSA" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH3SSA" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH4SSA" offset="0x390" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH5SSA" offset="0x450" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH6SSA" offset="0x510" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH7SSA" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH0DSA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH1DSA" offset="0x160" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH2DSA" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH3DSA" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH4DSA" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH5DSA" offset="0x460" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH6DSA" offset="0x520" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH7DSA" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH0SSIZ" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH0SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH1SSIZ" offset="0x170" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH1SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH2SSIZ" offset="0x230" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH2SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH3SSIZ" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH3SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH4SSIZ" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH4SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH5SSIZ" offset="0x470" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH5SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH6SSIZ" offset="0x530" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH6SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH7SSIZ" offset="0x5f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH7SSIZ__CHSSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH0DSIZ" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH0DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH1DSIZ" offset="0x180" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH1DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH2DSIZ" offset="0x240" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH2DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH3DSIZ" offset="0x300" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH3DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH4DSIZ" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH4DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH5DSIZ" offset="0x480" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH5DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH6DSIZ" offset="0x540" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH6DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH7DSIZ" offset="0x600" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH7DSIZ__CHDSIZ"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH0SPTR" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH0SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH1SPTR" offset="0x190" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH1SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH2SPTR" offset="0x250" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH2SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH3SPTR" offset="0x310" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH3SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH4SPTR" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH4SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH5SPTR" offset="0x490" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH5SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH6SPTR" offset="0x550" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH6SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH7SPTR" offset="0x610" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH7SPTR__CHSPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH0DPTR" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH0DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH1DPTR" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH1DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH2DPTR" offset="0x260" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH2DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH3DPTR" offset="0x320" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH3DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH4DPTR" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH4DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH5DPTR" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH5DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH6DPTR" offset="0x560" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH6DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH7DPTR" offset="0x620" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH7DPTR__CHDPTR"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH0CSIZ" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH0CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH1CSIZ" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH1CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH2CSIZ" offset="0x270" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH2CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH3CSIZ" offset="0x330" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH3CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH4CSIZ" offset="0x3f0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH4CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH5CSIZ" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH5CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH6CSIZ" offset="0x570" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH6CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH7CSIZ" offset="0x630" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH7CSIZ__CHCSIZ"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH0CPTR" offset="0x100" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH0CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH1CPTR" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH1CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH2CPTR" offset="0x280" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH2CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH3CPTR" offset="0x340" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH3CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH4CPTR" offset="0x400" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH4CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH5CPTR" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH5CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH6CPTR" offset="0x580" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH6CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH7CPTR" offset="0x640" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH7CPTR__CHCPTR"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH0DAT" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH1DAT" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH2DAT" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH3DAT" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH4DAT" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH5DAT" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH6DAT" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH7DAT" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT"/>
         </register>
      </register-group>
      <value-group caption="DMA Module Busy bit" name="DMACON__DMABUSY">
         <value caption="DMA module is active and is transferring data" name="" value="0x1"/>
         <value caption="DMA module is disabled and not actively transferring data" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Suspend bit" name="DMACON__SUSPEND">
         <value caption="DMA transfers are suspended to allow CPU uninterrupted access to data bus" name="" value="0x1"/>
         <value caption="DMA operates normally" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA On bit" name="DMACON__ON">
         <value caption="DMA module is enabled" name="" value="0x0"/>
         <value caption="DMA module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Status bit" name="DMASTAT__RDWR">
         <value caption="Last DMA bus access when an error was detected was a read" name="" value="0x1L"/>
         <value caption="Last DMA bus access when an error was detected was a write" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Channel Select bits" name="DCRCCON__CRCCH">
         <value caption="CRC is assigned to Channel 7" name="" value="0x7"/>
         <value caption="CRC is assigned to Channel 6" name="" value="0x6"/>
         <value caption="CRC is assigned to Channel 5" name="" value="0x5"/>
         <value caption="CRC is assigned to Channel 4" name="" value="0x4"/>
         <value caption="CRC is assigned to Channel 3" name="" value="0x3"/>
         <value caption="CRC is assigned to Channel 2" name="" value="0x2"/>
         <value caption="CRC is assigned to Channel 1" name="" value="0x1"/>
         <value caption="CRC is assigned to Channel 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Type Selection bit" name="DCRCCON__CRCTYP">
         <value caption="The CRC module will calculate an IP header checksum" name="" value="0x1"/>
         <value caption="The CRC module will calculate a LFSR CRC" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Append Mode bit" name="DCRCCON__CRCAPP">
         <value caption="The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA" name="" value="0x1"/>
         <value caption="The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Enable bit" name="DCRCCON__CRCEN">
         <value caption="CRC module is enabled and channel transfers are routed through the CRC module" name="" value="0x1"/>
         <value caption="CRC module is disabled and channel transfers proceed normally" name="" value="0x0"/>
      </value-group>
      <value-group caption="Polynomial Length bits" name="DCRCCON__PLEN">
         <value caption="1 (CRC module is in IP Header mode)These bits are unused." name=""/>
         <value caption="0 (CRC module is in LFSR mode) Denotes the length of the polynomial minus 1." name=""/>
      </value-group>
      <value-group caption="CRC Bit Order Selection bit" name="DCRCCON__BITO">
         <value caption="(When CRCTYP (ie" name="" value="0x1"/>
         <value caption="(When CRCTYP (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Write Byte Order Selection bit" name="DCRCCON__WBO">
         <value caption="Source data is written to the destination re-ordered as defined by BYTO" name="" value="0x1"/>
         <value caption="Source data is written to the destination unaltered" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Byte Order Selection bits" name="DCRCCON__BYTO">
         <value caption="Endian byte swap on half-word boundaries (i.e." name="" value="0x3"/>
         <value caption="Swap half-words on word boundaries (i.e." name="" value="0x2"/>
         <value caption="Endian byte swap on word boundaries (i.e." name="" value="0x1"/>
         <value caption="No swapping (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Data Register bits" name="DCRCDATA__DCRCDATA">
         <value caption="1 (CRC module is in IP Header mode) Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always 0. Data written to this register is converted and read back in 1s complement form" name=""/>
         <value caption="0 (CRC module is in LFSR mode) Bits greater than PLEN will return 0 on any read." name=""/>
      </value-group>
      <value-group caption="CRC XOR Register bits" name="DCRCXOR__DCRCXOR">
         <value caption="(When CRCTYP (i.e." name="" value="0x1"/>
         <value caption="(When CRCTYP (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH0CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH0CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH0CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH0CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH0CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH0CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH0CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH0CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH0CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH0CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH1CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH1CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH1CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH1CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH1CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH1CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH1CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH1CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH1CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH1CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH2CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH2CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH2CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH2CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH2CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH2CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH2CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH2CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH2CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH2CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH3CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH3CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH3CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH3CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH3CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH3CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH3CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH3CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH3CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH3CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH4CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH4CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH4CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH4CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH4CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH4CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH4CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH4CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH4CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH4CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH5CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH5CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH5CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH5CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH5CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH5CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH5CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH5CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH5CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH5CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH6CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH6CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH6CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH6CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH6CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH6CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH6CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH6CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH6CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH6CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH7CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3"/>
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2"/>
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1"/>
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0"/>
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH7CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1"/>
         <value caption="No events have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH7CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1"/>
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH7CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1"/>
         <value caption="Do not allow channel to be chained" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH7CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1"/>
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH7CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1"/>
         <value caption="Channel is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH7CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1"/>
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH7CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1"/>
         <value caption="1 byte length" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH7CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1"/>
         <value caption="Disable this feature" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH7CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1"/>
         <value caption="Channel is inactive or has been disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH0ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH0ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH0ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH0ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH0ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH0ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH0ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH1ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH1ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH1ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH1ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH1ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH1ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH1ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH2ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH2ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH2ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH2ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH2ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH2ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH2ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH3ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH3ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH3ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH3ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH3ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH3ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH3ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH4ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH4ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH4ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH4ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH4ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH4ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH4ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH5ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH5ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH5ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH5ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH5ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH5ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH5ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH6ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH6ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH6ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH6ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH6ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH6ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH6ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH7ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH7ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1"/>
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH7ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1"/>
         <value caption="Pattern match is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH7ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH7ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1"/>
         <value caption="This bit always reads 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH7ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff"/>
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1"/>
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH7ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff"/>
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1"/>
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH0INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH0INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH0INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH0INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH0INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH0INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH0INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH0INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH0INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH0INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH0INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH0INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH0INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH0INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH0INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH0INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH1INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH1INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH1INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH1INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH1INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH1INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH1INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH1INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH1INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH1INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH1INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH1INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH1INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH1INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH1INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH1INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH2INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH2INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH2INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH2INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH2INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH2INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH2INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH2INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH2INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH2INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH2INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH2INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH2INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH2INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH2INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH2INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH3INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH3INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH3INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH3INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH3INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH3INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH3INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH3INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH3INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH3INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH3INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH3INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH3INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH3INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH3INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH3INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH4INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH4INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH4INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH4INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH4INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH4INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH4INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH4INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH4INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH4INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH4INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH4INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH4INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH4INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH4INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH4INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH5INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH5INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH5INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH5INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH5INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH5INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH5INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH5INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH5INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH5INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH5INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH5INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH5INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH5INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH5INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH5INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH6INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH6INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH6INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH6INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH6INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH6INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH6INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH6INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH6INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH6INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH6INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH6INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH6INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH6INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH6INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH6INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH7INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH7INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH7INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH7INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH7INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH7INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH7INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH7INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1"/>
         <value caption="No interrupt is pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH7INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH7INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH7INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH7INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH7INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH7INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH7INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH7INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH0SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH1SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH2SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH3SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH4SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH5SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH6SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH7SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2"/>
         <value caption="1 byte source size" name="" value="0x1"/>
         <value caption="65536 byte source size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH0DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH1DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH2DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH3DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH4DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH5DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH6DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH7DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2"/>
         <value caption="1 byte destination size" name="" value="0x1"/>
         <value caption="65536 byte destination size" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH0SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH1SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH2SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH3SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH4SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH5SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH6SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH7SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the source" name="" value="0x1"/>
         <value caption="Points to byte 0 of the source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH0DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH1DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH2DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH3DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH4DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH5DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH6DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH7DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff"/>
         <value caption="Points to byte 1 of the destination" name="" value="0x1"/>
         <value caption="Points to byte 0 of the destination" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH0CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH1CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH2CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH3CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH4CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH5CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH6CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH7CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff"/>
         <value caption="2 bytes transferred on an event" name="" value="0x2"/>
         <value caption="1 byte transferred on an event" name="" value="0x1"/>
         <value caption="65536 bytes transferred on an event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH0CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH1CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH2CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH3CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH4CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH5CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH6CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH7CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff"/>
         <value caption="1 byte has been transferred since the last event" name="" value="0x1"/>
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01520" name="DMT" version="1">
      <register-group name="DMT">
         <register caption="Deadman Timer Control Register" name="DMTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Deadman Timer Module Enable bit" mask="0x00008000" name="ON" values="DMTCON__ON"/>
         </register>
         <register caption="Deadman Timer Preclear Register" name="DMTPRECLR" offset="0x10" rw="RW" size="4">
            <bitfield caption="Preclear Enable bits" mask="0x0000FF00" name="STEP1" values="DMTPRECLR__STEP1"/>
         </register>
         <register caption="Deadman Timer Clear Register" name="DMTCLR" offset="0x20" rw="RW" size="4">
            <bitfield caption="Clear Timer bits" mask="0x000000FF" name="STEP2" values="DMTCLR__STEP2"/>
         </register>
         <register caption="Deadman Timer Status Register" name="DMTSTAT" offset="0x30" rw="R" size="4">
            <bitfield caption="Deadman Timer Clear Window bit" mask="0x00000001" name="WINOPN" values="DMTSTAT__WINOPN"/>
            <bitfield caption="Deadman Timer Event bit" mask="0x00000020" name="DMTEVENT" values="DMTSTAT__DMTEVENT"/>
            <bitfield mask="0x000000C0" name="BAD"/>
         </register>
         <register caption="Deadman Timer Count Register" name="DMTCNT" offset="0x40" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="COUNTER"/>
         </register>
         <register caption="Post Status Configure DMT Count Status Register" name="DMTPSCNT" offset="0x60" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSCNT"/>
         </register>
         <register caption="Post Status Configure DMT Interval Status Register" name="DMTPSINTV" offset="0x70" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSINTV"/>
         </register>
      </register-group>
      <value-group caption="Deadman Timer Module Enable bit" name="DMTCON__ON">
         <value caption="Deadman Timer module is enabled" name="" value="0x1"/>
         <value caption="Deadman Timer module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Preclear Enable bits" name="DMTPRECLR__STEP1">
         <value caption="Enables the Deadman Timer Preclear (Step 1)" name="" value="0x40"/>
      </value-group>
      <value-group caption="Clear Timer bits" name="DMTCLR__STEP2">
         <value caption="Clears STEP1" name="" value="0x8"/>
      </value-group>
      <value-group caption="Deadman Timer Clear Window bit" name="DMTSTAT__WINOPN">
         <value caption="Deadman timer clear window is open" name="" value="0x1"/>
         <value caption="Deadman timer clear window is not open" name="" value="0x0"/>
      </value-group>
      <value-group caption="Deadman Timer Event bit" name="DMTSTAT__DMTEVENT">
         <value caption="Deadman timer event was detected (counter expired or bad STEP1 or STEP2 value was entered prior to counter increment)" name="" value="0x1"/>
         <value caption="Deadman timer even was not detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Bad STEP2 Value Detect bit" name="DMTSTAT__BAD2">
         <value caption="Incorrect STEP2 value was detected" name="" value="0x40"/>
         <value caption="Incorrect STEP2 value was not detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Bad STEP1 Value Detect bit" name="DMTSTAT__BAD1">
         <value caption="Incorrect STEP1 value or out of sequence write to STEP2 was detected" name="" value="0x80"/>
         <value caption="Incorrect STEP1 value was not detected" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00109" name="EBI" version="1">
      <register-group name="EBI">
         <register caption="External Bus Interface Chip Select Register" name="EBICS0" offset="0x0" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Registe" name="EBICS1" offset="0x4" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Registe" name="EBICS2" offset="0x8" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Chip Select Registe" name="EBICS3" offset="0xc" rw="RW" size="4">
            <bitfield caption="Base Address for Device bits" mask="0xFFFF0000" name="CSADDR"/>
         </register>
         <register caption="External Bus Interface Address Mask Registe" name="EBIMSK0" offset="0x40" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK0__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK0__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK0__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Registe" name="EBIMSK1" offset="0x44" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK1__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK1__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK1__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Registe" name="EBIMSK2" offset="0x48" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK2__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK2__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK2__REGSEL"/>
         </register>
         <register caption="External Bus Interface Address Mask Registe" name="EBIMSK3" offset="0x4c" rw="RW" size="4">
            <bitfield caption="Select Memory Size for Chip Select 'x' bits" mask="0x0000001F" name="MEMSIZE" values="EBIMSK3__MEMSIZE"/>
            <bitfield caption="Select Memory Type for Chip Select 'x' bits" mask="0x000000E0" name="MEMTYPE" values="EBIMSK3__MEMTYPE"/>
            <bitfield caption="Timing Register Set for Chip Select 'x' bits" mask="0x00000700" name="REGSEL" values="EBIMSK3__REGSEL"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Registe" name="EBISMT0" offset="0x80" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT0__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT0__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT0__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Registe" name="EBISMT1" offset="0x84" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT1__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT1__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT1__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Static Memory Timing Registe" name="EBISMT2" offset="0x88" rw="RW" size="4">
            <bitfield caption="Read Cycle Time bits" mask="0x0000003F" name="TRC"/>
            <bitfield caption="Write Address Setup Time bits" mask="0x000000C0" name="TAS"/>
            <bitfield caption="Write Address/Data Hold Time bits" mask="0x00000300" name="TWR"/>
            <bitfield caption="Write Pulse Width bits" mask="0x0000FC00" name="TWP"/>
            <bitfield caption="Data Bus Turnaround Time bits" mask="0x00070000" name="TBTA"/>
            <bitfield caption="Page Mode Read Cycle Time bits" mask="0x00780000" name="TPRC"/>
            <bitfield caption="Memory Device Page Mode Support bit" mask="0x00800000" name="PAGEMODE" values="EBISMT2__PAGEMODE"/>
            <bitfield caption="Page Size for Page Mode Device bits" mask="0x03000000" name="PAGESIZE" values="EBISMT2__PAGESIZE"/>
            <bitfield caption="Data Ready Device Select bit" mask="0x04000000" name="RDYMODE" values="EBISMT2__RDYMODE"/>
         </register>
         <register caption="External Bus Interface Flash Timing Register" name="EBIFTRPD" offset="0x8c" rw="RW" size="4">
            <bitfield caption="Flash Timing bits" mask="0xFFFFFFFF" name="TRPD"/>
         </register>
         <register caption="External Bus Interface Static Memory Control Register" name="EBISMCON" offset="0x90" rw="RW" size="4">
            <bitfield caption="Flash Reset/Power-down mode Select bit" mask="0x00000001" name="SMRP" values="EBISMCON__SMRP"/>
            <bitfield caption="Static Memory Width for Register EBISMT0 bits" mask="0x00000380" name="SMDWIDTH0" values="EBISMCON__SMDWIDTH0"/>
            <bitfield caption="Static Memory Width for Register EBISMT1 bits" mask="0x00001C00" name="SMDWIDTH1" values="EBISMCON__SMDWIDTH1"/>
            <bitfield caption="Static Memory Width for Register EBISMT2 bits" mask="0x0000E000" name="SMDWIDTH2" values="EBISMCON__SMDWIDTH2"/>
         </register>
      </register-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK0__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK0__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK0__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK1__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK1__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK1__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK2__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK2__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK2__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Size for Chip Select 'x' bits" name="EBIMSK3__MEMSIZE">
         <value caption="Reserved" name="" value="0x1f"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="16 MB" name="" value="0x9"/>
         <value caption="8 MB" name="" value="0x8"/>
         <value caption="4 MB" name="" value="0x7"/>
         <value caption="2 MB" name="" value="0x6"/>
         <value caption="1 MB" name="" value="0x5"/>
         <value caption="512 KB" name="" value="0x4"/>
         <value caption="256 KB" name="" value="0x3"/>
         <value caption="128 KB" name="" value="0x2"/>
         <value caption="64 KB (smaller memories alias within this range)" name="" value="0x1"/>
         <value caption="Chip Select is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Select Memory Type for Chip Select 'x' bits" name="EBIMSK3__MEMTYPE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="NOR-Flash" name="" value="0x2"/>
         <value caption="SRAM" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timing Register Set for Chip Select 'x' bits" name="EBIMSK3__REGSEL">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Use EBISMT2" name="" value="0x2"/>
         <value caption="Use EBISMT1" name="" value="0x1"/>
         <value caption="Use EBISMT0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT0__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT0__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT0__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT1__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT1__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT1__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Memory Device Page Mode Support bit" name="EBISMT2__PAGEMODE">
         <value caption="Device supports Page mode" name="" value="0x1"/>
         <value caption="Device does not support Page mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Page Size for Page Mode Device bits" name="EBISMT2__PAGESIZE">
         <value caption="32-word page" name="" value="0x3"/>
         <value caption="16-word page" name="" value="0x2"/>
         <value caption="8-word page" name="" value="0x1"/>
         <value caption="4-word page" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Ready Device Select bit" name="EBISMT2__RDYMODE">
         <value caption="EBIRDYx input is used" name="" value="0x1"/>
         <value caption="EBIRDYx input is not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Reset/Power-down mode Select bit" name="EBISMCON__SMRP">
         <value caption="Flash is taken out of Power-down mode" name="" value="0x1"/>
         <value caption="Flash is forced into Power-down mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT0 bits" name="EBISMCON__SMDWIDTH0">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT1 bits" name="EBISMCON__SMDWIDTH1">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Static Memory Width for Register EBISMT2 bits" name="EBISMCON__SMDWIDTH2">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="8 bits" name="" value="0x4"/>
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="16 bits" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01114" name="ETH" version="1">
      <register-group name="ETH">
         <register caption="Ethernet Controller Control Register 1" name="ETHCON1" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="BUFCDEC"/>
            <bitfield caption="Manual Flow Control bit" mask="0x00000010" name="MANFC" values="ETHCON1__MANFC"/>
            <bitfield caption="Automatic Flow Control bit" mask="0x00000080" name="AUTOFC" values="ETHCON1__AUTOFC"/>
            <bitfield caption="Receive Enable bit" mask="0x00000100" name="RXEN" values="ETHCON1__RXEN"/>
            <bitfield caption="Transmit Request to Send bit" mask="0x00000200" name="TXRTS" values="ETHCON1__TXRTS"/>
            <bitfield caption="Ethernet Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="ETHCON1__SIDL"/>
            <bitfield caption="Ethernet ON bit" mask="0x00008000" name="ON" values="ETHCON1__ON"/>
            <bitfield mask="0xFFFF0000" name="PTV"/>
         </register>
         <register caption="Ethernet Controller Control Register 2" name="ETHCON2" offset="0x10" rw="RW" size="4">
            <bitfield caption="RX Data Buffer Size for All RX Descriptors bits" mask="0x000007F0" name="RXBUFSZ" values="ETHCON2__RXBUFSZ"/>
         </register>
         <register caption="Ethernet Controller TX Packet Descriptor Start Address Register" name="ETHTXST" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="TXSTADDR"/>
         </register>
         <register caption="Ethernet Controller RX Packet Descriptor Start Address Register" name="ETHRXST" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFC" name="RXSTADDR"/>
         </register>
         <register caption="Ethernet Controller Hash Table 0 Register" name="ETHHT0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="HT"/>
         </register>
         <register caption="Ethernet Controller Hash Table 1 Register" name="ETHHT1" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="HT"/>
         </register>
         <register caption="Ethernet Controller Pattern Match Mask 0 Register" name="ETHPMM0" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PMM"/>
         </register>
         <register caption="Ethernet Controller Pattern Match Mask 1 Register" name="ETHPMM1" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PMM"/>
         </register>
         <register caption="Ethernet Controller Pattern Match Checksum Register" name="ETHPMCS" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PMCS"/>
         </register>
         <register caption="Ethernet Controller Pattern Match Offset Register" name="ETHPMO" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PMO"/>
         </register>
         <register caption="Ethernet Controller Receive Filter Configuration Register" name="ETHRXFC" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Broadcast Enable bit" mask="0x00000001" name="BCEN" values="ETHRXFC__BCEN"/>
            <bitfield caption="Multicast Enable bit" mask="0x00000002" name="MCEN" values="ETHRXFC__MCEN"/>
            <bitfield caption="Not Me Unicast Enable bit" mask="0x00000004" name="NOTMEEN" values="ETHRXFC__NOTMEEN"/>
            <bitfield caption="Unicast Enable bit" mask="0x00000008" name="UCEN" values="ETHRXFC__UCEN"/>
            <bitfield caption="Runt Enable bit" mask="0x00000010" name="RUNTEN" values="ETHRXFC__RUNTEN"/>
            <bitfield caption="Runt Error Collection Enable bit" mask="0x00000020" name="RUNTERREN" values="ETHRXFC__RUNTERREN"/>
            <bitfield caption="CRC OK Enable bit" mask="0x00000040" name="CRCOKEN" values="ETHRXFC__CRCOKEN"/>
            <bitfield caption="CRC Error Collection Enable bit" mask="0x00000080" name="CRCERREN" values="ETHRXFC__CRCERREN"/>
            <bitfield caption="Pattern Match Mode bits" mask="0x00000F00" name="PMMODE" values="ETHRXFC__PMMODE"/>
            <bitfield caption="Pattern Match Inversion bit" mask="0x00001000" name="NOTPM" values="ETHRXFC__NOTPM"/>
            <bitfield caption="Magic Packet Enable bit" mask="0x00004000" name="MPEN" values="ETHRXFC__MPEN"/>
            <bitfield caption="Enable Hash Table Filtering bit" mask="0x00008000" name="HTEN" values="ETHRXFC__HTEN"/>
         </register>
         <register caption="Ethernet Controller Receive Watermarks Register" name="ETHRXWM" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="RXEWM"/>
            <bitfield mask="0x00FF0000" name="RXFWM"/>
         </register>
         <register caption="Ethernet Controller Interrupt Enable Register" name="ETHIEN" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Receive FIFO Overflow Interrupt Enable bit" mask="0x00000001" name="RXOVFLWIE" values="ETHIEN__RXOVFLWIE"/>
            <bitfield caption="Receive Buffer Not Available Interrupt Enable bit" mask="0x00000002" name="RXBUFNAIE" values="ETHIEN__RXBUFNAIE"/>
            <bitfield caption="Transmitter Abort Interrupt Enable bit" mask="0x00000004" name="TXABORTIE" values="ETHIEN__TXABORTIE"/>
            <bitfield caption="Transmitter Done Interrupt Enable bit" mask="0x00000008" name="TXDONEIE" values="ETHIEN__TXDONEIE"/>
            <bitfield caption="RX Activity Interrupt Enable bit" mask="0x00000020" name="RXACTIE" values="ETHIEN__RXACTIE"/>
            <bitfield caption="Packet Pending Interrupt Enable bit" mask="0x00000040" name="PKTPENDIE" values="ETHIEN__PKTPENDIE"/>
            <bitfield caption="Receiver Done Interrupt Enable bit" mask="0x00000080" name="RXDONEIE" values="ETHIEN__RXDONEIE"/>
            <bitfield caption="Full Watermark Interrupt Enable bit" mask="0x00000100" name="FWMARKIE" values="ETHIEN__FWMARKIE"/>
            <bitfield caption="Empty Watermark Interrupt Enable bit" mask="0x00000200" name="EWMARKIE" values="ETHIEN__EWMARKIE"/>
            <bitfield caption="Receive BVCI Bus Error Interrupt Enable bit" mask="0x00002000" name="RXBUSEIE" values="ETHIEN__RXBUSEIE"/>
            <bitfield caption="Transmit BVCI Bus Error Interrupt Enable bit" mask="0x00004000" name="TXBUSEIE" values="ETHIEN__TXBUSEIE"/>
         </register>
         <register caption="Ethernet Controller Interrupt Request Register" name="ETHIRQ" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Receive FIFO Over Flow Error bit" mask="0x00000001" name="RXOVFLW" values="ETHIRQ__RXOVFLW"/>
            <bitfield caption="Receive Buffer Not Available Interrupt bit" mask="0x00000002" name="RXBUFNA" values="ETHIRQ__RXBUFNA"/>
            <bitfield caption="Transmit Abort Condition Interrupt bit" mask="0x00000004" name="TXABORT" values="ETHIRQ__TXABORT"/>
            <bitfield caption="Transmit Done Interrupt bit" mask="0x00000008" name="TXDONE" values="ETHIRQ__TXDONE"/>
            <bitfield caption="Receive Activity Interrupt bit" mask="0x00000020" name="RXACT" values="ETHIRQ__RXACT"/>
            <bitfield caption="Packet Pending Interrupt bit" mask="0x00000040" name="PKTPEND" values="ETHIRQ__PKTPEND"/>
            <bitfield caption="Receive Done Interrupt bit" mask="0x00000080" name="RXDONE" values="ETHIRQ__RXDONE"/>
            <bitfield caption="Full Watermark Interrupt bit" mask="0x00000100" name="FWMARK" values="ETHIRQ__FWMARK"/>
            <bitfield caption="Empty Watermark Interrupt bit" mask="0x00000200" name="EWMARK" values="ETHIRQ__EWMARK"/>
            <bitfield caption="Receive BVCI Bus Error Interrupt bit" mask="0x00002000" name="RXBUSE" values="ETHIRQ__RXBUSE"/>
            <bitfield caption="Transmit BVCI Bus Error Interrupt bit" mask="0x00004000" name="TXBUSE" values="ETHIRQ__TXBUSE"/>
         </register>
         <register caption="Ethernet Controller Status Register" name="ETHSTAT" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Receive Busy bit" mask="0x00000020" name="RXBUSY" values="ETHSTAT__RXBUSY"/>
            <bitfield caption="Transmit Busy bit" mask="0x00000040" name="TXBUSY" values="ETHSTAT__TXBUSY"/>
            <bitfield mask="0x00000080" name="BUSY"/>
            <bitfield mask="0x00FF0000" name="BUFCNT"/>
         </register>
         <register caption="Ethernet Controller Receive Overflow Statistics Register" name="ETHRXOVFLOW" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RXOVFLWCNT"/>
         </register>
         <register caption="Ethernet Controller Frames Transmitted OK Statistics Register" name="ETHFRMTXOK" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FRMTXOKCNT"/>
         </register>
         <register caption="Ethernet Controller Single Collision Frames Statistics Register" name="ETHSCOLFRM" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SCOLFRMCNT"/>
         </register>
         <register caption="Ethernet Controller Multiple Collision Frames Statistics Register" name="ETHMCOLFRM" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MCOLFRMCNT"/>
         </register>
         <register caption="Ethernet Controller Frames Received OK Statistics Register" name="ETHFRMRXOK" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FRMRXOKCNT"/>
         </register>
         <register caption="Ethernet Controller Frame Check Sequence Error Statistics Register" name="ETHFCSERR" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FCSERRCNT"/>
         </register>
         <register caption="Ethernet Controller Alignment Errors Statistics Register" name="ETHALGNERR" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALGNERRCNT"/>
         </register>
         <register caption="Ethernet Controller MAC Configuration 1 Register" name="EMAC1CFG1" offset="0x200" rw="RW" size="4">
            <bitfield caption="MAC Receive Enable bit" mask="0x00000001" name="RXENABLE" values="EMAC1CFG1__RXENABLE"/>
            <bitfield caption="MAC Pass all Receive Frames bit" mask="0x00000002" name="PASSALL" values="EMAC1CFG1__PASSALL"/>
            <bitfield caption="MAC RX Flow Control bit" mask="0x00000004" name="RXPAUSE" values="EMAC1CFG1__RXPAUSE"/>
            <bitfield caption="MAC TX Flow Control bit" mask="0x00000008" name="TXPAUSE" values="EMAC1CFG1__TXPAUSE"/>
            <bitfield caption="MAC Loopback mode bit" mask="0x00000010" name="LOOPBACK" values="EMAC1CFG1__LOOPBACK"/>
            <bitfield mask="0x00000100" name="RESETTFUN"/>
            <bitfield mask="0x00000200" name="RESETTMCS"/>
            <bitfield mask="0x00000400" name="RESETRFUN"/>
            <bitfield mask="0x00000800" name="RESETRMCS"/>
            <bitfield mask="0x00004000" name="SIMRESET"/>
            <bitfield mask="0x00008000" name="SOFTRESET"/>
         </register>
         <register caption="Ethernet Controller MAC Configuration 2 Register" name="EMAC1CFG2" offset="0x210" rw="RW" size="4">
            <bitfield caption="Full-Duplex Operation bit" mask="0x00000001" name="FULLDPLX" values="EMAC1CFG2__FULLDPLX"/>
            <bitfield caption="Frame Length checking bit" mask="0x00000002" name="LENGTHCK" values="EMAC1CFG2__LENGTHCK"/>
            <bitfield caption="Huge Frame enable bit" mask="0x00000004" name="HUGEFRM" values="EMAC1CFG2__HUGEFRM"/>
            <bitfield caption="Delayed CRC bit" mask="0x00000008" name="DELAYCRC" values="EMAC1CFG2__DELAYCRC"/>
            <bitfield caption="CRC Enable1 bit" mask="0x00000010" name="CRCENABLE" values="EMAC1CFG2__CRCENABLE"/>
            <bitfield caption="Pad/CRC Enable bit" mask="0x00000020" name="PADENABLE" values="EMAC1CFG2__PADENABLE"/>
            <bitfield caption="VLAN Pad Enable bit" mask="0x00000040" name="VLANPAD" values="EMAC1CFG2__VLANPAD"/>
            <bitfield caption="Automatic Detect Pad Enable bit" mask="0x00000080" name="AUTOPAD" values="EMAC1CFG2__AUTOPAD"/>
            <bitfield caption="Pure Preamble Enforcement bit" mask="0x00000100" name="PUREPRE" values="EMAC1CFG2__PUREPRE"/>
            <bitfield caption="Long Preamble Enforcement bit" mask="0x00000200" name="LONGPRE" values="EMAC1CFG2__LONGPRE"/>
            <bitfield caption="No Backoff bit" mask="0x00001000" name="NOBKOFF" values="EMAC1CFG2__NOBKOFF"/>
            <bitfield caption="Backpressure/No Backoff bit" mask="0x00002000" name="BPNOBKOFF" values="EMAC1CFG2__BPNOBKOFF"/>
            <bitfield caption="Excess Defer bit" mask="0x00004000" name="EXCESSDER" values="EMAC1CFG2__EXCESSDER"/>
         </register>
         <register caption="Ethernet Controller MAC Back-to-Back Interpacket Gap Register" name="EMAC1IPGT" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="B2BIPKTGP"/>
         </register>
         <register caption="Ethernet Controller MAC Non-Back-to-Back Interpacket Gap Register" name="EMAC1IPGR" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="NB2BIPKTGP2"/>
            <bitfield mask="0x00007F00" name="NB2BIPKTGP1"/>
         </register>
         <register caption="Ethernet Controller MAC Collision Window/Retry Limit Register" name="EMAC1CLRT" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RETX"/>
            <bitfield mask="0x00003F00" name="CWINDOW"/>
         </register>
         <register caption="Ethernet Controller MAC Maximum Frame Length Register" name="EMAC1MAXF" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MACMAXF"/>
         </register>
         <register caption="Ethernet Controller MAC PHY Support Register" name="EMAC1SUPP" offset="0x260" rw="RW" size="4">
            <bitfield caption="RMII Speed bit" mask="0x00000100" name="SPEEDRMII" values="EMAC1SUPP__SPEEDRMII"/>
            <bitfield caption="Reset RMII Logic bit" mask="0x00000800" name="RESETRMII" values="EMAC1SUPP__RESETRMII"/>
         </register>
         <register caption="Ethernet Controller MAC Test Register" name="EMAC1TEST" offset="0x270" rw="RW" size="4">
            <bitfield caption="Shortcut PAUSE Quanta bit" mask="0x00000001" name="SHRTQNTA" values="EMAC1TEST__SHRTQNTA"/>
            <bitfield caption="Test PAUSE bit" mask="0x00000002" name="TESTPAUSE" values="EMAC1TEST__TESTPAUSE"/>
            <bitfield caption="Test Backpressure bit" mask="0x00000004" name="TESTBP" values="EMAC1TEST__TESTBP"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Configuration Register" name="EMAC1MCFG" offset="0x280" rw="RW" size="4">
            <bitfield caption="Scan Increment bit" mask="0x00000001" name="SCANINC" values="EMAC1MCFG__SCANINC"/>
            <bitfield caption="Suppress Preamble bit" mask="0x00000002" name="NOPRE" values="EMAC1MCFG__NOPRE"/>
            <bitfield mask="0x0000003C" name="CLKSEL"/>
            <bitfield caption="Test Reset MII Management bit" mask="0x00008000" name="RESETMGMT" values="EMAC1MCFG__RESETMGMT"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Command Register" name="EMAC1MCMD" offset="0x290" rw="RW" size="4">
            <bitfield caption="MII Management Read Command bit" mask="0x00000001" name="READ" values="EMAC1MCMD__READ"/>
            <bitfield caption="MII Management Scan Mode bit" mask="0x00000002" name="SCAN" values="EMAC1MCMD__SCAN"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Address Register" name="EMAC1MADR" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="REGADDR"/>
            <bitfield mask="0x00001F00" name="PHYADDR"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Write Data Register" name="EMAC1MWTD" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MWTD"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Read Data Register" name="EMAC1MRDD" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="MRDD"/>
         </register>
         <register caption="Ethernet Controller MAC MII Management Indicators Register" name="EMAC1MIND" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="MIIMBUSY"/>
            <bitfield mask="0x00000002" name="SCAN"/>
            <bitfield mask="0x00000004" name="NOTVALID"/>
            <bitfield mask="0x00000008" name="LINKFAIL"/>
         </register>
         <register caption="Ethernet Controller MAC Station Address 0 Register" name="EMAC1SA0" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR5"/>
            <bitfield mask="0x0000FF00" name="STNADDR6"/>
         </register>
         <register caption="Ethernet Controller MAC Station Address 1 Register" name="EMAC1SA1" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR3"/>
            <bitfield mask="0x0000FF00" name="STNADDR4"/>
         </register>
         <register caption="Ethernet Controller MAC Station Address 2 Register" name="EMAC1SA2" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="STNADDR1"/>
            <bitfield mask="0x0000FF00" name="STNADDR2"/>
         </register>
      </register-group>
      <value-group caption="Manual Flow Control bit" name="ETHCON1__MANFC">
         <value caption="Manual Flow Control is enabled" name="" value="0x1"/>
         <value caption="Manual Flow Control is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Flow Control bit" name="ETHCON1__AUTOFC">
         <value caption="Automatic Flow Control enabled" name="" value="0x1"/>
         <value caption="Automatic Flow Control disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="ETHCON1__RXEN">
         <value caption="Enable RX logic" name="" value="0x1"/>
         <value caption="Disable RX logic" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Request to Send bit" name="ETHCON1__TXRTS">
         <value caption="Activate the TX logic and send the packet(s) defined in the TX EDT" name="" value="0x1"/>
         <value caption="Stop transmit (when cleared by software) or transmit done (when cleared by hardware)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ethernet Stop in Idle Mode bit" name="ETHCON1__SIDL">
         <value caption="Ethernet module transfers are paused during Idle mode" name="" value="0x1"/>
         <value caption="Ethernet module transfers continue during Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ethernet ON bit" name="ETHCON1__ON">
         <value caption="Ethernet module is enabled" name="" value="0x1"/>
         <value caption="Ethernet module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Data Buffer Size for All RX Descriptors bits" name="ETHCON2__RXBUFSZ">
         <value caption="RX data Buffer size for descriptors is 2032 bytes" name="" value="0x7f"/>
         <value caption="RX data Buffer size for descriptors is 1536 bytes" name="" value="0x60"/>
         <value caption="RX data Buffer size for descriptors is 48 bytes" name="" value="0x3"/>
         <value caption="RX data Buffer size for descriptors is 32 bytes" name="" value="0x2"/>
         <value caption="RX data Buffer size for descriptors is 16 bytes" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Broadcast Enable bit" name="ETHRXFC__BCEN">
         <value caption="Enable Broadcast Filtering" name="" value="0x1"/>
         <value caption="Disable Broadcast Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multicast Enable bit" name="ETHRXFC__MCEN">
         <value caption="Enable Multicast Filtering" name="" value="0x1"/>
         <value caption="Disable Multicast Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Not Me Unicast Enable bit" name="ETHRXFC__NOTMEEN">
         <value caption="Enable Not Me Unicast Filtering" name="" value="0x1"/>
         <value caption="Disable Not Me Unicast Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Unicast Enable bit" name="ETHRXFC__UCEN">
         <value caption="Enable Unicast Filtering" name="" value="0x1"/>
         <value caption="Disable Unicast Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Runt Enable bit" name="ETHRXFC__RUNTEN">
         <value caption="The received packet must not be a runt packet for the packet to be accepted" name="" value="0x1"/>
         <value caption="Disable Runt filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Runt Error Collection Enable bit" name="ETHRXFC__RUNTERREN">
         <value caption="The received packet must be a runt packet for the packet to be accepted" name="" value="0x1"/>
         <value caption="Disable Runt Error Collection filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC OK Enable bit" name="ETHRXFC__CRCOKEN">
         <value caption="The received packet CRC must be valid for the packet to be accepted" name="" value="0x1"/>
         <value caption="Disable CRC filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Error Collection Enable bit" name="ETHRXFC__CRCERREN">
         <value caption="The received packet CRC must be invalid for the packet to be accepted" name="" value="0x1"/>
         <value caption="Disable CRC Error Collection filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Match Mode bits" name="ETHRXFC__PMMODE">
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)(1" name="" value="0x9"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)(1" name="" value="0x8"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND(Destination Address = Broadcast Address)(1)" name="" value="0x7"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)(1)" name="" value="0x6"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)(1)" name="" value="0x5"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)(1)" name="" value="0x4"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)(1)" name="" value="0x3"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND(Destination Address = Station Address)(1)" name="" value="0x2"/>
         <value caption="Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)(1)" name="" value="0x1"/>
         <value caption="Pattern Match is disabled; pattern match is always unsuccessful" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pattern Match Inversion bit" name="ETHRXFC__NOTPM">
         <value caption="The Pattern Match Checksum must not match for a successful Pattern Match to occur" name="" value="0x1"/>
         <value caption="The Pattern Match Checksum must match for a successful Pattern Match to occur" name="" value="0x0"/>
      </value-group>
      <value-group caption="Magic Packet Enable bit" name="ETHRXFC__MPEN">
         <value caption="Enable Magic Packet Filtering" name="" value="0x1"/>
         <value caption="Disable Magic Packet Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Hash Table Filtering bit" name="ETHRXFC__HTEN">
         <value caption="Enable Hash Table Filtering" name="" value="0x1"/>
         <value caption="Disable Hash Table Filtering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Enable bit" name="ETHIEN__RXOVFLWIE">
         <value caption="Enable RXOVFLW Interrupt" name="" value="0x1"/>
         <value caption="Disable RXOVFLW Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Available Interrupt Enable bit" name="ETHIEN__RXBUFNAIE">
         <value caption="Enable RXBUFNA Interrupt" name="" value="0x1"/>
         <value caption="Disable RXBUFNA Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmitter Abort Interrupt Enable bit" name="ETHIEN__TXABORTIE">
         <value caption="Enable TXABORT Interrupt" name="" value="0x1"/>
         <value caption="Disable TXABORT Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmitter Done Interrupt Enable bit" name="ETHIEN__TXDONEIE">
         <value caption="Enable TXDONE Interrupt" name="" value="0x1"/>
         <value caption="Disable TXDONE Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Activity Interrupt Enable bit" name="ETHIEN__RXACTIE">
         <value caption="Enable RXACT Interrupt" name="" value="0x1"/>
         <value caption="Disable RXACT Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Packet Pending Interrupt Enable bit" name="ETHIEN__PKTPENDIE">
         <value caption="Enable PKTPEND Interrupt" name="" value="0x1"/>
         <value caption="Disable PKTPEND Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Done Interrupt Enable bit" name="ETHIEN__RXDONEIE">
         <value caption="Enable RXDONE Interrupt" name="" value="0x1"/>
         <value caption="Disable RXDONE Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Watermark Interrupt Enable bit" name="ETHIEN__FWMARKIE">
         <value caption="Enable FWMARK Interrupt" name="" value="0x1"/>
         <value caption="Disable FWMARK Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Watermark Interrupt Enable bit" name="ETHIEN__EWMARKIE">
         <value caption="Enable EWMARK Interrupt" name="" value="0x1"/>
         <value caption="Disable EWMARK Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive BVCI Bus Error Interrupt Enable bit" name="ETHIEN__RXBUSEIE">
         <value caption="Enable RXBUS Error Interrupt" name="" value="0x1"/>
         <value caption="Disable RXBUS Error Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit BVCI Bus Error Interrupt Enable bit" name="ETHIEN__TXBUSEIE">
         <value caption="Enable TXBUS Error Interrupt" name="" value="0x1"/>
         <value caption="Disable TXBUS Error Interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Over Flow Error bit" name="ETHIRQ__RXOVFLW">
         <value caption="RX FIFO Overflow Error condition has occurred" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Not Available Interrupt bit" name="ETHIRQ__RXBUFNA">
         <value caption="RX Buffer Descriptor Not Available condition has occurred" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Abort Condition Interrupt bit" name="ETHIRQ__TXABORT">
         <value caption="TX abort condition occurred on the last TX packet" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Done Interrupt bit" name="ETHIRQ__TXDONE">
         <value caption="TX packet was successfully sent" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Activity Interrupt bit" name="ETHIRQ__RXACT">
         <value caption="RX packet data was successfully received" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Packet Pending Interrupt bit" name="ETHIRQ__PKTPEND">
         <value caption="RX packet pending in memory" name="" value="0x1"/>
         <value caption="RX packet is not pending in memory" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Done Interrupt bit" name="ETHIRQ__RXDONE">
         <value caption="RX packet was successfully received" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full Watermark Interrupt bit" name="ETHIRQ__FWMARK">
         <value caption="Full Watermark pointer reached" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Empty Watermark Interrupt bit" name="ETHIRQ__EWMARK">
         <value caption="Empty Watermark pointer reached" name="" value="0x1"/>
         <value caption="No interrupt pending" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive BVCI Bus Error Interrupt bit" name="ETHIRQ__RXBUSE">
         <value caption="BVCI Bus Error has occurred" name="" value="0x1"/>
         <value caption="BVCI Bus Error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit BVCI Bus Error Interrupt bit" name="ETHIRQ__TXBUSE">
         <value caption="BVCI Bus Error has occurred" name="" value="0x1"/>
         <value caption="BVCI Bus Error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Busy bit" name="ETHSTAT__RXBUSY">
         <value caption="RX logic is receiving data" name="" value="0x1"/>
         <value caption="RX logic is idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Busy bit" name="ETHSTAT__TXBUSY">
         <value caption="TX logic is receiving data" name="" value="0x1"/>
         <value caption="TX logic is idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ethernet Module busy bit" name="ETHSTAT__ETHBUSY">
         <value caption="Ethernet logic has been turned on (ON (ETHCON1) = 1) or is completing a transaction" name="" value="0x80"/>
         <value caption="Ethernet logic is idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="MAC Receive Enable bit" name="EMAC1CFG1__RXENABLE">
         <value caption="Enable the MAC receiving of frames" name="" value="0x1"/>
         <value caption="Disable the MAC receiving of frames" name="" value="0x0"/>
      </value-group>
      <value-group caption="MAC Pass all Receive Frames bit" name="EMAC1CFG1__PASSALL">
         <value caption="The MAC will accept all frames regardless of type (Normal vs. Control)" name="" value="0x1"/>
         <value caption="The received Control frames are ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="MAC RX Flow Control bit" name="EMAC1CFG1__RXPAUSE">
         <value caption="The MAC acts upon received PAUSE Flow Control frames" name="" value="0x1"/>
         <value caption="Received PAUSE Flow Control frames are ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="MAC TX Flow Control bit" name="EMAC1CFG1__TXPAUSE">
         <value caption="PAUSE Flow Control frames are allowed to be transmitted" name="" value="0x1"/>
         <value caption="PAUSE Flow Control frames are blocked" name="" value="0x0"/>
      </value-group>
      <value-group caption="MAC Loopback mode bit" name="EMAC1CFG1__LOOPBACK">
         <value caption="MAC Transmit interface is loop backed to the MAC Receive interface" name="" value="0x1"/>
         <value caption="MAC normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full-Duplex Operation bit" name="EMAC1CFG2__FULLDPLX">
         <value caption="The MAC operates in Full-Duplex mode" name="" value="0x1"/>
         <value caption="The MAC operates in Half-Duplex mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Length checking bit" name="EMAC1CFG2__LENGTHCK">
         <value caption="Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the transmit/receive statistics vector." name="" value="0x1"/>
         <value caption="Length/Type field check is not performed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Huge Frame enable bit" name="EMAC1CFG2__HUGEFRM">
         <value caption="Frames of any length are transmitted and received" name="" value="0x1"/>
         <value caption="Huge frames are not allowed for receive or transmit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Delayed CRC bit" name="EMAC1CFG2__DELAYCRC">
         <value caption="Four bytes of header (ignored by the CRC function)" name="" value="0x1"/>
         <value caption="No proprietary header" name="" value="0x0"/>
      </value-group>
      <value-group caption="CRC Enable1 bit" name="EMAC1CFG2__CRCENABLE">
         <value caption="The MAC will append a CRC to every frame whether padding was required or not. Must be set if the PADENABLE bit is set." name="" value="0x1"/>
         <value caption="The frames presented to the MAC have a valid CRC" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pad/CRC Enable bit" name="EMAC1CFG2__PADENABLE">
         <value caption="The MAC will pad all short frames" name="" value="0x1"/>
         <value caption="The frames presented to the MAC have a valid length" name="" value="0x0"/>
      </value-group>
      <value-group caption="VLAN Pad Enable bit" name="EMAC1CFG2__VLANPAD">
         <value caption="The MAC will pad all short frames to 64 bytes and append a valid CRC" name="" value="0x1"/>
         <value caption="The MAC does not perform padding of short frames" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Detect Pad Enable bit" name="EMAC1CFG2__AUTOPAD">
         <value caption="The MAC will automatically detect the type of frame" name="" value="0x1"/>
         <value caption="The MAC does not perform automatic detection" name="" value="0x0"/>
      </value-group>
      <value-group caption="Pure Preamble Enforcement bit" name="EMAC1CFG2__PUREPRE">
         <value caption="The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded" name="" value="0x1"/>
         <value caption="The MAC does not perform any preamble checking" name="" value="0x0"/>
      </value-group>
      <value-group caption="Long Preamble Enforcement bit" name="EMAC1CFG2__LONGPRE">
         <value caption="The MAC only allows receive packets which contain preamble fields less than 12 bytes in length" name="" value="0x1"/>
         <value caption="The MAC allows any length preamble as per the Standard" name="" value="0x0"/>
      </value-group>
      <value-group caption="No Backoff bit" name="EMAC1CFG2__NOBKOFF">
         <value caption="Following a collision" name="" value="0x1"/>
         <value caption="Following a collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Backpressure/No Backoff bit" name="EMAC1CFG2__BPNOBKOFF">
         <value caption="The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent" name="" value="0x1"/>
         <value caption="The MAC will not remove the backoff" name="" value="0x0"/>
      </value-group>
      <value-group caption="Excess Defer bit" name="EMAC1CFG2__EXCESSDER">
         <value caption="The MAC will defer to carrier indefinitely as per the Standard" name="" value="0x1"/>
         <value caption="The MAC will abort when the excessive deferral limit is reached" name="" value="0x0"/>
      </value-group>
      <value-group caption="RMII Speed bit" name="EMAC1SUPP__SPEEDRMII">
         <value caption="RMII is running at 100 Mbps" name="" value="0x1"/>
         <value caption="RMII is running at 10 Mbps" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reset RMII Logic bit" name="EMAC1SUPP__RESETRMII">
         <value caption="Reset the MAC RMII module" name="" value="0x1"/>
         <value caption="Normal operation." name="" value="0x0"/>
      </value-group>
      <value-group caption="Shortcut PAUSE Quanta bit" name="EMAC1TEST__SHRTQNTA">
         <value caption="The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time" name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test PAUSE bit" name="EMAC1TEST__TESTPAUSE">
         <value caption="The MAC Control sub-layer will inhibit transmissions" name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test Backpressure bit" name="EMAC1TEST__TESTBP">
         <value caption="The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted" name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Scan Increment bit" name="EMAC1MCFG__SCANINC">
         <value caption="The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR" name="" value="0x1"/>
         <value caption="Continuous reads of the same PHY" name="" value="0x0"/>
      </value-group>
      <value-group caption="Suppress Preamble bit" name="EMAC1MCFG__NOPRE">
         <value caption="The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble" name="" value="0x1"/>
         <value caption="Normal read/write cycles are performed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test Reset MII Management bit" name="EMAC1MCFG__RESETMGMT">
         <value caption="Reset the MII Management module" name="" value="0x1"/>
         <value caption="Normal Operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="MII Management Read Command bit" name="EMAC1MCMD__READ">
         <value caption="The MII Management module will perform a single read cycle. The read data is returned in the EMAC1MRDD register" name="" value="0x1"/>
         <value caption="The MII Management module will perform a write cycle. The write data is taken from the EMAC1MWTD register" name="" value="0x0"/>
      </value-group>
      <value-group caption="MII Management Scan Mode bit" name="EMAC1MCMD__SCAN">
         <value caption="The MII Management module will perform read cycles continuously (for example" name="" value="0x1"/>
         <value caption="Normal Operation" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02467" name="GPIO" version="1">
      <register-group name="GPIO">
         <register caption="" name="ANSELA" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSA0"/>
            <bitfield mask="0x00000002" name="ANSA1"/>
            <bitfield mask="0x00000004" name="ANSA2"/>
            <bitfield mask="0x00000008" name="ANSA3"/>
            <bitfield mask="0x00000010" name="ANSA4"/>
            <bitfield mask="0x00000020" name="ANSA5"/>
            <bitfield mask="0x00000040" name="ANSA6"/>
            <bitfield mask="0x00000080" name="ANSA7"/>
            <bitfield mask="0x00000100" name="ANSA8"/>
            <bitfield mask="0x00000200" name="ANSA9"/>
            <bitfield mask="0x00000400" name="ANSA10"/>
            <bitfield mask="0x00000800" name="ANSA11"/>
            <bitfield mask="0x00001000" name="ANSA12"/>
            <bitfield mask="0x00002000" name="ANSA13"/>
            <bitfield mask="0x00004000" name="ANSA14"/>
            <bitfield mask="0x00008000" name="ANSA15"/>
         </register>
         <register caption="" name="ANSELB" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSB0"/>
            <bitfield mask="0x00000002" name="ANSB1"/>
            <bitfield mask="0x00000004" name="ANSB2"/>
            <bitfield mask="0x00000008" name="ANSB3"/>
            <bitfield mask="0x00000010" name="ANSB4"/>
            <bitfield mask="0x00000020" name="ANSB5"/>
            <bitfield mask="0x00000040" name="ANSB6"/>
            <bitfield mask="0x00000080" name="ANSB7"/>
            <bitfield mask="0x00000100" name="ANSB8"/>
            <bitfield mask="0x00000200" name="ANSB9"/>
            <bitfield mask="0x00000400" name="ANSB10"/>
            <bitfield mask="0x00000800" name="ANSB11"/>
            <bitfield mask="0x00001000" name="ANSB12"/>
            <bitfield mask="0x00002000" name="ANSB13"/>
            <bitfield mask="0x00004000" name="ANSB14"/>
            <bitfield mask="0x00008000" name="ANSB15"/>
         </register>
         <register caption="" name="ANSELC" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSC0"/>
            <bitfield mask="0x00000002" name="ANSC1"/>
            <bitfield mask="0x00000004" name="ANSC2"/>
            <bitfield mask="0x00000008" name="ANSC3"/>
            <bitfield mask="0x00000010" name="ANSC4"/>
            <bitfield mask="0x00000020" name="ANSC5"/>
            <bitfield mask="0x00000040" name="ANSC6"/>
            <bitfield mask="0x00000080" name="ANSC7"/>
            <bitfield mask="0x00000100" name="ANSC8"/>
            <bitfield mask="0x00000200" name="ANSC9"/>
            <bitfield mask="0x00000400" name="ANSC10"/>
            <bitfield mask="0x00000800" name="ANSC11"/>
            <bitfield mask="0x00001000" name="ANSC12"/>
            <bitfield mask="0x00002000" name="ANSC13"/>
            <bitfield mask="0x00004000" name="ANSC14"/>
            <bitfield mask="0x00008000" name="ANSC15"/>
         </register>
         <register caption="" name="ANSELD" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSD0"/>
            <bitfield mask="0x00000002" name="ANSD1"/>
            <bitfield mask="0x00000004" name="ANSD2"/>
            <bitfield mask="0x00000008" name="ANSD3"/>
            <bitfield mask="0x00000010" name="ANSD4"/>
            <bitfield mask="0x00000020" name="ANSD5"/>
            <bitfield mask="0x00000040" name="ANSD6"/>
            <bitfield mask="0x00000080" name="ANSD7"/>
            <bitfield mask="0x00000100" name="ANSD8"/>
            <bitfield mask="0x00000200" name="ANSD9"/>
            <bitfield mask="0x00000400" name="ANSD10"/>
            <bitfield mask="0x00000800" name="ANSD11"/>
            <bitfield mask="0x00001000" name="ANSD12"/>
            <bitfield mask="0x00002000" name="ANSD13"/>
            <bitfield mask="0x00004000" name="ANSD14"/>
            <bitfield mask="0x00008000" name="ANSD15"/>
         </register>
         <register caption="" name="ANSELE" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSE0"/>
            <bitfield mask="0x00000002" name="ANSE1"/>
            <bitfield mask="0x00000004" name="ANSE2"/>
            <bitfield mask="0x00000008" name="ANSE3"/>
            <bitfield mask="0x00000010" name="ANSE4"/>
            <bitfield mask="0x00000020" name="ANSE5"/>
            <bitfield mask="0x00000040" name="ANSE6"/>
            <bitfield mask="0x00000080" name="ANSE7"/>
            <bitfield mask="0x00000100" name="ANSE8"/>
            <bitfield mask="0x00000200" name="ANSE9"/>
            <bitfield mask="0x00000400" name="ANSE10"/>
            <bitfield mask="0x00000800" name="ANSE11"/>
            <bitfield mask="0x00001000" name="ANSE12"/>
            <bitfield mask="0x00002000" name="ANSE13"/>
            <bitfield mask="0x00004000" name="ANSE14"/>
            <bitfield mask="0x00008000" name="ANSE15"/>
         </register>
         <register caption="" name="ANSELF" offset="0x500" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSF0"/>
            <bitfield mask="0x00000002" name="ANSF1"/>
            <bitfield mask="0x00000004" name="ANSF2"/>
            <bitfield mask="0x00000008" name="ANSF3"/>
            <bitfield mask="0x00000010" name="ANSF4"/>
            <bitfield mask="0x00000020" name="ANSF5"/>
            <bitfield mask="0x00000040" name="ANSF6"/>
            <bitfield mask="0x00000080" name="ANSF7"/>
            <bitfield mask="0x00000100" name="ANSF8"/>
            <bitfield mask="0x00000200" name="ANSF9"/>
            <bitfield mask="0x00000400" name="ANSF10"/>
            <bitfield mask="0x00000800" name="ANSF11"/>
            <bitfield mask="0x00001000" name="ANSF12"/>
            <bitfield mask="0x00002000" name="ANSF13"/>
            <bitfield mask="0x00004000" name="ANSF14"/>
            <bitfield mask="0x00008000" name="ANSF15"/>
         </register>
         <register caption="" name="ANSELG" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSG0"/>
            <bitfield mask="0x00000002" name="ANSG1"/>
            <bitfield mask="0x00000004" name="ANSG2"/>
            <bitfield mask="0x00000008" name="ANSG3"/>
            <bitfield mask="0x00000010" name="ANSG4"/>
            <bitfield mask="0x00000020" name="ANSG5"/>
            <bitfield mask="0x00000040" name="ANSG6"/>
            <bitfield mask="0x00000080" name="ANSG7"/>
            <bitfield mask="0x00000100" name="ANSG8"/>
            <bitfield mask="0x00000200" name="ANSG9"/>
            <bitfield mask="0x00000400" name="ANSG10"/>
            <bitfield mask="0x00000800" name="ANSG11"/>
            <bitfield mask="0x00001000" name="ANSG12"/>
            <bitfield mask="0x00002000" name="ANSG13"/>
            <bitfield mask="0x00004000" name="ANSG14"/>
            <bitfield mask="0x00008000" name="ANSG15"/>
         </register>
         <register caption="" name="ANSELH" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSH0"/>
            <bitfield mask="0x00000002" name="ANSH1"/>
            <bitfield mask="0x00000004" name="ANSH2"/>
            <bitfield mask="0x00000008" name="ANSH3"/>
            <bitfield mask="0x00000010" name="ANSH4"/>
            <bitfield mask="0x00000020" name="ANSH5"/>
            <bitfield mask="0x00000040" name="ANSH6"/>
            <bitfield mask="0x00000080" name="ANSH7"/>
            <bitfield mask="0x00000100" name="ANSH8"/>
            <bitfield mask="0x00000200" name="ANSH9"/>
            <bitfield mask="0x00000400" name="ANSH10"/>
            <bitfield mask="0x00000800" name="ANSH11"/>
            <bitfield mask="0x00001000" name="ANSH12"/>
            <bitfield mask="0x00002000" name="ANSH13"/>
            <bitfield mask="0x00004000" name="ANSH14"/>
            <bitfield mask="0x00008000" name="ANSH15"/>
         </register>
         <register caption="" name="ANSELJ" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSJ0"/>
            <bitfield mask="0x00000002" name="ANSJ1"/>
            <bitfield mask="0x00000004" name="ANSJ2"/>
            <bitfield mask="0x00000008" name="ANSJ3"/>
            <bitfield mask="0x00000010" name="ANSJ4"/>
            <bitfield mask="0x00000020" name="ANSJ5"/>
            <bitfield mask="0x00000040" name="ANSJ6"/>
            <bitfield mask="0x00000080" name="ANSJ7"/>
            <bitfield mask="0x00000100" name="ANSJ8"/>
            <bitfield mask="0x00000200" name="ANSJ9"/>
            <bitfield mask="0x00000400" name="ANSJ10"/>
            <bitfield mask="0x00000800" name="ANSJ11"/>
            <bitfield mask="0x00001000" name="ANSJ12"/>
            <bitfield mask="0x00002000" name="ANSJ13"/>
            <bitfield mask="0x00004000" name="ANSJ14"/>
            <bitfield mask="0x00008000" name="ANSJ15"/>
         </register>
         <register caption="" name="TRISA" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISA0"/>
            <bitfield mask="0x00000002" name="TRISA1"/>
            <bitfield mask="0x00000004" name="TRISA2"/>
            <bitfield mask="0x00000008" name="TRISA3"/>
            <bitfield mask="0x00000010" name="TRISA4"/>
            <bitfield mask="0x00000020" name="TRISA5"/>
            <bitfield mask="0x00000040" name="TRISA6"/>
            <bitfield mask="0x00000080" name="TRISA7"/>
            <bitfield mask="0x00000100" name="TRISA8"/>
            <bitfield mask="0x00000200" name="TRISA9"/>
            <bitfield mask="0x00000400" name="TRISA10"/>
            <bitfield mask="0x00000800" name="TRISA11"/>
            <bitfield mask="0x00001000" name="TRISA12"/>
            <bitfield mask="0x00002000" name="TRISA13"/>
            <bitfield mask="0x00004000" name="TRISA14"/>
            <bitfield mask="0x00008000" name="TRISA15"/>
         </register>
         <register caption="" name="TRISB" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISB0"/>
            <bitfield mask="0x00000002" name="TRISB1"/>
            <bitfield mask="0x00000004" name="TRISB2"/>
            <bitfield mask="0x00000008" name="TRISB3"/>
            <bitfield mask="0x00000010" name="TRISB4"/>
            <bitfield mask="0x00000020" name="TRISB5"/>
            <bitfield mask="0x00000040" name="TRISB6"/>
            <bitfield mask="0x00000080" name="TRISB7"/>
            <bitfield mask="0x00000100" name="TRISB8"/>
            <bitfield mask="0x00000200" name="TRISB9"/>
            <bitfield mask="0x00000400" name="TRISB10"/>
            <bitfield mask="0x00000800" name="TRISB11"/>
            <bitfield mask="0x00001000" name="TRISB12"/>
            <bitfield mask="0x00002000" name="TRISB13"/>
            <bitfield mask="0x00004000" name="TRISB14"/>
            <bitfield mask="0x00008000" name="TRISB15"/>
         </register>
         <register caption="" name="TRISC" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISC0"/>
            <bitfield mask="0x00000002" name="TRISC1"/>
            <bitfield mask="0x00000004" name="TRISC2"/>
            <bitfield mask="0x00000008" name="TRISC3"/>
            <bitfield mask="0x00000010" name="TRISC4"/>
            <bitfield mask="0x00000020" name="TRISC5"/>
            <bitfield mask="0x00000040" name="TRISC6"/>
            <bitfield mask="0x00000080" name="TRISC7"/>
            <bitfield mask="0x00000100" name="TRISC8"/>
            <bitfield mask="0x00000200" name="TRISC9"/>
            <bitfield mask="0x00000400" name="TRISC10"/>
            <bitfield mask="0x00000800" name="TRISC11"/>
            <bitfield mask="0x00001000" name="TRISC12"/>
            <bitfield mask="0x00002000" name="TRISC13"/>
            <bitfield mask="0x00004000" name="TRISC14"/>
            <bitfield mask="0x00008000" name="TRISC15"/>
         </register>
         <register caption="" name="TRISD" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISD0"/>
            <bitfield mask="0x00000002" name="TRISD1"/>
            <bitfield mask="0x00000004" name="TRISD2"/>
            <bitfield mask="0x00000008" name="TRISD3"/>
            <bitfield mask="0x00000010" name="TRISD4"/>
            <bitfield mask="0x00000020" name="TRISD5"/>
            <bitfield mask="0x00000040" name="TRISD6"/>
            <bitfield mask="0x00000080" name="TRISD7"/>
            <bitfield mask="0x00000100" name="TRISD8"/>
            <bitfield mask="0x00000200" name="TRISD9"/>
            <bitfield mask="0x00000400" name="TRISD10"/>
            <bitfield mask="0x00000800" name="TRISD11"/>
            <bitfield mask="0x00001000" name="TRISD12"/>
            <bitfield mask="0x00002000" name="TRISD13"/>
            <bitfield mask="0x00004000" name="TRISD14"/>
            <bitfield mask="0x00008000" name="TRISD15"/>
         </register>
         <register caption="" name="TRISE" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISE0"/>
            <bitfield mask="0x00000002" name="TRISE1"/>
            <bitfield mask="0x00000004" name="TRISE2"/>
            <bitfield mask="0x00000008" name="TRISE3"/>
            <bitfield mask="0x00000010" name="TRISE4"/>
            <bitfield mask="0x00000020" name="TRISE5"/>
            <bitfield mask="0x00000040" name="TRISE6"/>
            <bitfield mask="0x00000080" name="TRISE7"/>
            <bitfield mask="0x00000100" name="TRISE8"/>
            <bitfield mask="0x00000200" name="TRISE9"/>
            <bitfield mask="0x00000400" name="TRISE10"/>
            <bitfield mask="0x00000800" name="TRISE11"/>
            <bitfield mask="0x00001000" name="TRISE12"/>
            <bitfield mask="0x00002000" name="TRISE13"/>
            <bitfield mask="0x00004000" name="TRISE14"/>
            <bitfield mask="0x00008000" name="TRISE15"/>
         </register>
         <register caption="" name="TRISF" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISF0"/>
            <bitfield mask="0x00000002" name="TRISF1"/>
            <bitfield mask="0x00000004" name="TRISF2"/>
            <bitfield mask="0x00000008" name="TRISF3"/>
            <bitfield mask="0x00000010" name="TRISF4"/>
            <bitfield mask="0x00000020" name="TRISF5"/>
            <bitfield mask="0x00000040" name="TRISF6"/>
            <bitfield mask="0x00000080" name="TRISF7"/>
            <bitfield mask="0x00000100" name="TRISF8"/>
            <bitfield mask="0x00000200" name="TRISF9"/>
            <bitfield mask="0x00000400" name="TRISF10"/>
            <bitfield mask="0x00000800" name="TRISF11"/>
            <bitfield mask="0x00001000" name="TRISF12"/>
            <bitfield mask="0x00002000" name="TRISF13"/>
            <bitfield mask="0x00004000" name="TRISF14"/>
            <bitfield mask="0x00008000" name="TRISF15"/>
         </register>
         <register caption="" name="TRISG" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISG0"/>
            <bitfield mask="0x00000002" name="TRISG1"/>
            <bitfield mask="0x00000004" name="TRISG2"/>
            <bitfield mask="0x00000008" name="TRISG3"/>
            <bitfield mask="0x00000010" name="TRISG4"/>
            <bitfield mask="0x00000020" name="TRISG5"/>
            <bitfield mask="0x00000040" name="TRISG6"/>
            <bitfield mask="0x00000080" name="TRISG7"/>
            <bitfield mask="0x00000100" name="TRISG8"/>
            <bitfield mask="0x00000200" name="TRISG9"/>
            <bitfield mask="0x00000400" name="TRISG10"/>
            <bitfield mask="0x00000800" name="TRISG11"/>
            <bitfield mask="0x00001000" name="TRISG12"/>
            <bitfield mask="0x00002000" name="TRISG13"/>
            <bitfield mask="0x00004000" name="TRISG14"/>
            <bitfield mask="0x00008000" name="TRISG15"/>
         </register>
         <register caption="" name="TRISH" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISH0"/>
            <bitfield mask="0x00000002" name="TRISH1"/>
            <bitfield mask="0x00000004" name="TRISH2"/>
            <bitfield mask="0x00000008" name="TRISH3"/>
            <bitfield mask="0x00000010" name="TRISH4"/>
            <bitfield mask="0x00000020" name="TRISH5"/>
            <bitfield mask="0x00000040" name="TRISH6"/>
            <bitfield mask="0x00000080" name="TRISH7"/>
            <bitfield mask="0x00000100" name="TRISH8"/>
            <bitfield mask="0x00000200" name="TRISH9"/>
            <bitfield mask="0x00000400" name="TRISH10"/>
            <bitfield mask="0x00000800" name="TRISH11"/>
            <bitfield mask="0x00001000" name="TRISH12"/>
            <bitfield mask="0x00002000" name="TRISH13"/>
            <bitfield mask="0x00004000" name="TRISH14"/>
            <bitfield mask="0x00008000" name="TRISH15"/>
         </register>
         <register caption="" name="TRISJ" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISJ0"/>
            <bitfield mask="0x00000002" name="TRISJ1"/>
            <bitfield mask="0x00000004" name="TRISJ2"/>
            <bitfield mask="0x00000008" name="TRISJ3"/>
            <bitfield mask="0x00000010" name="TRISJ4"/>
            <bitfield mask="0x00000020" name="TRISJ5"/>
            <bitfield mask="0x00000040" name="TRISJ6"/>
            <bitfield mask="0x00000080" name="TRISJ7"/>
            <bitfield mask="0x00000100" name="TRISJ8"/>
            <bitfield mask="0x00000200" name="TRISJ9"/>
            <bitfield mask="0x00000400" name="TRISJ10"/>
            <bitfield mask="0x00000800" name="TRISJ11"/>
            <bitfield mask="0x00001000" name="TRISJ12"/>
            <bitfield mask="0x00002000" name="TRISJ13"/>
            <bitfield mask="0x00004000" name="TRISJ14"/>
            <bitfield mask="0x00008000" name="TRISJ15"/>
         </register>
         <register caption="" name="PORTA" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RA0"/>
            <bitfield mask="0x00000002" name="RA1"/>
            <bitfield mask="0x00000004" name="RA2"/>
            <bitfield mask="0x00000008" name="RA3"/>
            <bitfield mask="0x00000010" name="RA4"/>
            <bitfield mask="0x00000020" name="RA5"/>
            <bitfield mask="0x00000040" name="RA6"/>
            <bitfield mask="0x00000080" name="RA7"/>
            <bitfield mask="0x00000100" name="RA8"/>
            <bitfield mask="0x00000200" name="RA9"/>
            <bitfield mask="0x00000400" name="RA10"/>
            <bitfield mask="0x00000800" name="RA11"/>
            <bitfield mask="0x00001000" name="RA12"/>
            <bitfield mask="0x00002000" name="RA13"/>
            <bitfield mask="0x00004000" name="RA14"/>
            <bitfield mask="0x00008000" name="RA15"/>
         </register>
         <register caption="" name="PORTB" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RB0"/>
            <bitfield mask="0x00000002" name="RB1"/>
            <bitfield mask="0x00000004" name="RB2"/>
            <bitfield mask="0x00000008" name="RB3"/>
            <bitfield mask="0x00000010" name="RB4"/>
            <bitfield mask="0x00000020" name="RB5"/>
            <bitfield mask="0x00000040" name="RB6"/>
            <bitfield mask="0x00000080" name="RB7"/>
            <bitfield mask="0x00000100" name="RB8"/>
            <bitfield mask="0x00000200" name="RB9"/>
            <bitfield mask="0x00000400" name="RB10"/>
            <bitfield mask="0x00000800" name="RB11"/>
            <bitfield mask="0x00001000" name="RB12"/>
            <bitfield mask="0x00002000" name="RB13"/>
            <bitfield mask="0x00004000" name="RB14"/>
            <bitfield mask="0x00008000" name="RB15"/>
         </register>
         <register caption="" name="PORTC" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RC0"/>
            <bitfield mask="0x00000002" name="RC1"/>
            <bitfield mask="0x00000004" name="RC2"/>
            <bitfield mask="0x00000008" name="RC3"/>
            <bitfield mask="0x00000010" name="RC4"/>
            <bitfield mask="0x00000020" name="RC5"/>
            <bitfield mask="0x00000040" name="RC6"/>
            <bitfield mask="0x00000080" name="RC7"/>
            <bitfield mask="0x00000100" name="RC8"/>
            <bitfield mask="0x00000200" name="RC9"/>
            <bitfield mask="0x00000400" name="RC10"/>
            <bitfield mask="0x00000800" name="RC11"/>
            <bitfield mask="0x00001000" name="RC12"/>
            <bitfield mask="0x00002000" name="RC13"/>
            <bitfield mask="0x00004000" name="RC14"/>
            <bitfield mask="0x00008000" name="RC15"/>
         </register>
         <register caption="" name="PORTD" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RD0"/>
            <bitfield mask="0x00000002" name="RD1"/>
            <bitfield mask="0x00000004" name="RD2"/>
            <bitfield mask="0x00000008" name="RD3"/>
            <bitfield mask="0x00000010" name="RD4"/>
            <bitfield mask="0x00000020" name="RD5"/>
            <bitfield mask="0x00000040" name="RD6"/>
            <bitfield mask="0x00000080" name="RD7"/>
            <bitfield mask="0x00000100" name="RD8"/>
            <bitfield mask="0x00000200" name="RD9"/>
            <bitfield mask="0x00000400" name="RD10"/>
            <bitfield mask="0x00000800" name="RD11"/>
            <bitfield mask="0x00001000" name="RD12"/>
            <bitfield mask="0x00002000" name="RD13"/>
            <bitfield mask="0x00004000" name="RD14"/>
            <bitfield mask="0x00008000" name="RD15"/>
         </register>
         <register caption="" name="PORTE" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RE0"/>
            <bitfield mask="0x00000002" name="RE1"/>
            <bitfield mask="0x00000004" name="RE2"/>
            <bitfield mask="0x00000008" name="RE3"/>
            <bitfield mask="0x00000010" name="RE4"/>
            <bitfield mask="0x00000020" name="RE5"/>
            <bitfield mask="0x00000040" name="RE6"/>
            <bitfield mask="0x00000080" name="RE7"/>
            <bitfield mask="0x00000100" name="RE8"/>
            <bitfield mask="0x00000200" name="RE9"/>
            <bitfield mask="0x00000400" name="RE10"/>
            <bitfield mask="0x00000800" name="RE11"/>
            <bitfield mask="0x00001000" name="RE12"/>
            <bitfield mask="0x00002000" name="RE13"/>
            <bitfield mask="0x00004000" name="RE14"/>
            <bitfield mask="0x00008000" name="RE15"/>
         </register>
         <register caption="" name="PORTF" offset="0x520" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RF0"/>
            <bitfield mask="0x00000002" name="RF1"/>
            <bitfield mask="0x00000004" name="RF2"/>
            <bitfield mask="0x00000008" name="RF3"/>
            <bitfield mask="0x00000010" name="RF4"/>
            <bitfield mask="0x00000020" name="RF5"/>
            <bitfield mask="0x00000040" name="RF6"/>
            <bitfield mask="0x00000080" name="RF7"/>
            <bitfield mask="0x00000100" name="RF8"/>
            <bitfield mask="0x00000200" name="RF9"/>
            <bitfield mask="0x00000400" name="RF10"/>
            <bitfield mask="0x00000800" name="RF11"/>
            <bitfield mask="0x00001000" name="RF12"/>
            <bitfield mask="0x00002000" name="RF13"/>
            <bitfield mask="0x00004000" name="RF14"/>
            <bitfield mask="0x00008000" name="RF15"/>
         </register>
         <register caption="" name="PORTG" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RG0"/>
            <bitfield mask="0x00000002" name="RG1"/>
            <bitfield mask="0x00000004" name="RG2"/>
            <bitfield mask="0x00000008" name="RG3"/>
            <bitfield mask="0x00000010" name="RG4"/>
            <bitfield mask="0x00000020" name="RG5"/>
            <bitfield mask="0x00000040" name="RG6"/>
            <bitfield mask="0x00000080" name="RG7"/>
            <bitfield mask="0x00000100" name="RG8"/>
            <bitfield mask="0x00000200" name="RG9"/>
            <bitfield mask="0x00000400" name="RG10"/>
            <bitfield mask="0x00000800" name="RG11"/>
            <bitfield mask="0x00001000" name="RG12"/>
            <bitfield mask="0x00002000" name="RG13"/>
            <bitfield mask="0x00004000" name="RG14"/>
            <bitfield mask="0x00008000" name="RG15"/>
         </register>
         <register caption="" name="PORTH" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RH0"/>
            <bitfield mask="0x00000002" name="RH1"/>
            <bitfield mask="0x00000004" name="RH2"/>
            <bitfield mask="0x00000008" name="RH3"/>
            <bitfield mask="0x00000010" name="RH4"/>
            <bitfield mask="0x00000020" name="RH5"/>
            <bitfield mask="0x00000040" name="RH6"/>
            <bitfield mask="0x00000080" name="RH7"/>
            <bitfield mask="0x00000100" name="RH8"/>
            <bitfield mask="0x00000200" name="RH9"/>
            <bitfield mask="0x00000400" name="RH10"/>
            <bitfield mask="0x00000800" name="RH11"/>
            <bitfield mask="0x00001000" name="RH12"/>
            <bitfield mask="0x00002000" name="RH13"/>
            <bitfield mask="0x00004000" name="RH14"/>
            <bitfield mask="0x00008000" name="RH15"/>
         </register>
         <register caption="" name="PORTJ" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x00000001" name="RJ0"/>
            <bitfield mask="0x00000002" name="RJ1"/>
            <bitfield mask="0x00000004" name="RJ2"/>
            <bitfield mask="0x00000008" name="RJ3"/>
            <bitfield mask="0x00000010" name="RJ4"/>
            <bitfield mask="0x00000020" name="RJ5"/>
            <bitfield mask="0x00000040" name="RJ6"/>
            <bitfield mask="0x00000080" name="RJ7"/>
            <bitfield mask="0x00000100" name="RJ8"/>
            <bitfield mask="0x00000200" name="RJ9"/>
            <bitfield mask="0x00000400" name="RJ10"/>
            <bitfield mask="0x00000800" name="RJ11"/>
            <bitfield mask="0x00001000" name="RJ12"/>
            <bitfield mask="0x00002000" name="RJ13"/>
            <bitfield mask="0x00004000" name="RJ14"/>
            <bitfield mask="0x00008000" name="RJ15"/>
         </register>
         <register caption="" name="LATA" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATA0"/>
            <bitfield mask="0x00000002" name="LATA1"/>
            <bitfield mask="0x00000004" name="LATA2"/>
            <bitfield mask="0x00000008" name="LATA3"/>
            <bitfield mask="0x00000010" name="LATA4"/>
            <bitfield mask="0x00000020" name="LATA5"/>
            <bitfield mask="0x00000040" name="LATA6"/>
            <bitfield mask="0x00000080" name="LATA7"/>
            <bitfield mask="0x00000100" name="LATA8"/>
            <bitfield mask="0x00000200" name="LATA9"/>
            <bitfield mask="0x00000400" name="LATA10"/>
            <bitfield mask="0x00000800" name="LATA11"/>
            <bitfield mask="0x00001000" name="LATA12"/>
            <bitfield mask="0x00002000" name="LATA13"/>
            <bitfield mask="0x00004000" name="LATA14"/>
            <bitfield mask="0x00008000" name="LATA15"/>
         </register>
         <register caption="" name="LATB" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATB0"/>
            <bitfield mask="0x00000002" name="LATB1"/>
            <bitfield mask="0x00000004" name="LATB2"/>
            <bitfield mask="0x00000008" name="LATB3"/>
            <bitfield mask="0x00000010" name="LATB4"/>
            <bitfield mask="0x00000020" name="LATB5"/>
            <bitfield mask="0x00000040" name="LATB6"/>
            <bitfield mask="0x00000080" name="LATB7"/>
            <bitfield mask="0x00000100" name="LATB8"/>
            <bitfield mask="0x00000200" name="LATB9"/>
            <bitfield mask="0x00000400" name="LATB10"/>
            <bitfield mask="0x00000800" name="LATB11"/>
            <bitfield mask="0x00001000" name="LATB12"/>
            <bitfield mask="0x00002000" name="LATB13"/>
            <bitfield mask="0x00004000" name="LATB14"/>
            <bitfield mask="0x00008000" name="LATB15"/>
         </register>
         <register caption="" name="LATC" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATC0"/>
            <bitfield mask="0x00000002" name="LATC1"/>
            <bitfield mask="0x00000004" name="LATC2"/>
            <bitfield mask="0x00000008" name="LATC3"/>
            <bitfield mask="0x00000010" name="LATC4"/>
            <bitfield mask="0x00000020" name="LATC5"/>
            <bitfield mask="0x00000040" name="LATC6"/>
            <bitfield mask="0x00000080" name="LATC7"/>
            <bitfield mask="0x00000100" name="LATC8"/>
            <bitfield mask="0x00000200" name="LATC9"/>
            <bitfield mask="0x00000400" name="LATC10"/>
            <bitfield mask="0x00000800" name="LATC11"/>
            <bitfield mask="0x00001000" name="LATC12"/>
            <bitfield mask="0x00002000" name="LATC13"/>
            <bitfield mask="0x00004000" name="LATC14"/>
            <bitfield mask="0x00008000" name="LATC15"/>
         </register>
         <register caption="" name="LATD" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATD0"/>
            <bitfield mask="0x00000002" name="LATD1"/>
            <bitfield mask="0x00000004" name="LATD2"/>
            <bitfield mask="0x00000008" name="LATD3"/>
            <bitfield mask="0x00000010" name="LATD4"/>
            <bitfield mask="0x00000020" name="LATD5"/>
            <bitfield mask="0x00000040" name="LATD6"/>
            <bitfield mask="0x00000080" name="LATD7"/>
            <bitfield mask="0x00000100" name="LATD8"/>
            <bitfield mask="0x00000200" name="LATD9"/>
            <bitfield mask="0x00000400" name="LATD10"/>
            <bitfield mask="0x00000800" name="LATD11"/>
            <bitfield mask="0x00001000" name="LATD12"/>
            <bitfield mask="0x00002000" name="LATD13"/>
            <bitfield mask="0x00004000" name="LATD14"/>
            <bitfield mask="0x00008000" name="LATD15"/>
         </register>
         <register caption="" name="LATE" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATE0"/>
            <bitfield mask="0x00000002" name="LATE1"/>
            <bitfield mask="0x00000004" name="LATE2"/>
            <bitfield mask="0x00000008" name="LATE3"/>
            <bitfield mask="0x00000010" name="LATE4"/>
            <bitfield mask="0x00000020" name="LATE5"/>
            <bitfield mask="0x00000040" name="LATE6"/>
            <bitfield mask="0x00000080" name="LATE7"/>
            <bitfield mask="0x00000100" name="LATE8"/>
            <bitfield mask="0x00000200" name="LATE9"/>
            <bitfield mask="0x00000400" name="LATE10"/>
            <bitfield mask="0x00000800" name="LATE11"/>
            <bitfield mask="0x00001000" name="LATE12"/>
            <bitfield mask="0x00002000" name="LATE13"/>
            <bitfield mask="0x00004000" name="LATE14"/>
            <bitfield mask="0x00008000" name="LATE15"/>
         </register>
         <register caption="" name="LATF" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATF0"/>
            <bitfield mask="0x00000002" name="LATF1"/>
            <bitfield mask="0x00000004" name="LATF2"/>
            <bitfield mask="0x00000008" name="LATF3"/>
            <bitfield mask="0x00000010" name="LATF4"/>
            <bitfield mask="0x00000020" name="LATF5"/>
            <bitfield mask="0x00000040" name="LATF6"/>
            <bitfield mask="0x00000080" name="LATF7"/>
            <bitfield mask="0x00000100" name="LATF8"/>
            <bitfield mask="0x00000200" name="LATF9"/>
            <bitfield mask="0x00000400" name="LATF10"/>
            <bitfield mask="0x00000800" name="LATF11"/>
            <bitfield mask="0x00001000" name="LATF12"/>
            <bitfield mask="0x00002000" name="LATF13"/>
            <bitfield mask="0x00004000" name="LATF14"/>
            <bitfield mask="0x00008000" name="LATF15"/>
         </register>
         <register caption="" name="LATG" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATG0"/>
            <bitfield mask="0x00000002" name="LATG1"/>
            <bitfield mask="0x00000004" name="LATG2"/>
            <bitfield mask="0x00000008" name="LATG3"/>
            <bitfield mask="0x00000010" name="LATG4"/>
            <bitfield mask="0x00000020" name="LATG5"/>
            <bitfield mask="0x00000040" name="LATG6"/>
            <bitfield mask="0x00000080" name="LATG7"/>
            <bitfield mask="0x00000100" name="LATG8"/>
            <bitfield mask="0x00000200" name="LATG9"/>
            <bitfield mask="0x00000400" name="LATG10"/>
            <bitfield mask="0x00000800" name="LATG11"/>
            <bitfield mask="0x00001000" name="LATG12"/>
            <bitfield mask="0x00002000" name="LATG13"/>
            <bitfield mask="0x00004000" name="LATG14"/>
            <bitfield mask="0x00008000" name="LATG15"/>
         </register>
         <register caption="" name="LATH" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATH0"/>
            <bitfield mask="0x00000002" name="LATH1"/>
            <bitfield mask="0x00000004" name="LATH2"/>
            <bitfield mask="0x00000008" name="LATH3"/>
            <bitfield mask="0x00000010" name="LATH4"/>
            <bitfield mask="0x00000020" name="LATH5"/>
            <bitfield mask="0x00000040" name="LATH6"/>
            <bitfield mask="0x00000080" name="LATH7"/>
            <bitfield mask="0x00000100" name="LATH8"/>
            <bitfield mask="0x00000200" name="LATH9"/>
            <bitfield mask="0x00000400" name="LATH10"/>
            <bitfield mask="0x00000800" name="LATH11"/>
            <bitfield mask="0x00001000" name="LATH12"/>
            <bitfield mask="0x00002000" name="LATH13"/>
            <bitfield mask="0x00004000" name="LATH14"/>
            <bitfield mask="0x00008000" name="LATH15"/>
         </register>
         <register caption="" name="LATJ" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATJ0"/>
            <bitfield mask="0x00000002" name="LATJ1"/>
            <bitfield mask="0x00000004" name="LATJ2"/>
            <bitfield mask="0x00000008" name="LATJ3"/>
            <bitfield mask="0x00000010" name="LATJ4"/>
            <bitfield mask="0x00000020" name="LATJ5"/>
            <bitfield mask="0x00000040" name="LATJ6"/>
            <bitfield mask="0x00000080" name="LATJ7"/>
            <bitfield mask="0x00000100" name="LATJ8"/>
            <bitfield mask="0x00000200" name="LATJ9"/>
            <bitfield mask="0x00000400" name="LATJ10"/>
            <bitfield mask="0x00000800" name="LATJ11"/>
            <bitfield mask="0x00001000" name="LATJ12"/>
            <bitfield mask="0x00002000" name="LATJ13"/>
            <bitfield mask="0x00004000" name="LATJ14"/>
            <bitfield mask="0x00008000" name="LATJ15"/>
         </register>
         <register caption="" name="ODCA" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCA0"/>
            <bitfield mask="0x00000002" name="ODCA1"/>
            <bitfield mask="0x00000004" name="ODCA2"/>
            <bitfield mask="0x00000008" name="ODCA3"/>
            <bitfield mask="0x00000010" name="ODCA4"/>
            <bitfield mask="0x00000020" name="ODCA5"/>
            <bitfield mask="0x00000040" name="ODCA6"/>
            <bitfield mask="0x00000080" name="ODCA7"/>
            <bitfield mask="0x00000100" name="ODCA8"/>
            <bitfield mask="0x00000200" name="ODCA9"/>
            <bitfield mask="0x00000400" name="ODCA10"/>
            <bitfield mask="0x00000800" name="ODCA11"/>
            <bitfield mask="0x00001000" name="ODCA12"/>
            <bitfield mask="0x00002000" name="ODCA13"/>
            <bitfield mask="0x00004000" name="ODCA14"/>
            <bitfield mask="0x00008000" name="ODCA15"/>
         </register>
         <register caption="" name="ODCB" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCB0"/>
            <bitfield mask="0x00000002" name="ODCB1"/>
            <bitfield mask="0x00000004" name="ODCB2"/>
            <bitfield mask="0x00000008" name="ODCB3"/>
            <bitfield mask="0x00000010" name="ODCB4"/>
            <bitfield mask="0x00000020" name="ODCB5"/>
            <bitfield mask="0x00000040" name="ODCB6"/>
            <bitfield mask="0x00000080" name="ODCB7"/>
            <bitfield mask="0x00000100" name="ODCB8"/>
            <bitfield mask="0x00000200" name="ODCB9"/>
            <bitfield mask="0x00000400" name="ODCB10"/>
            <bitfield mask="0x00000800" name="ODCB11"/>
            <bitfield mask="0x00001000" name="ODCB12"/>
            <bitfield mask="0x00002000" name="ODCB13"/>
            <bitfield mask="0x00004000" name="ODCB14"/>
            <bitfield mask="0x00008000" name="ODCB15"/>
         </register>
         <register caption="" name="ODCC" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCC0"/>
            <bitfield mask="0x00000002" name="ODCC1"/>
            <bitfield mask="0x00000004" name="ODCC2"/>
            <bitfield mask="0x00000008" name="ODCC3"/>
            <bitfield mask="0x00000010" name="ODCC4"/>
            <bitfield mask="0x00000020" name="ODCC5"/>
            <bitfield mask="0x00000040" name="ODCC6"/>
            <bitfield mask="0x00000080" name="ODCC7"/>
            <bitfield mask="0x00000100" name="ODCC8"/>
            <bitfield mask="0x00000200" name="ODCC9"/>
            <bitfield mask="0x00000400" name="ODCC10"/>
            <bitfield mask="0x00000800" name="ODCC11"/>
            <bitfield mask="0x00001000" name="ODCC12"/>
            <bitfield mask="0x00002000" name="ODCC13"/>
            <bitfield mask="0x00004000" name="ODCC14"/>
            <bitfield mask="0x00008000" name="ODCC15"/>
         </register>
         <register caption="" name="ODCD" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCD0"/>
            <bitfield mask="0x00000002" name="ODCD1"/>
            <bitfield mask="0x00000004" name="ODCD2"/>
            <bitfield mask="0x00000008" name="ODCD3"/>
            <bitfield mask="0x00000010" name="ODCD4"/>
            <bitfield mask="0x00000020" name="ODCD5"/>
            <bitfield mask="0x00000040" name="ODCD6"/>
            <bitfield mask="0x00000080" name="ODCD7"/>
            <bitfield mask="0x00000100" name="ODCD8"/>
            <bitfield mask="0x00000200" name="ODCD9"/>
            <bitfield mask="0x00000400" name="ODCD10"/>
            <bitfield mask="0x00000800" name="ODCD11"/>
            <bitfield mask="0x00001000" name="ODCD12"/>
            <bitfield mask="0x00002000" name="ODCD13"/>
            <bitfield mask="0x00004000" name="ODCD14"/>
            <bitfield mask="0x00008000" name="ODCD15"/>
         </register>
         <register caption="" name="ODCE" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCE0"/>
            <bitfield mask="0x00000002" name="ODCE1"/>
            <bitfield mask="0x00000004" name="ODCE2"/>
            <bitfield mask="0x00000008" name="ODCE3"/>
            <bitfield mask="0x00000010" name="ODCE4"/>
            <bitfield mask="0x00000020" name="ODCE5"/>
            <bitfield mask="0x00000040" name="ODCE6"/>
            <bitfield mask="0x00000080" name="ODCE7"/>
            <bitfield mask="0x00000100" name="ODCE8"/>
            <bitfield mask="0x00000200" name="ODCE9"/>
            <bitfield mask="0x00000400" name="ODCE10"/>
            <bitfield mask="0x00000800" name="ODCE11"/>
            <bitfield mask="0x00001000" name="ODCE12"/>
            <bitfield mask="0x00002000" name="ODCE13"/>
            <bitfield mask="0x00004000" name="ODCE14"/>
            <bitfield mask="0x00008000" name="ODCE15"/>
         </register>
         <register caption="" name="ODCF" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCF0"/>
            <bitfield mask="0x00000002" name="ODCF1"/>
            <bitfield mask="0x00000004" name="ODCF2"/>
            <bitfield mask="0x00000008" name="ODCF3"/>
            <bitfield mask="0x00000010" name="ODCF4"/>
            <bitfield mask="0x00000020" name="ODCF5"/>
            <bitfield mask="0x00000040" name="ODCF6"/>
            <bitfield mask="0x00000080" name="ODCF7"/>
            <bitfield mask="0x00000100" name="ODCF8"/>
            <bitfield mask="0x00000200" name="ODCF9"/>
            <bitfield mask="0x00000400" name="ODCF10"/>
            <bitfield mask="0x00000800" name="ODCF11"/>
            <bitfield mask="0x00001000" name="ODCF12"/>
            <bitfield mask="0x00002000" name="ODCF13"/>
            <bitfield mask="0x00004000" name="ODCF14"/>
            <bitfield mask="0x00008000" name="ODCF15"/>
         </register>
         <register caption="" name="ODCG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCG0"/>
            <bitfield mask="0x00000002" name="ODCG1"/>
            <bitfield mask="0x00000004" name="ODCG2"/>
            <bitfield mask="0x00000008" name="ODCG3"/>
            <bitfield mask="0x00000010" name="ODCG4"/>
            <bitfield mask="0x00000020" name="ODCG5"/>
            <bitfield mask="0x00000040" name="ODCG6"/>
            <bitfield mask="0x00000080" name="ODCG7"/>
            <bitfield mask="0x00000100" name="ODCG8"/>
            <bitfield mask="0x00000200" name="ODCG9"/>
            <bitfield mask="0x00000400" name="ODCG10"/>
            <bitfield mask="0x00000800" name="ODCG11"/>
            <bitfield mask="0x00001000" name="ODCG12"/>
            <bitfield mask="0x00002000" name="ODCG13"/>
            <bitfield mask="0x00004000" name="ODCG14"/>
            <bitfield mask="0x00008000" name="ODCG15"/>
         </register>
         <register caption="" name="ODCH" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCH0"/>
            <bitfield mask="0x00000002" name="ODCH1"/>
            <bitfield mask="0x00000004" name="ODCH2"/>
            <bitfield mask="0x00000008" name="ODCH3"/>
            <bitfield mask="0x00000010" name="ODCH4"/>
            <bitfield mask="0x00000020" name="ODCH5"/>
            <bitfield mask="0x00000040" name="ODCH6"/>
            <bitfield mask="0x00000080" name="ODCH7"/>
            <bitfield mask="0x00000100" name="ODCH8"/>
            <bitfield mask="0x00000200" name="ODCH9"/>
            <bitfield mask="0x00000400" name="ODCH10"/>
            <bitfield mask="0x00000800" name="ODCH11"/>
            <bitfield mask="0x00001000" name="ODCH12"/>
            <bitfield mask="0x00002000" name="ODCH13"/>
            <bitfield mask="0x00004000" name="ODCH14"/>
            <bitfield mask="0x00008000" name="ODCH15"/>
         </register>
         <register caption="" name="ODCJ" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCJ0"/>
            <bitfield mask="0x00000002" name="ODCJ1"/>
            <bitfield mask="0x00000004" name="ODCJ2"/>
            <bitfield mask="0x00000008" name="ODCJ3"/>
            <bitfield mask="0x00000010" name="ODCJ4"/>
            <bitfield mask="0x00000020" name="ODCJ5"/>
            <bitfield mask="0x00000040" name="ODCJ6"/>
            <bitfield mask="0x00000080" name="ODCJ7"/>
            <bitfield mask="0x00000100" name="ODCJ8"/>
            <bitfield mask="0x00000200" name="ODCJ9"/>
            <bitfield mask="0x00000400" name="ODCJ10"/>
            <bitfield mask="0x00000800" name="ODCJ11"/>
            <bitfield mask="0x00001000" name="ODCJ12"/>
            <bitfield mask="0x00002000" name="ODCJ13"/>
            <bitfield mask="0x00004000" name="ODCJ14"/>
            <bitfield mask="0x00008000" name="ODCJ15"/>
         </register>
         <register caption="" name="CNPUA" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUA0"/>
            <bitfield mask="0x00000002" name="CNPUA1"/>
            <bitfield mask="0x00000004" name="CNPUA2"/>
            <bitfield mask="0x00000008" name="CNPUA3"/>
            <bitfield mask="0x00000010" name="CNPUA4"/>
            <bitfield mask="0x00000020" name="CNPUA5"/>
            <bitfield mask="0x00000040" name="CNPUA6"/>
            <bitfield mask="0x00000080" name="CNPUA7"/>
            <bitfield mask="0x00000100" name="CNPUA8"/>
            <bitfield mask="0x00000200" name="CNPUA9"/>
            <bitfield mask="0x00000400" name="CNPUA10"/>
            <bitfield mask="0x00000800" name="CNPUA11"/>
            <bitfield mask="0x00001000" name="CNPUA12"/>
            <bitfield mask="0x00002000" name="CNPUA13"/>
            <bitfield mask="0x00004000" name="CNPUA14"/>
            <bitfield mask="0x00008000" name="CNPUA15"/>
         </register>
         <register caption="" name="CNPUB" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUB0"/>
            <bitfield mask="0x00000002" name="CNPUB1"/>
            <bitfield mask="0x00000004" name="CNPUB2"/>
            <bitfield mask="0x00000008" name="CNPUB3"/>
            <bitfield mask="0x00000010" name="CNPUB4"/>
            <bitfield mask="0x00000020" name="CNPUB5"/>
            <bitfield mask="0x00000040" name="CNPUB6"/>
            <bitfield mask="0x00000080" name="CNPUB7"/>
            <bitfield mask="0x00000100" name="CNPUB8"/>
            <bitfield mask="0x00000200" name="CNPUB9"/>
            <bitfield mask="0x00000400" name="CNPUB10"/>
            <bitfield mask="0x00000800" name="CNPUB11"/>
            <bitfield mask="0x00001000" name="CNPUB12"/>
            <bitfield mask="0x00002000" name="CNPUB13"/>
            <bitfield mask="0x00004000" name="CNPUB14"/>
            <bitfield mask="0x00008000" name="CNPUB15"/>
         </register>
         <register caption="" name="CNPUC" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUC0"/>
            <bitfield mask="0x00000002" name="CNPUC1"/>
            <bitfield mask="0x00000004" name="CNPUC2"/>
            <bitfield mask="0x00000008" name="CNPUC3"/>
            <bitfield mask="0x00000010" name="CNPUC4"/>
            <bitfield mask="0x00000020" name="CNPUC5"/>
            <bitfield mask="0x00000040" name="CNPUC6"/>
            <bitfield mask="0x00000080" name="CNPUC7"/>
            <bitfield mask="0x00000100" name="CNPUC8"/>
            <bitfield mask="0x00000200" name="CNPUC9"/>
            <bitfield mask="0x00000400" name="CNPUC10"/>
            <bitfield mask="0x00000800" name="CNPUC11"/>
            <bitfield mask="0x00001000" name="CNPUC12"/>
            <bitfield mask="0x00002000" name="CNPUC13"/>
            <bitfield mask="0x00004000" name="CNPUC14"/>
            <bitfield mask="0x00008000" name="CNPUC15"/>
         </register>
         <register caption="" name="CNPUD" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUD0"/>
            <bitfield mask="0x00000002" name="CNPUD1"/>
            <bitfield mask="0x00000004" name="CNPUD2"/>
            <bitfield mask="0x00000008" name="CNPUD3"/>
            <bitfield mask="0x00000010" name="CNPUD4"/>
            <bitfield mask="0x00000020" name="CNPUD5"/>
            <bitfield mask="0x00000040" name="CNPUD6"/>
            <bitfield mask="0x00000080" name="CNPUD7"/>
            <bitfield mask="0x00000100" name="CNPUD8"/>
            <bitfield mask="0x00000200" name="CNPUD9"/>
            <bitfield mask="0x00000400" name="CNPUD10"/>
            <bitfield mask="0x00000800" name="CNPUD11"/>
            <bitfield mask="0x00001000" name="CNPUD12"/>
            <bitfield mask="0x00002000" name="CNPUD13"/>
            <bitfield mask="0x00004000" name="CNPUD14"/>
            <bitfield mask="0x00008000" name="CNPUD15"/>
         </register>
         <register caption="" name="CNPUE" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUE0"/>
            <bitfield mask="0x00000002" name="CNPUE1"/>
            <bitfield mask="0x00000004" name="CNPUE2"/>
            <bitfield mask="0x00000008" name="CNPUE3"/>
            <bitfield mask="0x00000010" name="CNPUE4"/>
            <bitfield mask="0x00000020" name="CNPUE5"/>
            <bitfield mask="0x00000040" name="CNPUE6"/>
            <bitfield mask="0x00000080" name="CNPUE7"/>
            <bitfield mask="0x00000100" name="CNPUE8"/>
            <bitfield mask="0x00000200" name="CNPUE9"/>
            <bitfield mask="0x00000400" name="CNPUE10"/>
            <bitfield mask="0x00000800" name="CNPUE11"/>
            <bitfield mask="0x00001000" name="CNPUE12"/>
            <bitfield mask="0x00002000" name="CNPUE13"/>
            <bitfield mask="0x00004000" name="CNPUE14"/>
            <bitfield mask="0x00008000" name="CNPUE15"/>
         </register>
         <register caption="" name="CNPUF" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUF0"/>
            <bitfield mask="0x00000002" name="CNPUF1"/>
            <bitfield mask="0x00000004" name="CNPUF2"/>
            <bitfield mask="0x00000008" name="CNPUF3"/>
            <bitfield mask="0x00000010" name="CNPUF4"/>
            <bitfield mask="0x00000020" name="CNPUF5"/>
            <bitfield mask="0x00000040" name="CNPUF6"/>
            <bitfield mask="0x00000080" name="CNPUF7"/>
            <bitfield mask="0x00000100" name="CNPUF8"/>
            <bitfield mask="0x00000200" name="CNPUF9"/>
            <bitfield mask="0x00000400" name="CNPUF10"/>
            <bitfield mask="0x00000800" name="CNPUF11"/>
            <bitfield mask="0x00001000" name="CNPUF12"/>
            <bitfield mask="0x00002000" name="CNPUF13"/>
            <bitfield mask="0x00004000" name="CNPUF14"/>
            <bitfield mask="0x00008000" name="CNPUF15"/>
         </register>
         <register caption="" name="CNPUG" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUG0"/>
            <bitfield mask="0x00000002" name="CNPUG1"/>
            <bitfield mask="0x00000004" name="CNPUG2"/>
            <bitfield mask="0x00000008" name="CNPUG3"/>
            <bitfield mask="0x00000010" name="CNPUG4"/>
            <bitfield mask="0x00000020" name="CNPUG5"/>
            <bitfield mask="0x00000040" name="CNPUG6"/>
            <bitfield mask="0x00000080" name="CNPUG7"/>
            <bitfield mask="0x00000100" name="CNPUG8"/>
            <bitfield mask="0x00000200" name="CNPUG9"/>
            <bitfield mask="0x00000400" name="CNPUG10"/>
            <bitfield mask="0x00000800" name="CNPUG11"/>
            <bitfield mask="0x00001000" name="CNPUG12"/>
            <bitfield mask="0x00002000" name="CNPUG13"/>
            <bitfield mask="0x00004000" name="CNPUG14"/>
            <bitfield mask="0x00008000" name="CNPUG15"/>
         </register>
         <register caption="" name="CNPUH" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUH0"/>
            <bitfield mask="0x00000002" name="CNPUH1"/>
            <bitfield mask="0x00000004" name="CNPUH2"/>
            <bitfield mask="0x00000008" name="CNPUH3"/>
            <bitfield mask="0x00000010" name="CNPUH4"/>
            <bitfield mask="0x00000020" name="CNPUH5"/>
            <bitfield mask="0x00000040" name="CNPUH6"/>
            <bitfield mask="0x00000080" name="CNPUH7"/>
            <bitfield mask="0x00000100" name="CNPUH8"/>
            <bitfield mask="0x00000200" name="CNPUH9"/>
            <bitfield mask="0x00000400" name="CNPUH10"/>
            <bitfield mask="0x00000800" name="CNPUH11"/>
            <bitfield mask="0x00001000" name="CNPUH12"/>
            <bitfield mask="0x00002000" name="CNPUH13"/>
            <bitfield mask="0x00004000" name="CNPUH14"/>
            <bitfield mask="0x00008000" name="CNPUH15"/>
         </register>
         <register caption="" name="CNPUJ" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUJ0"/>
            <bitfield mask="0x00000002" name="CNPUJ1"/>
            <bitfield mask="0x00000004" name="CNPUJ2"/>
            <bitfield mask="0x00000008" name="CNPUJ3"/>
            <bitfield mask="0x00000010" name="CNPUJ4"/>
            <bitfield mask="0x00000020" name="CNPUJ5"/>
            <bitfield mask="0x00000040" name="CNPUJ6"/>
            <bitfield mask="0x00000080" name="CNPUJ7"/>
            <bitfield mask="0x00000100" name="CNPUJ8"/>
            <bitfield mask="0x00000200" name="CNPUJ9"/>
            <bitfield mask="0x00000400" name="CNPUJ10"/>
            <bitfield mask="0x00000800" name="CNPUJ11"/>
            <bitfield mask="0x00001000" name="CNPUJ12"/>
            <bitfield mask="0x00002000" name="CNPUJ13"/>
            <bitfield mask="0x00004000" name="CNPUJ14"/>
            <bitfield mask="0x00008000" name="CNPUJ15"/>
         </register>
         <register caption="" name="CNPDA" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDA0"/>
            <bitfield mask="0x00000002" name="CNPDA1"/>
            <bitfield mask="0x00000004" name="CNPDA2"/>
            <bitfield mask="0x00000008" name="CNPDA3"/>
            <bitfield mask="0x00000010" name="CNPDA4"/>
            <bitfield mask="0x00000020" name="CNPDA5"/>
            <bitfield mask="0x00000040" name="CNPDA6"/>
            <bitfield mask="0x00000080" name="CNPDA7"/>
            <bitfield mask="0x00000100" name="CNPDA8"/>
            <bitfield mask="0x00000200" name="CNPDA9"/>
            <bitfield mask="0x00000400" name="CNPDA10"/>
            <bitfield mask="0x00000800" name="CNPDA11"/>
            <bitfield mask="0x00001000" name="CNPDA12"/>
            <bitfield mask="0x00002000" name="CNPDA13"/>
            <bitfield mask="0x00004000" name="CNPDA14"/>
            <bitfield mask="0x00008000" name="CNPDA15"/>
         </register>
         <register caption="" name="CNPDB" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDB0"/>
            <bitfield mask="0x00000002" name="CNPDB1"/>
            <bitfield mask="0x00000004" name="CNPDB2"/>
            <bitfield mask="0x00000008" name="CNPDB3"/>
            <bitfield mask="0x00000010" name="CNPDB4"/>
            <bitfield mask="0x00000020" name="CNPDB5"/>
            <bitfield mask="0x00000040" name="CNPDB6"/>
            <bitfield mask="0x00000080" name="CNPDB7"/>
            <bitfield mask="0x00000100" name="CNPDB8"/>
            <bitfield mask="0x00000200" name="CNPDB9"/>
            <bitfield mask="0x00000400" name="CNPDB10"/>
            <bitfield mask="0x00000800" name="CNPDB11"/>
            <bitfield mask="0x00001000" name="CNPDB12"/>
            <bitfield mask="0x00002000" name="CNPDB13"/>
            <bitfield mask="0x00004000" name="CNPDB14"/>
            <bitfield mask="0x00008000" name="CNPDB15"/>
         </register>
         <register caption="" name="CNPDC" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDC0"/>
            <bitfield mask="0x00000002" name="CNPDC1"/>
            <bitfield mask="0x00000004" name="CNPDC2"/>
            <bitfield mask="0x00000008" name="CNPDC3"/>
            <bitfield mask="0x00000010" name="CNPDC4"/>
            <bitfield mask="0x00000020" name="CNPDC5"/>
            <bitfield mask="0x00000040" name="CNPDC6"/>
            <bitfield mask="0x00000080" name="CNPDC7"/>
            <bitfield mask="0x00000100" name="CNPDC8"/>
            <bitfield mask="0x00000200" name="CNPDC9"/>
            <bitfield mask="0x00000400" name="CNPDC10"/>
            <bitfield mask="0x00000800" name="CNPDC11"/>
            <bitfield mask="0x00001000" name="CNPDC12"/>
            <bitfield mask="0x00002000" name="CNPDC13"/>
            <bitfield mask="0x00004000" name="CNPDC14"/>
            <bitfield mask="0x00008000" name="CNPDC15"/>
         </register>
         <register caption="" name="CNPDD" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDD0"/>
            <bitfield mask="0x00000002" name="CNPDD1"/>
            <bitfield mask="0x00000004" name="CNPDD2"/>
            <bitfield mask="0x00000008" name="CNPDD3"/>
            <bitfield mask="0x00000010" name="CNPDD4"/>
            <bitfield mask="0x00000020" name="CNPDD5"/>
            <bitfield mask="0x00000040" name="CNPDD6"/>
            <bitfield mask="0x00000080" name="CNPDD7"/>
            <bitfield mask="0x00000100" name="CNPDD8"/>
            <bitfield mask="0x00000200" name="CNPDD9"/>
            <bitfield mask="0x00000400" name="CNPDD10"/>
            <bitfield mask="0x00000800" name="CNPDD11"/>
            <bitfield mask="0x00001000" name="CNPDD12"/>
            <bitfield mask="0x00002000" name="CNPDD13"/>
            <bitfield mask="0x00004000" name="CNPDD14"/>
            <bitfield mask="0x00008000" name="CNPDD15"/>
         </register>
         <register caption="" name="CNPDE" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDE0"/>
            <bitfield mask="0x00000002" name="CNPDE1"/>
            <bitfield mask="0x00000004" name="CNPDE2"/>
            <bitfield mask="0x00000008" name="CNPDE3"/>
            <bitfield mask="0x00000010" name="CNPDE4"/>
            <bitfield mask="0x00000020" name="CNPDE5"/>
            <bitfield mask="0x00000040" name="CNPDE6"/>
            <bitfield mask="0x00000080" name="CNPDE7"/>
            <bitfield mask="0x00000100" name="CNPDE8"/>
            <bitfield mask="0x00000200" name="CNPDE9"/>
            <bitfield mask="0x00000400" name="CNPDE10"/>
            <bitfield mask="0x00000800" name="CNPDE11"/>
            <bitfield mask="0x00001000" name="CNPDE12"/>
            <bitfield mask="0x00002000" name="CNPDE13"/>
            <bitfield mask="0x00004000" name="CNPDE14"/>
            <bitfield mask="0x00008000" name="CNPDE15"/>
         </register>
         <register caption="" name="CNPDF" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDF0"/>
            <bitfield mask="0x00000002" name="CNPDF1"/>
            <bitfield mask="0x00000004" name="CNPDF2"/>
            <bitfield mask="0x00000008" name="CNPDF3"/>
            <bitfield mask="0x00000010" name="CNPDF4"/>
            <bitfield mask="0x00000020" name="CNPDF5"/>
            <bitfield mask="0x00000040" name="CNPDF6"/>
            <bitfield mask="0x00000080" name="CNPDF7"/>
            <bitfield mask="0x00000100" name="CNPDF8"/>
            <bitfield mask="0x00000200" name="CNPDF9"/>
            <bitfield mask="0x00000400" name="CNPDF10"/>
            <bitfield mask="0x00000800" name="CNPDF11"/>
            <bitfield mask="0x00001000" name="CNPDF12"/>
            <bitfield mask="0x00002000" name="CNPDF13"/>
            <bitfield mask="0x00004000" name="CNPDF14"/>
            <bitfield mask="0x00008000" name="CNPDF15"/>
         </register>
         <register caption="" name="CNPDG" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDG0"/>
            <bitfield mask="0x00000002" name="CNPDG1"/>
            <bitfield mask="0x00000004" name="CNPDG2"/>
            <bitfield mask="0x00000008" name="CNPDG3"/>
            <bitfield mask="0x00000010" name="CNPDG4"/>
            <bitfield mask="0x00000020" name="CNPDG5"/>
            <bitfield mask="0x00000040" name="CNPDG6"/>
            <bitfield mask="0x00000080" name="CNPDG7"/>
            <bitfield mask="0x00000100" name="CNPDG8"/>
            <bitfield mask="0x00000200" name="CNPDG9"/>
            <bitfield mask="0x00000400" name="CNPDG10"/>
            <bitfield mask="0x00000800" name="CNPDG11"/>
            <bitfield mask="0x00001000" name="CNPDG12"/>
            <bitfield mask="0x00002000" name="CNPDG13"/>
            <bitfield mask="0x00004000" name="CNPDG14"/>
            <bitfield mask="0x00008000" name="CNPDG15"/>
         </register>
         <register caption="" name="CNPDH" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDH0"/>
            <bitfield mask="0x00000002" name="CNPDH1"/>
            <bitfield mask="0x00000004" name="CNPDH2"/>
            <bitfield mask="0x00000008" name="CNPDH3"/>
            <bitfield mask="0x00000010" name="CNPDH4"/>
            <bitfield mask="0x00000020" name="CNPDH5"/>
            <bitfield mask="0x00000040" name="CNPDH6"/>
            <bitfield mask="0x00000080" name="CNPDH7"/>
            <bitfield mask="0x00000100" name="CNPDH8"/>
            <bitfield mask="0x00000200" name="CNPDH9"/>
            <bitfield mask="0x00000400" name="CNPDH10"/>
            <bitfield mask="0x00000800" name="CNPDH11"/>
            <bitfield mask="0x00001000" name="CNPDH12"/>
            <bitfield mask="0x00002000" name="CNPDH13"/>
            <bitfield mask="0x00004000" name="CNPDH14"/>
            <bitfield mask="0x00008000" name="CNPDH15"/>
         </register>
         <register caption="" name="CNPDJ" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDJ0"/>
            <bitfield mask="0x00000002" name="CNPDJ1"/>
            <bitfield mask="0x00000004" name="CNPDJ2"/>
            <bitfield mask="0x00000008" name="CNPDJ3"/>
            <bitfield mask="0x00000010" name="CNPDJ4"/>
            <bitfield mask="0x00000020" name="CNPDJ5"/>
            <bitfield mask="0x00000040" name="CNPDJ6"/>
            <bitfield mask="0x00000080" name="CNPDJ7"/>
            <bitfield mask="0x00000100" name="CNPDJ8"/>
            <bitfield mask="0x00000200" name="CNPDJ9"/>
            <bitfield mask="0x00000400" name="CNPDJ10"/>
            <bitfield mask="0x00000800" name="CNPDJ11"/>
            <bitfield mask="0x00001000" name="CNPDJ12"/>
            <bitfield mask="0x00002000" name="CNPDJ13"/>
            <bitfield mask="0x00004000" name="CNPDJ14"/>
            <bitfield mask="0x00008000" name="CNPDJ15"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONA" offset="0x70" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONA__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONA__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONB" offset="0x170" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONB__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONB__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONC" offset="0x270" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONC__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONC__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCOND" offset="0x370" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCOND__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCOND__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONE" offset="0x470" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONE__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONE__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONF" offset="0x570" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONF__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONF__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONG" offset="0x670" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONG__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONG__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONH" offset="0x770" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONH__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONH__ON"/>
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONJ" offset="0x870" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONJ__EDGEDETECT"/>
            <bitfield mask="0x00002000" name="SIDL"/>
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONJ__ON"/>
         </register>
         <register caption="" name="CNENA" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENA0"/>
            <bitfield mask="0x00000002" name="CNENA1"/>
            <bitfield mask="0x00000004" name="CNENA2"/>
            <bitfield mask="0x00000008" name="CNENA3"/>
            <bitfield mask="0x00000010" name="CNENA4"/>
            <bitfield mask="0x00000020" name="CNENA5"/>
            <bitfield mask="0x00000040" name="CNENA6"/>
            <bitfield mask="0x00000080" name="CNENA7"/>
            <bitfield mask="0x00000100" name="CNENA8"/>
            <bitfield mask="0x00000200" name="CNENA9"/>
            <bitfield mask="0x00000400" name="CNENA10"/>
            <bitfield mask="0x00000800" name="CNENA11"/>
            <bitfield mask="0x00001000" name="CNENA12"/>
            <bitfield mask="0x00002000" name="CNENA13"/>
            <bitfield mask="0x00004000" name="CNENA14"/>
            <bitfield mask="0x00008000" name="CNENA15"/>
         </register>
         <register caption="" name="CNENB" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENB0"/>
            <bitfield mask="0x00000002" name="CNENB1"/>
            <bitfield mask="0x00000004" name="CNENB2"/>
            <bitfield mask="0x00000008" name="CNENB3"/>
            <bitfield mask="0x00000010" name="CNENB4"/>
            <bitfield mask="0x00000020" name="CNENB5"/>
            <bitfield mask="0x00000040" name="CNENB6"/>
            <bitfield mask="0x00000080" name="CNENB7"/>
            <bitfield mask="0x00000100" name="CNENB8"/>
            <bitfield mask="0x00000200" name="CNENB9"/>
            <bitfield mask="0x00000400" name="CNENB10"/>
            <bitfield mask="0x00000800" name="CNENB11"/>
            <bitfield mask="0x00001000" name="CNENB12"/>
            <bitfield mask="0x00002000" name="CNENB13"/>
            <bitfield mask="0x00004000" name="CNENB14"/>
            <bitfield mask="0x00008000" name="CNENB15"/>
         </register>
         <register caption="" name="CNENC" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENC0"/>
            <bitfield mask="0x00000002" name="CNENC1"/>
            <bitfield mask="0x00000004" name="CNENC2"/>
            <bitfield mask="0x00000008" name="CNENC3"/>
            <bitfield mask="0x00000010" name="CNENC4"/>
            <bitfield mask="0x00000020" name="CNENC5"/>
            <bitfield mask="0x00000040" name="CNENC6"/>
            <bitfield mask="0x00000080" name="CNENC7"/>
            <bitfield mask="0x00000100" name="CNENC8"/>
            <bitfield mask="0x00000200" name="CNENC9"/>
            <bitfield mask="0x00000400" name="CNENC10"/>
            <bitfield mask="0x00000800" name="CNENC11"/>
            <bitfield mask="0x00001000" name="CNENC12"/>
            <bitfield mask="0x00002000" name="CNENC13"/>
            <bitfield mask="0x00004000" name="CNENC14"/>
            <bitfield mask="0x00008000" name="CNENC15"/>
         </register>
         <register caption="" name="CNEND" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNEND0"/>
            <bitfield mask="0x00000002" name="CNEND1"/>
            <bitfield mask="0x00000004" name="CNEND2"/>
            <bitfield mask="0x00000008" name="CNEND3"/>
            <bitfield mask="0x00000010" name="CNEND4"/>
            <bitfield mask="0x00000020" name="CNEND5"/>
            <bitfield mask="0x00000040" name="CNEND6"/>
            <bitfield mask="0x00000080" name="CNEND7"/>
            <bitfield mask="0x00000100" name="CNEND8"/>
            <bitfield mask="0x00000200" name="CNEND9"/>
            <bitfield mask="0x00000400" name="CNEND10"/>
            <bitfield mask="0x00000800" name="CNEND11"/>
            <bitfield mask="0x00001000" name="CNEND12"/>
            <bitfield mask="0x00002000" name="CNEND13"/>
            <bitfield mask="0x00004000" name="CNEND14"/>
            <bitfield mask="0x00008000" name="CNEND15"/>
         </register>
         <register caption="" name="CNENE" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENE0"/>
            <bitfield mask="0x00000002" name="CNENE1"/>
            <bitfield mask="0x00000004" name="CNENE2"/>
            <bitfield mask="0x00000008" name="CNENE3"/>
            <bitfield mask="0x00000010" name="CNENE4"/>
            <bitfield mask="0x00000020" name="CNENE5"/>
            <bitfield mask="0x00000040" name="CNENE6"/>
            <bitfield mask="0x00000080" name="CNENE7"/>
            <bitfield mask="0x00000100" name="CNENE8"/>
            <bitfield mask="0x00000200" name="CNENE9"/>
            <bitfield mask="0x00000400" name="CNENE10"/>
            <bitfield mask="0x00000800" name="CNENE11"/>
            <bitfield mask="0x00001000" name="CNENE12"/>
            <bitfield mask="0x00002000" name="CNENE13"/>
            <bitfield mask="0x00004000" name="CNENE14"/>
            <bitfield mask="0x00008000" name="CNENE15"/>
         </register>
         <register caption="" name="CNENF" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENF0"/>
            <bitfield mask="0x00000002" name="CNENF1"/>
            <bitfield mask="0x00000004" name="CNENF2"/>
            <bitfield mask="0x00000008" name="CNENF3"/>
            <bitfield mask="0x00000010" name="CNENF4"/>
            <bitfield mask="0x00000020" name="CNENF5"/>
            <bitfield mask="0x00000040" name="CNENF6"/>
            <bitfield mask="0x00000080" name="CNENF7"/>
            <bitfield mask="0x00000100" name="CNENF8"/>
            <bitfield mask="0x00000200" name="CNENF9"/>
            <bitfield mask="0x00000400" name="CNENF10"/>
            <bitfield mask="0x00000800" name="CNENF11"/>
            <bitfield mask="0x00001000" name="CNENF12"/>
            <bitfield mask="0x00002000" name="CNENF13"/>
            <bitfield mask="0x00004000" name="CNENF14"/>
            <bitfield mask="0x00008000" name="CNENF15"/>
         </register>
         <register caption="" name="CNENG" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENG0"/>
            <bitfield mask="0x00000002" name="CNENG1"/>
            <bitfield mask="0x00000004" name="CNENG2"/>
            <bitfield mask="0x00000008" name="CNENG3"/>
            <bitfield mask="0x00000010" name="CNENG4"/>
            <bitfield mask="0x00000020" name="CNENG5"/>
            <bitfield mask="0x00000040" name="CNENG6"/>
            <bitfield mask="0x00000080" name="CNENG7"/>
            <bitfield mask="0x00000100" name="CNENG8"/>
            <bitfield mask="0x00000200" name="CNENG9"/>
            <bitfield mask="0x00000400" name="CNENG10"/>
            <bitfield mask="0x00000800" name="CNENG11"/>
            <bitfield mask="0x00001000" name="CNENG12"/>
            <bitfield mask="0x00002000" name="CNENG13"/>
            <bitfield mask="0x00004000" name="CNENG14"/>
            <bitfield mask="0x00008000" name="CNENG15"/>
         </register>
         <register caption="" name="CNENH" offset="0x780" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENH0"/>
            <bitfield mask="0x00000002" name="CNENH1"/>
            <bitfield mask="0x00000004" name="CNENH2"/>
            <bitfield mask="0x00000008" name="CNENH3"/>
            <bitfield mask="0x00000010" name="CNENH4"/>
            <bitfield mask="0x00000020" name="CNENH5"/>
            <bitfield mask="0x00000040" name="CNENH6"/>
            <bitfield mask="0x00000080" name="CNENH7"/>
            <bitfield mask="0x00000100" name="CNENH8"/>
            <bitfield mask="0x00000200" name="CNENH9"/>
            <bitfield mask="0x00000400" name="CNENH10"/>
            <bitfield mask="0x00000800" name="CNENH11"/>
            <bitfield mask="0x00001000" name="CNENH12"/>
            <bitfield mask="0x00002000" name="CNENH13"/>
            <bitfield mask="0x00004000" name="CNENH14"/>
            <bitfield mask="0x00008000" name="CNENH15"/>
         </register>
         <register caption="" name="CNENJ" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENJ0"/>
            <bitfield mask="0x00000002" name="CNENJ1"/>
            <bitfield mask="0x00000004" name="CNENJ2"/>
            <bitfield mask="0x00000008" name="CNENJ3"/>
            <bitfield mask="0x00000010" name="CNENJ4"/>
            <bitfield mask="0x00000020" name="CNENJ5"/>
            <bitfield mask="0x00000040" name="CNENJ6"/>
            <bitfield mask="0x00000080" name="CNENJ7"/>
            <bitfield mask="0x00000100" name="CNENJ8"/>
            <bitfield mask="0x00000200" name="CNENJ9"/>
            <bitfield mask="0x00000400" name="CNENJ10"/>
            <bitfield mask="0x00000800" name="CNENJ11"/>
            <bitfield mask="0x00001000" name="CNENJ12"/>
            <bitfield mask="0x00002000" name="CNENJ13"/>
            <bitfield mask="0x00004000" name="CNENJ14"/>
            <bitfield mask="0x00008000" name="CNENJ15"/>
         </register>
         <register caption="" name="CNSTATA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATA0"/>
            <bitfield mask="0x00000002" name="CNSTATA1"/>
            <bitfield mask="0x00000004" name="CNSTATA2"/>
            <bitfield mask="0x00000008" name="CNSTATA3"/>
            <bitfield mask="0x00000010" name="CNSTATA4"/>
            <bitfield mask="0x00000020" name="CNSTATA5"/>
            <bitfield mask="0x00000040" name="CNSTATA6"/>
            <bitfield mask="0x00000080" name="CNSTATA7"/>
            <bitfield mask="0x00000100" name="CNSTATA8"/>
            <bitfield mask="0x00000200" name="CNSTATA9"/>
            <bitfield mask="0x00000400" name="CNSTATA10"/>
            <bitfield mask="0x00000800" name="CNSTATA11"/>
            <bitfield mask="0x00001000" name="CNSTATA12"/>
            <bitfield mask="0x00002000" name="CNSTATA13"/>
            <bitfield mask="0x00004000" name="CNSTATA14"/>
            <bitfield mask="0x00008000" name="CNSTATA15"/>
         </register>
         <register caption="" name="CNSTATB" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATB0"/>
            <bitfield mask="0x00000002" name="CNSTATB1"/>
            <bitfield mask="0x00000004" name="CNSTATB2"/>
            <bitfield mask="0x00000008" name="CNSTATB3"/>
            <bitfield mask="0x00000010" name="CNSTATB4"/>
            <bitfield mask="0x00000020" name="CNSTATB5"/>
            <bitfield mask="0x00000040" name="CNSTATB6"/>
            <bitfield mask="0x00000080" name="CNSTATB7"/>
            <bitfield mask="0x00000100" name="CNSTATB8"/>
            <bitfield mask="0x00000200" name="CNSTATB9"/>
            <bitfield mask="0x00000400" name="CNSTATB10"/>
            <bitfield mask="0x00000800" name="CNSTATB11"/>
            <bitfield mask="0x00001000" name="CNSTATB12"/>
            <bitfield mask="0x00002000" name="CNSTATB13"/>
            <bitfield mask="0x00004000" name="CNSTATB14"/>
            <bitfield mask="0x00008000" name="CNSTATB15"/>
         </register>
         <register caption="" name="CNSTATC" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATC0"/>
            <bitfield mask="0x00000002" name="CNSTATC1"/>
            <bitfield mask="0x00000004" name="CNSTATC2"/>
            <bitfield mask="0x00000008" name="CNSTATC3"/>
            <bitfield mask="0x00000010" name="CNSTATC4"/>
            <bitfield mask="0x00000020" name="CNSTATC5"/>
            <bitfield mask="0x00000040" name="CNSTATC6"/>
            <bitfield mask="0x00000080" name="CNSTATC7"/>
            <bitfield mask="0x00000100" name="CNSTATC8"/>
            <bitfield mask="0x00000200" name="CNSTATC9"/>
            <bitfield mask="0x00000400" name="CNSTATC10"/>
            <bitfield mask="0x00000800" name="CNSTATC11"/>
            <bitfield mask="0x00001000" name="CNSTATC12"/>
            <bitfield mask="0x00002000" name="CNSTATC13"/>
            <bitfield mask="0x00004000" name="CNSTATC14"/>
            <bitfield mask="0x00008000" name="CNSTATC15"/>
         </register>
         <register caption="" name="CNSTATD" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATD0"/>
            <bitfield mask="0x00000002" name="CNSTATD1"/>
            <bitfield mask="0x00000004" name="CNSTATD2"/>
            <bitfield mask="0x00000008" name="CNSTATD3"/>
            <bitfield mask="0x00000010" name="CNSTATD4"/>
            <bitfield mask="0x00000020" name="CNSTATD5"/>
            <bitfield mask="0x00000040" name="CNSTATD6"/>
            <bitfield mask="0x00000080" name="CNSTATD7"/>
            <bitfield mask="0x00000100" name="CNSTATD8"/>
            <bitfield mask="0x00000200" name="CNSTATD9"/>
            <bitfield mask="0x00000400" name="CNSTATD10"/>
            <bitfield mask="0x00000800" name="CNSTATD11"/>
            <bitfield mask="0x00001000" name="CNSTATD12"/>
            <bitfield mask="0x00002000" name="CNSTATD13"/>
            <bitfield mask="0x00004000" name="CNSTATD14"/>
            <bitfield mask="0x00008000" name="CNSTATD15"/>
         </register>
         <register caption="" name="CNSTATE" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATE0"/>
            <bitfield mask="0x00000002" name="CNSTATE1"/>
            <bitfield mask="0x00000004" name="CNSTATE2"/>
            <bitfield mask="0x00000008" name="CNSTATE3"/>
            <bitfield mask="0x00000010" name="CNSTATE4"/>
            <bitfield mask="0x00000020" name="CNSTATE5"/>
            <bitfield mask="0x00000040" name="CNSTATE6"/>
            <bitfield mask="0x00000080" name="CNSTATE7"/>
            <bitfield mask="0x00000100" name="CNSTATE8"/>
            <bitfield mask="0x00000200" name="CNSTATE9"/>
            <bitfield mask="0x00000400" name="CNSTATE10"/>
            <bitfield mask="0x00000800" name="CNSTATE11"/>
            <bitfield mask="0x00001000" name="CNSTATE12"/>
            <bitfield mask="0x00002000" name="CNSTATE13"/>
            <bitfield mask="0x00004000" name="CNSTATE14"/>
            <bitfield mask="0x00008000" name="CNSTATE15"/>
         </register>
         <register caption="" name="CNSTATF" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATF0"/>
            <bitfield mask="0x00000002" name="CNSTATF1"/>
            <bitfield mask="0x00000004" name="CNSTATF2"/>
            <bitfield mask="0x00000008" name="CNSTATF3"/>
            <bitfield mask="0x00000010" name="CNSTATF4"/>
            <bitfield mask="0x00000020" name="CNSTATF5"/>
            <bitfield mask="0x00000040" name="CNSTATF6"/>
            <bitfield mask="0x00000080" name="CNSTATF7"/>
            <bitfield mask="0x00000100" name="CNSTATF8"/>
            <bitfield mask="0x00000200" name="CNSTATF9"/>
            <bitfield mask="0x00000400" name="CNSTATF10"/>
            <bitfield mask="0x00000800" name="CNSTATF11"/>
            <bitfield mask="0x00001000" name="CNSTATF12"/>
            <bitfield mask="0x00002000" name="CNSTATF13"/>
            <bitfield mask="0x00004000" name="CNSTATF14"/>
            <bitfield mask="0x00008000" name="CNSTATF15"/>
         </register>
         <register caption="" name="CNSTATG" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATG0"/>
            <bitfield mask="0x00000002" name="CNSTATG1"/>
            <bitfield mask="0x00000004" name="CNSTATG2"/>
            <bitfield mask="0x00000008" name="CNSTATG3"/>
            <bitfield mask="0x00000010" name="CNSTATG4"/>
            <bitfield mask="0x00000020" name="CNSTATG5"/>
            <bitfield mask="0x00000040" name="CNSTATG6"/>
            <bitfield mask="0x00000080" name="CNSTATG7"/>
            <bitfield mask="0x00000100" name="CNSTATG8"/>
            <bitfield mask="0x00000200" name="CNSTATG9"/>
            <bitfield mask="0x00000400" name="CNSTATG10"/>
            <bitfield mask="0x00000800" name="CNSTATG11"/>
            <bitfield mask="0x00001000" name="CNSTATG12"/>
            <bitfield mask="0x00002000" name="CNSTATG13"/>
            <bitfield mask="0x00004000" name="CNSTATG14"/>
            <bitfield mask="0x00008000" name="CNSTATG15"/>
         </register>
         <register caption="" name="CNSTATH" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATH0"/>
            <bitfield mask="0x00000002" name="CNSTATH1"/>
            <bitfield mask="0x00000004" name="CNSTATH2"/>
            <bitfield mask="0x00000008" name="CNSTATH3"/>
            <bitfield mask="0x00000010" name="CNSTATH4"/>
            <bitfield mask="0x00000020" name="CNSTATH5"/>
            <bitfield mask="0x00000040" name="CNSTATH6"/>
            <bitfield mask="0x00000080" name="CNSTATH7"/>
            <bitfield mask="0x00000100" name="CNSTATH8"/>
            <bitfield mask="0x00000200" name="CNSTATH9"/>
            <bitfield mask="0x00000400" name="CNSTATH10"/>
            <bitfield mask="0x00000800" name="CNSTATH11"/>
            <bitfield mask="0x00001000" name="CNSTATH12"/>
            <bitfield mask="0x00002000" name="CNSTATH13"/>
            <bitfield mask="0x00004000" name="CNSTATH14"/>
            <bitfield mask="0x00008000" name="CNSTATH15"/>
         </register>
         <register caption="" name="CNSTATJ" offset="0x890" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATJ0"/>
            <bitfield mask="0x00000002" name="CNSTATJ1"/>
            <bitfield mask="0x00000004" name="CNSTATJ2"/>
            <bitfield mask="0x00000008" name="CNSTATJ3"/>
            <bitfield mask="0x00000010" name="CNSTATJ4"/>
            <bitfield mask="0x00000020" name="CNSTATJ5"/>
            <bitfield mask="0x00000040" name="CNSTATJ6"/>
            <bitfield mask="0x00000080" name="CNSTATJ7"/>
            <bitfield mask="0x00000100" name="CNSTATJ8"/>
            <bitfield mask="0x00000200" name="CNSTATJ9"/>
            <bitfield mask="0x00000400" name="CNSTATJ10"/>
            <bitfield mask="0x00000800" name="CNSTATJ11"/>
            <bitfield mask="0x00001000" name="CNSTATJ12"/>
            <bitfield mask="0x00002000" name="CNSTATJ13"/>
            <bitfield mask="0x00004000" name="CNSTATJ14"/>
            <bitfield mask="0x00008000" name="CNSTATJ15"/>
         </register>
         <register caption="" name="CNNEA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEA0"/>
            <bitfield mask="0x00000002" name="CNNEA1"/>
            <bitfield mask="0x00000004" name="CNNEA2"/>
            <bitfield mask="0x00000008" name="CNNEA3"/>
            <bitfield mask="0x00000010" name="CNNEA4"/>
            <bitfield mask="0x00000020" name="CNNEA5"/>
            <bitfield mask="0x00000040" name="CNNEA6"/>
            <bitfield mask="0x00000080" name="CNNEA7"/>
            <bitfield mask="0x00000100" name="CNNEA8"/>
            <bitfield mask="0x00000200" name="CNNEA9"/>
            <bitfield mask="0x00000400" name="CNNEA10"/>
            <bitfield mask="0x00000800" name="CNNEA11"/>
            <bitfield mask="0x00001000" name="CNNEA12"/>
            <bitfield mask="0x00002000" name="CNNEA13"/>
            <bitfield mask="0x00004000" name="CNNEA14"/>
            <bitfield mask="0x00008000" name="CNNEA15"/>
         </register>
         <register caption="" name="CNNEB" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEB0"/>
            <bitfield mask="0x00000002" name="CNNEB1"/>
            <bitfield mask="0x00000004" name="CNNEB2"/>
            <bitfield mask="0x00000008" name="CNNEB3"/>
            <bitfield mask="0x00000010" name="CNNEB4"/>
            <bitfield mask="0x00000020" name="CNNEB5"/>
            <bitfield mask="0x00000040" name="CNNEB6"/>
            <bitfield mask="0x00000080" name="CNNEB7"/>
            <bitfield mask="0x00000100" name="CNNEB8"/>
            <bitfield mask="0x00000200" name="CNNEB9"/>
            <bitfield mask="0x00000400" name="CNNEB10"/>
            <bitfield mask="0x00000800" name="CNNEB11"/>
            <bitfield mask="0x00001000" name="CNNEB12"/>
            <bitfield mask="0x00002000" name="CNNEB13"/>
            <bitfield mask="0x00004000" name="CNNEB14"/>
            <bitfield mask="0x00008000" name="CNNEB15"/>
         </register>
         <register caption="" name="CNNEC" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEC0"/>
            <bitfield mask="0x00000002" name="CNNEC1"/>
            <bitfield mask="0x00000004" name="CNNEC2"/>
            <bitfield mask="0x00000008" name="CNNEC3"/>
            <bitfield mask="0x00000010" name="CNNEC4"/>
            <bitfield mask="0x00000020" name="CNNEC5"/>
            <bitfield mask="0x00000040" name="CNNEC6"/>
            <bitfield mask="0x00000080" name="CNNEC7"/>
            <bitfield mask="0x00000100" name="CNNEC8"/>
            <bitfield mask="0x00000200" name="CNNEC9"/>
            <bitfield mask="0x00000400" name="CNNEC10"/>
            <bitfield mask="0x00000800" name="CNNEC11"/>
            <bitfield mask="0x00001000" name="CNNEC12"/>
            <bitfield mask="0x00002000" name="CNNEC13"/>
            <bitfield mask="0x00004000" name="CNNEC14"/>
            <bitfield mask="0x00008000" name="CNNEC15"/>
         </register>
         <register caption="" name="CNNED" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNED0"/>
            <bitfield mask="0x00000002" name="CNNED1"/>
            <bitfield mask="0x00000004" name="CNNED2"/>
            <bitfield mask="0x00000008" name="CNNED3"/>
            <bitfield mask="0x00000010" name="CNNED4"/>
            <bitfield mask="0x00000020" name="CNNED5"/>
            <bitfield mask="0x00000040" name="CNNED6"/>
            <bitfield mask="0x00000080" name="CNNED7"/>
            <bitfield mask="0x00000100" name="CNNED8"/>
            <bitfield mask="0x00000200" name="CNNED9"/>
            <bitfield mask="0x00000400" name="CNNED10"/>
            <bitfield mask="0x00000800" name="CNNED11"/>
            <bitfield mask="0x00001000" name="CNNED12"/>
            <bitfield mask="0x00002000" name="CNNED13"/>
            <bitfield mask="0x00004000" name="CNNED14"/>
            <bitfield mask="0x00008000" name="CNNED15"/>
         </register>
         <register caption="" name="CNNEE" offset="0x4a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEE0"/>
            <bitfield mask="0x00000002" name="CNNEE1"/>
            <bitfield mask="0x00000004" name="CNNEE2"/>
            <bitfield mask="0x00000008" name="CNNEE3"/>
            <bitfield mask="0x00000010" name="CNNEE4"/>
            <bitfield mask="0x00000020" name="CNNEE5"/>
            <bitfield mask="0x00000040" name="CNNEE6"/>
            <bitfield mask="0x00000080" name="CNNEE7"/>
            <bitfield mask="0x00000100" name="CNNEE8"/>
            <bitfield mask="0x00000200" name="CNNEE9"/>
            <bitfield mask="0x00000400" name="CNNEE10"/>
            <bitfield mask="0x00000800" name="CNNEE11"/>
            <bitfield mask="0x00001000" name="CNNEE12"/>
            <bitfield mask="0x00002000" name="CNNEE13"/>
            <bitfield mask="0x00004000" name="CNNEE14"/>
            <bitfield mask="0x00008000" name="CNNEE15"/>
         </register>
         <register caption="" name="CNNEF" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEF0"/>
            <bitfield mask="0x00000002" name="CNNEF1"/>
            <bitfield mask="0x00000004" name="CNNEF2"/>
            <bitfield mask="0x00000008" name="CNNEF3"/>
            <bitfield mask="0x00000010" name="CNNEF4"/>
            <bitfield mask="0x00000020" name="CNNEF5"/>
            <bitfield mask="0x00000040" name="CNNEF6"/>
            <bitfield mask="0x00000080" name="CNNEF7"/>
            <bitfield mask="0x00000100" name="CNNEF8"/>
            <bitfield mask="0x00000200" name="CNNEF9"/>
            <bitfield mask="0x00000400" name="CNNEF10"/>
            <bitfield mask="0x00000800" name="CNNEF11"/>
            <bitfield mask="0x00001000" name="CNNEF12"/>
            <bitfield mask="0x00002000" name="CNNEF13"/>
            <bitfield mask="0x00004000" name="CNNEF14"/>
            <bitfield mask="0x00008000" name="CNNEF15"/>
         </register>
         <register caption="" name="CNNEG" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEG0"/>
            <bitfield mask="0x00000002" name="CNNEG1"/>
            <bitfield mask="0x00000004" name="CNNEG2"/>
            <bitfield mask="0x00000008" name="CNNEG3"/>
            <bitfield mask="0x00000010" name="CNNEG4"/>
            <bitfield mask="0x00000020" name="CNNEG5"/>
            <bitfield mask="0x00000040" name="CNNEG6"/>
            <bitfield mask="0x00000080" name="CNNEG7"/>
            <bitfield mask="0x00000100" name="CNNEG8"/>
            <bitfield mask="0x00000200" name="CNNEG9"/>
            <bitfield mask="0x00000400" name="CNNEG10"/>
            <bitfield mask="0x00000800" name="CNNEG11"/>
            <bitfield mask="0x00001000" name="CNNEG12"/>
            <bitfield mask="0x00002000" name="CNNEG13"/>
            <bitfield mask="0x00004000" name="CNNEG14"/>
            <bitfield mask="0x00008000" name="CNNEG15"/>
         </register>
         <register caption="" name="CNNEH" offset="0x7a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEH0"/>
            <bitfield mask="0x00000002" name="CNNEH1"/>
            <bitfield mask="0x00000004" name="CNNEH2"/>
            <bitfield mask="0x00000008" name="CNNEH3"/>
            <bitfield mask="0x00000010" name="CNNEH4"/>
            <bitfield mask="0x00000020" name="CNNEH5"/>
            <bitfield mask="0x00000040" name="CNNEH6"/>
            <bitfield mask="0x00000080" name="CNNEH7"/>
            <bitfield mask="0x00000100" name="CNNEH8"/>
            <bitfield mask="0x00000200" name="CNNEH9"/>
            <bitfield mask="0x00000400" name="CNNEH10"/>
            <bitfield mask="0x00000800" name="CNNEH11"/>
            <bitfield mask="0x00001000" name="CNNEH12"/>
            <bitfield mask="0x00002000" name="CNNEH13"/>
            <bitfield mask="0x00004000" name="CNNEH14"/>
            <bitfield mask="0x00008000" name="CNNEH15"/>
         </register>
         <register caption="" name="CNNEJ" offset="0x8a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEJ0"/>
            <bitfield mask="0x00000002" name="CNNEJ1"/>
            <bitfield mask="0x00000004" name="CNNEJ2"/>
            <bitfield mask="0x00000008" name="CNNEJ3"/>
            <bitfield mask="0x00000010" name="CNNEJ4"/>
            <bitfield mask="0x00000020" name="CNNEJ5"/>
            <bitfield mask="0x00000040" name="CNNEJ6"/>
            <bitfield mask="0x00000080" name="CNNEJ7"/>
            <bitfield mask="0x00000100" name="CNNEJ8"/>
            <bitfield mask="0x00000200" name="CNNEJ9"/>
            <bitfield mask="0x00000400" name="CNNEJ10"/>
            <bitfield mask="0x00000800" name="CNNEJ11"/>
            <bitfield mask="0x00001000" name="CNNEJ12"/>
            <bitfield mask="0x00002000" name="CNNEJ13"/>
            <bitfield mask="0x00004000" name="CNNEJ14"/>
            <bitfield mask="0x00008000" name="CNNEJ15"/>
         </register>
         <register caption="" name="CNFA" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFA0"/>
            <bitfield mask="0x00000002" name="CNFA1"/>
            <bitfield mask="0x00000004" name="CNFA2"/>
            <bitfield mask="0x00000008" name="CNFA3"/>
            <bitfield mask="0x00000010" name="CNFA4"/>
            <bitfield mask="0x00000020" name="CNFA5"/>
            <bitfield mask="0x00000040" name="CNFA6"/>
            <bitfield mask="0x00000080" name="CNFA7"/>
            <bitfield mask="0x00000100" name="CNFA8"/>
            <bitfield mask="0x00000200" name="CNFA9"/>
            <bitfield mask="0x00000400" name="CNFA10"/>
            <bitfield mask="0x00000800" name="CNFA11"/>
            <bitfield mask="0x00001000" name="CNFA12"/>
            <bitfield mask="0x00002000" name="CNFA13"/>
            <bitfield mask="0x00004000" name="CNFA14"/>
            <bitfield mask="0x00008000" name="CNFA15"/>
         </register>
         <register caption="" name="CNFB" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFB0"/>
            <bitfield mask="0x00000002" name="CNFB1"/>
            <bitfield mask="0x00000004" name="CNFB2"/>
            <bitfield mask="0x00000008" name="CNFB3"/>
            <bitfield mask="0x00000010" name="CNFB4"/>
            <bitfield mask="0x00000020" name="CNFB5"/>
            <bitfield mask="0x00000040" name="CNFB6"/>
            <bitfield mask="0x00000080" name="CNFB7"/>
            <bitfield mask="0x00000100" name="CNFB8"/>
            <bitfield mask="0x00000200" name="CNFB9"/>
            <bitfield mask="0x00000400" name="CNFB10"/>
            <bitfield mask="0x00000800" name="CNFB11"/>
            <bitfield mask="0x00001000" name="CNFB12"/>
            <bitfield mask="0x00002000" name="CNFB13"/>
            <bitfield mask="0x00004000" name="CNFB14"/>
            <bitfield mask="0x00008000" name="CNFB15"/>
         </register>
         <register caption="" name="CNFC" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFC0"/>
            <bitfield mask="0x00000002" name="CNFC1"/>
            <bitfield mask="0x00000004" name="CNFC2"/>
            <bitfield mask="0x00000008" name="CNFC3"/>
            <bitfield mask="0x00000010" name="CNFC4"/>
            <bitfield mask="0x00000020" name="CNFC5"/>
            <bitfield mask="0x00000040" name="CNFC6"/>
            <bitfield mask="0x00000080" name="CNFC7"/>
            <bitfield mask="0x00000100" name="CNFC8"/>
            <bitfield mask="0x00000200" name="CNFC9"/>
            <bitfield mask="0x00000400" name="CNFC10"/>
            <bitfield mask="0x00000800" name="CNFC11"/>
            <bitfield mask="0x00001000" name="CNFC12"/>
            <bitfield mask="0x00002000" name="CNFC13"/>
            <bitfield mask="0x00004000" name="CNFC14"/>
            <bitfield mask="0x00008000" name="CNFC15"/>
         </register>
         <register caption="" name="CNFD" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFD0"/>
            <bitfield mask="0x00000002" name="CNFD1"/>
            <bitfield mask="0x00000004" name="CNFD2"/>
            <bitfield mask="0x00000008" name="CNFD3"/>
            <bitfield mask="0x00000010" name="CNFD4"/>
            <bitfield mask="0x00000020" name="CNFD5"/>
            <bitfield mask="0x00000040" name="CNFD6"/>
            <bitfield mask="0x00000080" name="CNFD7"/>
            <bitfield mask="0x00000100" name="CNFD8"/>
            <bitfield mask="0x00000200" name="CNFD9"/>
            <bitfield mask="0x00000400" name="CNFD10"/>
            <bitfield mask="0x00000800" name="CNFD11"/>
            <bitfield mask="0x00001000" name="CNFD12"/>
            <bitfield mask="0x00002000" name="CNFD13"/>
            <bitfield mask="0x00004000" name="CNFD14"/>
            <bitfield mask="0x00008000" name="CNFD15"/>
         </register>
         <register caption="" name="CNFE" offset="0x4b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFE0"/>
            <bitfield mask="0x00000002" name="CNFE1"/>
            <bitfield mask="0x00000004" name="CNFE2"/>
            <bitfield mask="0x00000008" name="CNFE3"/>
            <bitfield mask="0x00000010" name="CNFE4"/>
            <bitfield mask="0x00000020" name="CNFE5"/>
            <bitfield mask="0x00000040" name="CNFE6"/>
            <bitfield mask="0x00000080" name="CNFE7"/>
            <bitfield mask="0x00000100" name="CNFE8"/>
            <bitfield mask="0x00000200" name="CNFE9"/>
            <bitfield mask="0x00000400" name="CNFE10"/>
            <bitfield mask="0x00000800" name="CNFE11"/>
            <bitfield mask="0x00001000" name="CNFE12"/>
            <bitfield mask="0x00002000" name="CNFE13"/>
            <bitfield mask="0x00004000" name="CNFE14"/>
            <bitfield mask="0x00008000" name="CNFE15"/>
         </register>
         <register caption="" name="CNFF" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFF0"/>
            <bitfield mask="0x00000002" name="CNFF1"/>
            <bitfield mask="0x00000004" name="CNFF2"/>
            <bitfield mask="0x00000008" name="CNFF3"/>
            <bitfield mask="0x00000010" name="CNFF4"/>
            <bitfield mask="0x00000020" name="CNFF5"/>
            <bitfield mask="0x00000040" name="CNFF6"/>
            <bitfield mask="0x00000080" name="CNFF7"/>
            <bitfield mask="0x00000100" name="CNFF8"/>
            <bitfield mask="0x00000200" name="CNFF9"/>
            <bitfield mask="0x00000400" name="CNFF10"/>
            <bitfield mask="0x00000800" name="CNFF11"/>
            <bitfield mask="0x00001000" name="CNFF12"/>
            <bitfield mask="0x00002000" name="CNFF13"/>
            <bitfield mask="0x00004000" name="CNFF14"/>
            <bitfield mask="0x00008000" name="CNFF15"/>
         </register>
         <register caption="" name="CNFG" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFG0"/>
            <bitfield mask="0x00000002" name="CNFG1"/>
            <bitfield mask="0x00000004" name="CNFG2"/>
            <bitfield mask="0x00000008" name="CNFG3"/>
            <bitfield mask="0x00000010" name="CNFG4"/>
            <bitfield mask="0x00000020" name="CNFG5"/>
            <bitfield mask="0x00000040" name="CNFG6"/>
            <bitfield mask="0x00000080" name="CNFG7"/>
            <bitfield mask="0x00000100" name="CNFG8"/>
            <bitfield mask="0x00000200" name="CNFG9"/>
            <bitfield mask="0x00000400" name="CNFG10"/>
            <bitfield mask="0x00000800" name="CNFG11"/>
            <bitfield mask="0x00001000" name="CNFG12"/>
            <bitfield mask="0x00002000" name="CNFG13"/>
            <bitfield mask="0x00004000" name="CNFG14"/>
            <bitfield mask="0x00008000" name="CNFG15"/>
         </register>
         <register caption="" name="CNFH" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFH0"/>
            <bitfield mask="0x00000002" name="CNFH1"/>
            <bitfield mask="0x00000004" name="CNFH2"/>
            <bitfield mask="0x00000008" name="CNFH3"/>
            <bitfield mask="0x00000010" name="CNFH4"/>
            <bitfield mask="0x00000020" name="CNFH5"/>
            <bitfield mask="0x00000040" name="CNFH6"/>
            <bitfield mask="0x00000080" name="CNFH7"/>
            <bitfield mask="0x00000100" name="CNFH8"/>
            <bitfield mask="0x00000200" name="CNFH9"/>
            <bitfield mask="0x00000400" name="CNFH10"/>
            <bitfield mask="0x00000800" name="CNFH11"/>
            <bitfield mask="0x00001000" name="CNFH12"/>
            <bitfield mask="0x00002000" name="CNFH13"/>
            <bitfield mask="0x00004000" name="CNFH14"/>
            <bitfield mask="0x00008000" name="CNFH15"/>
         </register>
         <register caption="" name="CNFJ" offset="0x8b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFJ0"/>
            <bitfield mask="0x00000002" name="CNFJ1"/>
            <bitfield mask="0x00000004" name="CNFJ2"/>
            <bitfield mask="0x00000008" name="CNFJ3"/>
            <bitfield mask="0x00000010" name="CNFJ4"/>
            <bitfield mask="0x00000020" name="CNFJ5"/>
            <bitfield mask="0x00000040" name="CNFJ6"/>
            <bitfield mask="0x00000080" name="CNFJ7"/>
            <bitfield mask="0x00000100" name="CNFJ8"/>
            <bitfield mask="0x00000200" name="CNFJ9"/>
            <bitfield mask="0x00000400" name="CNFJ10"/>
            <bitfield mask="0x00000800" name="CNFJ11"/>
            <bitfield mask="0x00001000" name="CNFJ12"/>
            <bitfield mask="0x00002000" name="CNFJ13"/>
            <bitfield mask="0x00004000" name="CNFJ14"/>
            <bitfield mask="0x00008000" name="CNFJ15"/>
         </register>
         <register caption="" name="SRCON0A" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0A0"/>
            <bitfield mask="0x00000002" name="SR0A1"/>
            <bitfield mask="0x00000004" name="SR0A2"/>
            <bitfield mask="0x00000008" name="SR0A3"/>
            <bitfield mask="0x00000010" name="SR0A4"/>
            <bitfield mask="0x00000020" name="SR0A5"/>
            <bitfield mask="0x00000040" name="SR0A6"/>
            <bitfield mask="0x00000080" name="SR0A7"/>
            <bitfield mask="0x00000100" name="SR0A8"/>
            <bitfield mask="0x00000200" name="SR0A9"/>
            <bitfield mask="0x00000400" name="SR0A10"/>
            <bitfield mask="0x00000800" name="SR0A11"/>
            <bitfield mask="0x00001000" name="SR0A12"/>
            <bitfield mask="0x00002000" name="SR0A13"/>
            <bitfield mask="0x00004000" name="SR0A14"/>
            <bitfield mask="0x00008000" name="SR0A15"/>
         </register>
         <register caption="" name="SRCON0B" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0B0"/>
            <bitfield mask="0x00000002" name="SR0B1"/>
            <bitfield mask="0x00000004" name="SR0B2"/>
            <bitfield mask="0x00000008" name="SR0B3"/>
            <bitfield mask="0x00000010" name="SR0B4"/>
            <bitfield mask="0x00000020" name="SR0B5"/>
            <bitfield mask="0x00000040" name="SR0B6"/>
            <bitfield mask="0x00000080" name="SR0B7"/>
            <bitfield mask="0x00000100" name="SR0B8"/>
            <bitfield mask="0x00000200" name="SR0B9"/>
            <bitfield mask="0x00000400" name="SR0B10"/>
            <bitfield mask="0x00000800" name="SR0B11"/>
            <bitfield mask="0x00001000" name="SR0B12"/>
            <bitfield mask="0x00002000" name="SR0B13"/>
            <bitfield mask="0x00004000" name="SR0B14"/>
            <bitfield mask="0x00008000" name="SR0B15"/>
         </register>
         <register caption="" name="SRCON0E" offset="0x4c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0E0"/>
            <bitfield mask="0x00000002" name="SR0E1"/>
            <bitfield mask="0x00000004" name="SR0E2"/>
            <bitfield mask="0x00000008" name="SR0E3"/>
            <bitfield mask="0x00000010" name="SR0E4"/>
            <bitfield mask="0x00000020" name="SR0E5"/>
            <bitfield mask="0x00000040" name="SR0E6"/>
            <bitfield mask="0x00000080" name="SR0E7"/>
            <bitfield mask="0x00000100" name="SR0E8"/>
            <bitfield mask="0x00000200" name="SR0E9"/>
            <bitfield mask="0x00000400" name="SR0E10"/>
            <bitfield mask="0x00000800" name="SR0E11"/>
            <bitfield mask="0x00001000" name="SR0E12"/>
            <bitfield mask="0x00002000" name="SR0E13"/>
            <bitfield mask="0x00004000" name="SR0E14"/>
            <bitfield mask="0x00008000" name="SR0E15"/>
         </register>
         <register caption="" name="SRCON0F" offset="0x5c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0F0"/>
            <bitfield mask="0x00000002" name="SR0F1"/>
            <bitfield mask="0x00000004" name="SR0F2"/>
            <bitfield mask="0x00000008" name="SR0F3"/>
            <bitfield mask="0x00000010" name="SR0F4"/>
            <bitfield mask="0x00000020" name="SR0F5"/>
            <bitfield mask="0x00000040" name="SR0F6"/>
            <bitfield mask="0x00000080" name="SR0F7"/>
            <bitfield mask="0x00000100" name="SR0F8"/>
            <bitfield mask="0x00000200" name="SR0F9"/>
            <bitfield mask="0x00000400" name="SR0F10"/>
            <bitfield mask="0x00000800" name="SR0F11"/>
            <bitfield mask="0x00001000" name="SR0F12"/>
            <bitfield mask="0x00002000" name="SR0F13"/>
            <bitfield mask="0x00004000" name="SR0F14"/>
            <bitfield mask="0x00008000" name="SR0F15"/>
         </register>
         <register caption="" name="SRCON0G" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR0G0"/>
            <bitfield mask="0x00000002" name="SR0G1"/>
            <bitfield mask="0x00000004" name="SR0G2"/>
            <bitfield mask="0x00000008" name="SR0G3"/>
            <bitfield mask="0x00000010" name="SR0G4"/>
            <bitfield mask="0x00000020" name="SR0G5"/>
            <bitfield mask="0x00000040" name="SR0G6"/>
            <bitfield mask="0x00000080" name="SR0G7"/>
            <bitfield mask="0x00000100" name="SR0G8"/>
            <bitfield mask="0x00000200" name="SR0G9"/>
            <bitfield mask="0x00000400" name="SR0G10"/>
            <bitfield mask="0x00000800" name="SR0G11"/>
            <bitfield mask="0x00001000" name="SR0G12"/>
            <bitfield mask="0x00002000" name="SR0G13"/>
            <bitfield mask="0x00004000" name="SR0G14"/>
            <bitfield mask="0x00008000" name="SR0G15"/>
         </register>
         <register caption="" name="SRCON1A" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1A0"/>
            <bitfield mask="0x00000002" name="SR1A1"/>
            <bitfield mask="0x00000004" name="SR1A2"/>
            <bitfield mask="0x00000008" name="SR1A3"/>
            <bitfield mask="0x00000010" name="SR1A4"/>
            <bitfield mask="0x00000020" name="SR1A5"/>
            <bitfield mask="0x00000040" name="SR1A6"/>
            <bitfield mask="0x00000080" name="SR1A7"/>
            <bitfield mask="0x00000100" name="SR1A8"/>
            <bitfield mask="0x00000200" name="SR1A9"/>
            <bitfield mask="0x00000400" name="SR1A10"/>
            <bitfield mask="0x00000800" name="SR1A11"/>
            <bitfield mask="0x00001000" name="SR1A12"/>
            <bitfield mask="0x00002000" name="SR1A13"/>
            <bitfield mask="0x00004000" name="SR1A14"/>
            <bitfield mask="0x00008000" name="SR1A15"/>
         </register>
         <register caption="" name="SRCON1B" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1B0"/>
            <bitfield mask="0x00000002" name="SR1B1"/>
            <bitfield mask="0x00000004" name="SR1B2"/>
            <bitfield mask="0x00000008" name="SR1B3"/>
            <bitfield mask="0x00000010" name="SR1B4"/>
            <bitfield mask="0x00000020" name="SR1B5"/>
            <bitfield mask="0x00000040" name="SR1B6"/>
            <bitfield mask="0x00000080" name="SR1B7"/>
            <bitfield mask="0x00000100" name="SR1B8"/>
            <bitfield mask="0x00000200" name="SR1B9"/>
            <bitfield mask="0x00000400" name="SR1B10"/>
            <bitfield mask="0x00000800" name="SR1B11"/>
            <bitfield mask="0x00001000" name="SR1B12"/>
            <bitfield mask="0x00002000" name="SR1B13"/>
            <bitfield mask="0x00004000" name="SR1B14"/>
            <bitfield mask="0x00008000" name="SR1B15"/>
         </register>
         <register caption="" name="SRCON1E" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1E0"/>
            <bitfield mask="0x00000002" name="SR1E1"/>
            <bitfield mask="0x00000004" name="SR1E2"/>
            <bitfield mask="0x00000008" name="SR1E3"/>
            <bitfield mask="0x00000010" name="SR1E4"/>
            <bitfield mask="0x00000020" name="SR1E5"/>
            <bitfield mask="0x00000040" name="SR1E6"/>
            <bitfield mask="0x00000080" name="SR1E7"/>
            <bitfield mask="0x00000100" name="SR1E8"/>
            <bitfield mask="0x00000200" name="SR1E9"/>
            <bitfield mask="0x00000400" name="SR1E10"/>
            <bitfield mask="0x00000800" name="SR1E11"/>
            <bitfield mask="0x00001000" name="SR1E12"/>
            <bitfield mask="0x00002000" name="SR1E13"/>
            <bitfield mask="0x00004000" name="SR1E14"/>
            <bitfield mask="0x00008000" name="SR1E15"/>
         </register>
         <register caption="" name="SRCON1F" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1F0"/>
            <bitfield mask="0x00000002" name="SR1F1"/>
            <bitfield mask="0x00000004" name="SR1F2"/>
            <bitfield mask="0x00000008" name="SR1F3"/>
            <bitfield mask="0x00000010" name="SR1F4"/>
            <bitfield mask="0x00000020" name="SR1F5"/>
            <bitfield mask="0x00000040" name="SR1F6"/>
            <bitfield mask="0x00000080" name="SR1F7"/>
            <bitfield mask="0x00000100" name="SR1F8"/>
            <bitfield mask="0x00000200" name="SR1F9"/>
            <bitfield mask="0x00000400" name="SR1F10"/>
            <bitfield mask="0x00000800" name="SR1F11"/>
            <bitfield mask="0x00001000" name="SR1F12"/>
            <bitfield mask="0x00002000" name="SR1F13"/>
            <bitfield mask="0x00004000" name="SR1F14"/>
            <bitfield mask="0x00008000" name="SR1F15"/>
         </register>
         <register caption="" name="SRCON1G" offset="0x6d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SR1G0"/>
            <bitfield mask="0x00000002" name="SR1G1"/>
            <bitfield mask="0x00000004" name="SR1G2"/>
            <bitfield mask="0x00000008" name="SR1G3"/>
            <bitfield mask="0x00000010" name="SR1G4"/>
            <bitfield mask="0x00000020" name="SR1G5"/>
            <bitfield mask="0x00000040" name="SR1G6"/>
            <bitfield mask="0x00000080" name="SR1G7"/>
            <bitfield mask="0x00000100" name="SR1G8"/>
            <bitfield mask="0x00000200" name="SR1G9"/>
            <bitfield mask="0x00000400" name="SR1G10"/>
            <bitfield mask="0x00000800" name="SR1G11"/>
            <bitfield mask="0x00001000" name="SR1G12"/>
            <bitfield mask="0x00002000" name="SR1G13"/>
            <bitfield mask="0x00004000" name="SR1G14"/>
            <bitfield mask="0x00008000" name="SR1G15"/>
         </register>
      </register-group>
      <value-group caption="Change Notification Style bit" name="CNCONA__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONA__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONB__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONB__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONC__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONC__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCOND__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCOND__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONE__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONE__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONF__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONF__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONG__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONG__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONH__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONH__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONJ__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1"/>
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0"/>
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONJ__ON">
         <value caption="CN is enabled" name="" value="0x1"/>
         <value caption="CN is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01441" name="I2C" version="">
      <register-group name="I2C">
         <register caption="I2C Control Register" name="I2C1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C1CON__SEN"/>
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C1CON__RSEN"/>
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C1CON__PEN"/>
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C1CON__RCEN"/>
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C1CON__ACKEN"/>
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C1CON__ACKDT"/>
            <bitfield caption="SCLx Clock Stretch Enable" mask="0x00000040" name="STREN" values="I2C1CON__STREN"/>
            <bitfield caption="General Call Enable" mask="0x00000080" name="GCEN" values="I2C1CON__GCEN"/>
            <bitfield caption="SMBus Input Levels" mask="0x00000100" name="SMEN" values="I2C1CON__SMEN"/>
            <bitfield caption="Disable Slew Rate Control" mask="0x00000200" name="DISSLW" values="I2C1CON__DISSLW"/>
            <bitfield caption="10-bit Slave Address" mask="0x00000400" name="A10M" values="I2C1CON__A10M"/>
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable" mask="0x00000800" name="STRICT" values="I2C1CON__STRICT"/>
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C1CON__SCLREL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C1CON__SIDL"/>
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C1CON__ON"/>
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C1CON__DHEN"/>
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C1CON__AHEN"/>
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C1CON__SBCDE"/>
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C1CON__SDAHT"/>
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C1CON__BOEN"/>
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C1CON__SCIE"/>
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C1CON__PCIE"/>
         </register>
         <register caption="I2C Control Register" name="I2C2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C2CON__SEN"/>
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C2CON__RSEN"/>
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C2CON__PEN"/>
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C2CON__RCEN"/>
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C2CON__ACKEN"/>
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C2CON__ACKDT"/>
            <bitfield caption="SCLx Clock Stretch Enable" mask="0x00000040" name="STREN" values="I2C2CON__STREN"/>
            <bitfield caption="General Call Enable" mask="0x00000080" name="GCEN" values="I2C2CON__GCEN"/>
            <bitfield caption="SMBus Input Levels" mask="0x00000100" name="SMEN" values="I2C2CON__SMEN"/>
            <bitfield caption="Disable Slew Rate Control" mask="0x00000200" name="DISSLW" values="I2C2CON__DISSLW"/>
            <bitfield caption="10-bit Slave Address" mask="0x00000400" name="A10M" values="I2C2CON__A10M"/>
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable" mask="0x00000800" name="STRICT" values="I2C2CON__STRICT"/>
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C2CON__SCLREL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C2CON__SIDL"/>
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C2CON__ON"/>
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C2CON__DHEN"/>
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C2CON__AHEN"/>
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C2CON__SBCDE"/>
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C2CON__SDAHT"/>
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C2CON__BOEN"/>
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C2CON__SCIE"/>
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C2CON__PCIE"/>
         </register>
         <register caption="I2C Control Register" name="I2C3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C3CON__SEN"/>
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C3CON__RSEN"/>
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C3CON__PEN"/>
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C3CON__RCEN"/>
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C3CON__ACKEN"/>
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C3CON__ACKDT"/>
            <bitfield caption="SCLx Clock Stretch Enable" mask="0x00000040" name="STREN" values="I2C3CON__STREN"/>
            <bitfield caption="General Call Enable" mask="0x00000080" name="GCEN" values="I2C3CON__GCEN"/>
            <bitfield caption="SMBus Input Levels" mask="0x00000100" name="SMEN" values="I2C3CON__SMEN"/>
            <bitfield caption="Disable Slew Rate Control" mask="0x00000200" name="DISSLW" values="I2C3CON__DISSLW"/>
            <bitfield caption="10-bit Slave Address" mask="0x00000400" name="A10M" values="I2C3CON__A10M"/>
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable" mask="0x00000800" name="STRICT" values="I2C3CON__STRICT"/>
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C3CON__SCLREL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C3CON__SIDL"/>
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C3CON__ON"/>
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C3CON__DHEN"/>
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C3CON__AHEN"/>
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C3CON__SBCDE"/>
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C3CON__SDAHT"/>
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C3CON__BOEN"/>
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C3CON__SCIE"/>
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C3CON__PCIE"/>
         </register>
         <register caption="I2C Control Register" name="I2C4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C4CON__SEN"/>
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C4CON__RSEN"/>
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C4CON__PEN"/>
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C4CON__RCEN"/>
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C4CON__ACKEN"/>
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C4CON__ACKDT"/>
            <bitfield caption="SCLx Clock Stretch Enable" mask="0x00000040" name="STREN" values="I2C4CON__STREN"/>
            <bitfield caption="General Call Enable" mask="0x00000080" name="GCEN" values="I2C4CON__GCEN"/>
            <bitfield caption="SMBus Input Levels" mask="0x00000100" name="SMEN" values="I2C4CON__SMEN"/>
            <bitfield caption="Disable Slew Rate Control" mask="0x00000200" name="DISSLW" values="I2C4CON__DISSLW"/>
            <bitfield caption="10-bit Slave Address" mask="0x00000400" name="A10M" values="I2C4CON__A10M"/>
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable" mask="0x00000800" name="STRICT" values="I2C4CON__STRICT"/>
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C4CON__SCLREL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C4CON__SIDL"/>
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C4CON__ON"/>
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C4CON__DHEN"/>
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C4CON__AHEN"/>
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C4CON__SBCDE"/>
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C4CON__SDAHT"/>
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C4CON__BOEN"/>
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C4CON__SCIE"/>
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C4CON__PCIE"/>
         </register>
         <register caption="I2C Control Register" name="I2C5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C5CON__SEN"/>
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C5CON__RSEN"/>
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C5CON__PEN"/>
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C5CON__RCEN"/>
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C5CON__ACKEN"/>
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C5CON__ACKDT"/>
            <bitfield caption="SCLx Clock Stretch Enable" mask="0x00000040" name="STREN" values="I2C5CON__STREN"/>
            <bitfield caption="General Call Enable" mask="0x00000080" name="GCEN" values="I2C5CON__GCEN"/>
            <bitfield caption="SMBus Input Levels" mask="0x00000100" name="SMEN" values="I2C5CON__SMEN"/>
            <bitfield caption="Disable Slew Rate Control" mask="0x00000200" name="DISSLW" values="I2C5CON__DISSLW"/>
            <bitfield caption="10-bit Slave Address" mask="0x00000400" name="A10M" values="I2C5CON__A10M"/>
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable" mask="0x00000800" name="STRICT" values="I2C5CON__STRICT"/>
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C5CON__SCLREL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C5CON__SIDL"/>
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C5CON__ON"/>
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C5CON__DHEN"/>
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C5CON__AHEN"/>
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C5CON__SBCDE"/>
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C5CON__SDAHT"/>
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C5CON__BOEN"/>
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C5CON__SCIE"/>
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C5CON__PCIE"/>
         </register>
         <register caption="I2C Status Register" name="I2C1STAT" offset="0x10" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C1STAT__TBF"/>
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C1STAT__RBF"/>
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C1STAT__R_W"/>
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C1STAT__S"/>
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C1STAT__P"/>
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C1STAT__D_A"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C1STAT__I2COV"/>
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C1STAT__IWCOL"/>
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C1STAT__ADD10"/>
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C1STAT__GCSTAT"/>
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C1STAT__BCL"/>
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C1STAT__ACKTIM"/>
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C1STAT__TRSTAT"/>
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C1STAT__ACKSTAT"/>
         </register>
         <register caption="I2C Status Register" name="I2C2STAT" offset="0x210" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C2STAT__TBF"/>
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C2STAT__RBF"/>
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C2STAT__R_W"/>
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C2STAT__S"/>
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C2STAT__P"/>
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C2STAT__D_A"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C2STAT__I2COV"/>
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C2STAT__IWCOL"/>
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C2STAT__ADD10"/>
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C2STAT__GCSTAT"/>
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C2STAT__BCL"/>
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C2STAT__ACKTIM"/>
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C2STAT__TRSTAT"/>
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C2STAT__ACKSTAT"/>
         </register>
         <register caption="I2C Status Register" name="I2C3STAT" offset="0x410" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C3STAT__TBF"/>
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C3STAT__RBF"/>
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C3STAT__R_W"/>
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C3STAT__S"/>
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C3STAT__P"/>
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C3STAT__D_A"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C3STAT__I2COV"/>
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C3STAT__IWCOL"/>
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C3STAT__ADD10"/>
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C3STAT__GCSTAT"/>
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C3STAT__BCL"/>
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C3STAT__ACKTIM"/>
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C3STAT__TRSTAT"/>
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C3STAT__ACKSTAT"/>
         </register>
         <register caption="I2C Status Register" name="I2C4STAT" offset="0x610" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C4STAT__TBF"/>
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C4STAT__RBF"/>
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C4STAT__R_W"/>
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C4STAT__S"/>
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C4STAT__P"/>
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C4STAT__D_A"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C4STAT__I2COV"/>
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C4STAT__IWCOL"/>
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C4STAT__ADD10"/>
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C4STAT__GCSTAT"/>
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C4STAT__BCL"/>
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C4STAT__ACKTIM"/>
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C4STAT__TRSTAT"/>
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C4STAT__ACKSTAT"/>
         </register>
         <register caption="I2C Status Register" name="I2C5STAT" offset="0x810" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C5STAT__TBF"/>
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C5STAT__RBF"/>
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C5STAT__R_W"/>
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C5STAT__S"/>
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C5STAT__P"/>
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C5STAT__D_A"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C5STAT__I2COV"/>
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C5STAT__IWCOL"/>
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C5STAT__ADD10"/>
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C5STAT__GCSTAT"/>
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C5STAT__BCL"/>
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C5STAT__ACKTIM"/>
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C5STAT__TRSTAT"/>
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C5STAT__ACKSTAT"/>
         </register>
         <register caption="I2C Slave Address" name="I2C1ADD" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD"/>
         </register>
         <register caption="I2C Slave Address" name="I2C2ADD" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD"/>
         </register>
         <register caption="I2C Slave Address" name="I2C3ADD" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD"/>
         </register>
         <register caption="I2C Slave Address" name="I2C4ADD" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD"/>
         </register>
         <register caption="I2C Slave Address" name="I2C5ADD" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD"/>
         </register>
         <register caption="I2C Address Mask" name="I2C1MSK" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK"/>
         </register>
         <register caption="I2C Address Mask" name="I2C2MSK" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK"/>
         </register>
         <register caption="I2C Address Mask" name="I2C3MSK" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK"/>
         </register>
         <register caption="I2C Address Mask" name="I2C4MSK" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK"/>
         </register>
         <register caption="I2C Address Mask" name="I2C5MSK" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK"/>
         </register>
         <register caption="I2C Baud Rate Generator" name="I2C1BRG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG"/>
         </register>
         <register caption="I2C Baud Rate Generator" name="I2C2BRG" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG"/>
         </register>
         <register caption="I2C Baud Rate Generator" name="I2C3BRG" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG"/>
         </register>
         <register caption="I2C Baud Rate Generator" name="I2C4BRG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG"/>
         </register>
         <register caption="I2C Baud Rate Generator" name="I2C5BRG" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG"/>
         </register>
         <register caption="" name="I2C1TRN" offset="0x50" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN"/>
         </register>
         <register caption="" name="I2C2TRN" offset="0x250" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN"/>
         </register>
         <register caption="" name="I2C3TRN" offset="0x450" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN"/>
         </register>
         <register caption="" name="I2C4TRN" offset="0x650" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN"/>
         </register>
         <register caption="" name="I2C5TRN" offset="0x850" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN"/>
         </register>
         <register caption="" name="I2C1RCV" offset="0x60" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV"/>
         </register>
         <register caption="" name="I2C2RCV" offset="0x260" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV"/>
         </register>
         <register caption="" name="I2C3RCV" offset="0x460" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV"/>
         </register>
         <register caption="" name="I2C4RCV" offset="0x660" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV"/>
         </register>
         <register caption="" name="I2C5RCV" offset="0x860" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV"/>
         </register>
      </register-group>
      <value-group caption="Start Condition Enable bit" name="I2C1CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1"/>
         <value caption="Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C1CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1"/>
         <value caption="Repeated Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C1CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1"/>
         <value caption="Stop condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C1CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1"/>
         <value caption="Receive sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C1CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1"/>
         <value caption="Acknowledge sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C1CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1"/>
         <value caption="Send ACK during Acknowledge" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable" name="I2C1CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1"/>
         <value caption="Disable software or receive clock stretching" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Enable" name="I2C1CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1"/>
         <value caption="General call address is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SMBus Input Levels" name="I2C1CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1"/>
         <value caption="Disable SMBus input thresholds" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable Slew Rate Control" name="I2C1CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1"/>
         <value caption="Slew rate control is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Slave Address" name="I2C1CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1"/>
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable" name="I2C1CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1"/>
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C1CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1"/>
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C1CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1"/>
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C1CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1"/>
         <value caption="Data holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C1CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1"/>
         <value caption="Address holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C1CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1"/>
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C1CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1"/>
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C1CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1"/>
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C1CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1"/>
         <value caption="Start detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C1CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1"/>
         <value caption="Stop detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C2CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1"/>
         <value caption="Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C2CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1"/>
         <value caption="Repeated Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C2CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1"/>
         <value caption="Stop condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C2CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1"/>
         <value caption="Receive sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C2CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1"/>
         <value caption="Acknowledge sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C2CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1"/>
         <value caption="Send ACK during Acknowledge" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable" name="I2C2CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1"/>
         <value caption="Disable software or receive clock stretching" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Enable" name="I2C2CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1"/>
         <value caption="General call address is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SMBus Input Levels" name="I2C2CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1"/>
         <value caption="Disable SMBus input thresholds" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable Slew Rate Control" name="I2C2CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1"/>
         <value caption="Slew rate control is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Slave Address" name="I2C2CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1"/>
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable" name="I2C2CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1"/>
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C2CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1"/>
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C2CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1"/>
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C2CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1"/>
         <value caption="Data holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C2CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1"/>
         <value caption="Address holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C2CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1"/>
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C2CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1"/>
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C2CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1"/>
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C2CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1"/>
         <value caption="Start detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C2CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1"/>
         <value caption="Stop detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C3CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1"/>
         <value caption="Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C3CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1"/>
         <value caption="Repeated Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C3CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1"/>
         <value caption="Stop condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C3CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1"/>
         <value caption="Receive sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C3CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1"/>
         <value caption="Acknowledge sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C3CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1"/>
         <value caption="Send ACK during Acknowledge" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable" name="I2C3CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1"/>
         <value caption="Disable software or receive clock stretching" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Enable" name="I2C3CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1"/>
         <value caption="General call address is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SMBus Input Levels" name="I2C3CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1"/>
         <value caption="Disable SMBus input thresholds" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable Slew Rate Control" name="I2C3CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1"/>
         <value caption="Slew rate control is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Slave Address" name="I2C3CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1"/>
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable" name="I2C3CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1"/>
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C3CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1"/>
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C3CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C3CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1"/>
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C3CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1"/>
         <value caption="Data holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C3CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1"/>
         <value caption="Address holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C3CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1"/>
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C3CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1"/>
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C3CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1"/>
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C3CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1"/>
         <value caption="Start detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C3CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1"/>
         <value caption="Stop detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C4CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1"/>
         <value caption="Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C4CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1"/>
         <value caption="Repeated Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C4CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1"/>
         <value caption="Stop condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C4CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1"/>
         <value caption="Receive sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C4CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1"/>
         <value caption="Acknowledge sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C4CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1"/>
         <value caption="Send ACK during Acknowledge" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable" name="I2C4CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1"/>
         <value caption="Disable software or receive clock stretching" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Enable" name="I2C4CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1"/>
         <value caption="General call address is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SMBus Input Levels" name="I2C4CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1"/>
         <value caption="Disable SMBus input thresholds" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable Slew Rate Control" name="I2C4CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1"/>
         <value caption="Slew rate control is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Slave Address" name="I2C4CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1"/>
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable" name="I2C4CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1"/>
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C4CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1"/>
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C4CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C4CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1"/>
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C4CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1"/>
         <value caption="Data holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C4CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1"/>
         <value caption="Address holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C4CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1"/>
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C4CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1"/>
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C4CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1"/>
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C4CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1"/>
         <value caption="Start detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C4CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1"/>
         <value caption="Stop detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C5CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1"/>
         <value caption="Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C5CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1"/>
         <value caption="Repeated Start condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C5CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1"/>
         <value caption="Stop condition not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C5CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1"/>
         <value caption="Receive sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C5CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1"/>
         <value caption="Acknowledge sequence not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C5CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1"/>
         <value caption="Send ACK during Acknowledge" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable" name="I2C5CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1"/>
         <value caption="Disable software or receive clock stretching" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Enable" name="I2C5CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1"/>
         <value caption="General call address is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SMBus Input Levels" name="I2C5CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1"/>
         <value caption="Disable SMBus input thresholds" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable Slew Rate Control" name="I2C5CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1"/>
         <value caption="Slew rate control is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Slave Address" name="I2C5CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1"/>
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable" name="I2C5CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1"/>
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C5CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1"/>
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C5CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C5CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1"/>
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C5CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1"/>
         <value caption="Data holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C5CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1"/>
         <value caption="Address holding is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C5CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1"/>
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C5CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1"/>
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C5CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1"/>
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C5CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1"/>
         <value caption="Start detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C5CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1"/>
         <value caption="Stop detection interrupts are disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C1STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1"/>
         <value caption="Transmit complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C1STAT__RBF">
         <value caption="Receive complete" name="" value="0x1"/>
         <value caption="Receive not complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C1STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1"/>
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start bit" name="I2C1STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1"/>
         <value caption="Start bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop bit" name="I2C1STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1"/>
         <value caption="Stop bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data/Address bit" name="I2C1STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1"/>
         <value caption="Indicates that the last byte received was device address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C1STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1"/>
         <value caption="No overflow" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C1STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C1STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1"/>
         <value caption="10-bit address was not matched" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Status bit" name="I2C1STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1"/>
         <value caption="General call address was not received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C1STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C1STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1"/>
         <value caption="Not an Acknowledge sequence" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C1STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1"/>
         <value caption="Master transmit is not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C1STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1"/>
         <value caption="ACK received from slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C2STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1"/>
         <value caption="Transmit complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C2STAT__RBF">
         <value caption="Receive complete" name="" value="0x1"/>
         <value caption="Receive not complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C2STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1"/>
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start bit" name="I2C2STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1"/>
         <value caption="Start bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop bit" name="I2C2STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1"/>
         <value caption="Stop bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data/Address bit" name="I2C2STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1"/>
         <value caption="Indicates that the last byte received was device address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C2STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1"/>
         <value caption="No overflow" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C2STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C2STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1"/>
         <value caption="10-bit address was not matched" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Status bit" name="I2C2STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1"/>
         <value caption="General call address was not received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C2STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C2STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1"/>
         <value caption="Not an Acknowledge sequence" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C2STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1"/>
         <value caption="Master transmit is not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C2STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1"/>
         <value caption="ACK received from slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C3STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1"/>
         <value caption="Transmit complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C3STAT__RBF">
         <value caption="Receive complete" name="" value="0x1"/>
         <value caption="Receive not complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C3STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1"/>
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start bit" name="I2C3STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1"/>
         <value caption="Start bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop bit" name="I2C3STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1"/>
         <value caption="Stop bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data/Address bit" name="I2C3STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1"/>
         <value caption="Indicates that the last byte received was device address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C3STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1"/>
         <value caption="No overflow" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C3STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C3STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1"/>
         <value caption="10-bit address was not matched" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Status bit" name="I2C3STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1"/>
         <value caption="General call address was not received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C3STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C3STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1"/>
         <value caption="Not an Acknowledge sequence" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C3STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1"/>
         <value caption="Master transmit is not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C3STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1"/>
         <value caption="ACK received from slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C4STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1"/>
         <value caption="Transmit complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C4STAT__RBF">
         <value caption="Receive complete" name="" value="0x1"/>
         <value caption="Receive not complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C4STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1"/>
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start bit" name="I2C4STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1"/>
         <value caption="Start bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop bit" name="I2C4STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1"/>
         <value caption="Stop bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data/Address bit" name="I2C4STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1"/>
         <value caption="Indicates that the last byte received was device address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C4STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1"/>
         <value caption="No overflow" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C4STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C4STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1"/>
         <value caption="10-bit address was not matched" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Status bit" name="I2C4STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1"/>
         <value caption="General call address was not received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C4STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C4STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1"/>
         <value caption="Not an Acknowledge sequence" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C4STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1"/>
         <value caption="Master transmit is not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C4STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1"/>
         <value caption="ACK received from slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C5STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1"/>
         <value caption="Transmit complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C5STAT__RBF">
         <value caption="Receive complete" name="" value="0x1"/>
         <value caption="Receive not complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C5STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1"/>
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start bit" name="I2C5STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1"/>
         <value caption="Start bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop bit" name="I2C5STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1"/>
         <value caption="Stop bit was not detected last" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data/Address bit" name="I2C5STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1"/>
         <value caption="Indicates that the last byte received was device address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C5STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1"/>
         <value caption="No overflow" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C5STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C5STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1"/>
         <value caption="10-bit address was not matched" name="" value="0x0"/>
      </value-group>
      <value-group caption="General Call Status bit" name="I2C5STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1"/>
         <value caption="General call address was not received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C5STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1"/>
         <value caption="No collision" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C5STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1"/>
         <value caption="Not an Acknowledge sequence" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C5STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1"/>
         <value caption="Master transmit is not in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C5STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1"/>
         <value caption="ACK received from slave" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00740" name="ICAP" version="1">
      <register-group name="ICAP">
         <register caption="Input Capture x Control Register" name="IC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC1CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC1CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC1CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC1CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC1CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC1CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC1CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC1CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC1CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC2CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC2CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC2CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC2CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC2CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC2CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC2CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC2CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC2CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC3CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC3CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC3CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC3CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC3CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC3CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC3CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC3CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC3CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC4CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC4CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC4CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC4CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC4CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC4CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC4CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC4CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC4CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC5CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC5CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC5CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC5CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC5CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC5CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC5CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC5CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC5CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC6CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC6CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC6CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC6CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC6CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC6CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC6CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC6CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC6CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC7CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC7CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC7CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC7CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC7CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC7CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC7CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC7CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC7CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC8CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC8CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC8CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC8CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC8CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC8CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC8CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC8CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC8CON__ON"/>
         </register>
         <register caption="Input Capture x Control Register" name="IC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC9CON__ICM"/>
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC9CON__ICBNE"/>
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC9CON__ICOV"/>
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC9CON__ICI"/>
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC9CON__ICTMR"/>
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC9CON__C32"/>
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC9CON__FEDGE"/>
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC9CON__SIDL"/>
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC9CON__ON"/>
         </register>
         <register caption="" name="IC1BUF" offset="0x10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC1BUF"/>
         </register>
         <register caption="" name="IC2BUF" offset="0x210" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC2BUF"/>
         </register>
         <register caption="" name="IC3BUF" offset="0x410" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC3BUF"/>
         </register>
         <register caption="" name="IC4BUF" offset="0x610" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC4BUF"/>
         </register>
         <register caption="" name="IC5BUF" offset="0x810" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC5BUF"/>
         </register>
         <register caption="" name="IC6BUF" offset="0xa10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC6BUF"/>
         </register>
         <register caption="" name="IC7BUF" offset="0xc10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC7BUF"/>
         </register>
         <register caption="" name="IC8BUF" offset="0xe10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC8BUF"/>
         </register>
         <register caption="" name="IC9BUF" offset="0x1010" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC9BUF"/>
         </register>
      </register-group>
      <value-group caption="Input Capture Mode Select bits" name="IC1CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC1CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC1CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC1CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC1CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC1CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC1CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC1CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC1CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC2CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC2CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC2CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC2CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC2CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC2CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC2CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC2CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC2CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC3CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC3CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC3CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC3CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC3CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC3CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC3CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC3CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC3CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC4CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC4CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC4CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC4CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC4CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC4CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC4CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC4CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC4CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC5CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC5CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC5CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC5CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC5CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC5CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC5CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC5CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC5CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC6CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC6CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC6CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC6CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC6CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC6CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC6CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC6CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC6CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC7CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC7CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC7CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC7CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC7CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC7CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC7CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC7CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC7CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC8CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC8CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC8CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC8CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC8CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC8CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC8CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC8CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC8CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC9CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7"/>
         <value caption="Simple Capture Event mode every edge" name="" value="0x6"/>
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5"/>
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4"/>
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3"/>
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2"/>
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1"/>
         <value caption="Input Capture module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC9CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1"/>
         <value caption="Input capture buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC9CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1"/>
         <value caption="No input capture overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC9CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3"/>
         <value caption="Interrupt on every third capture event" name="" value="0x2"/>
         <value caption="Interrupt on every second capture event" name="" value="0x1"/>
         <value caption="Interrupt on every capture event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Select bit" name="IC9CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0"/>
         <value caption="Timerx is the counter source for capture" name="" value="0x1"/>
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC9CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1"/>
         <value caption="16-bit timer resource capture" name="" value="0x0"/>
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC9CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1"/>
         <value caption="Capture falling edge first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC9CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1"/>
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC9CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Disable and reset module" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02907" name="INT" version="3">
      <register-group name="INT">
         <register caption="Interrupt Control Register" name="INTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="External Interrupt 0 Edge" mask="0x00000001" name="INT0EP" values="INTCON__INT0EP"/>
            <bitfield caption="External Interrupt 1 Edge" mask="0x00000002" name="INT1EP" values="INTCON__INT1EP"/>
            <bitfield caption="External Interrupt 2 Edge" mask="0x00000004" name="INT2EP" values="INTCON__INT2EP"/>
            <bitfield caption="External Interrupt 3 Edge" mask="0x00000008" name="INT3EP" values="INTCON__INT3EP"/>
            <bitfield caption="External Interrupt 4 Edge" mask="0x00000010" name="INT4EP" values="INTCON__INT4EP"/>
            <bitfield caption="Interrupt Proximity Timer Control bits" mask="0x00000700" name="TPC" values="INTCON__TPC"/>
            <bitfield caption="Multi Vector Configuration bit" mask="0x00001000" name="MVEC" values="INTCON__MVEC"/>
            <bitfield mask="0x007F0000" name="VS"/>
            <bitfield mask="0xFF000000" name="NMIKEY"/>
         </register>
         <register caption="Priority Shadow Select Register" name="PRISS" offset="0x10" rw="RW" size="4">
            <bitfield caption="Single Vector Shadow Register Set bit" mask="0x00000001" name="SS0" values="PRISS__SS0"/>
            <bitfield caption="Interrupt with Priority Level 1 Shadow Set bits " mask="0x000000F0" name="PRI1SS" values="PRISS__PRI1SS"/>
            <bitfield caption="Interrupt with Priority Level 2 Shadow Set bits " mask="0x00000F00" name="PRI2SS" values="PRISS__PRI2SS"/>
            <bitfield caption="Interrupt with Priority Level 3 Shadow Set bits " mask="0x0000F000" name="PRI3SS" values="PRISS__PRI3SS"/>
            <bitfield caption="Interrupt with Priority Level 4 Shadow Set bits " mask="0x000F0000" name="PRI4SS" values="PRISS__PRI4SS"/>
            <bitfield caption="Interrupt with Priority Level 5 Shadow Set bits " mask="0x00F00000" name="PRI5SS" values="PRISS__PRI5SS"/>
            <bitfield caption="Interrupt with Priority Level 6 Shadow Set bits " mask="0x0F000000" name="PRI6SS" values="PRISS__PRI6SS"/>
            <bitfield caption="Interrupt with Priority Level 7 Shadow Set bits " mask="0xF0000000" name="PRI7SS" values="PRISS__PRI7SS"/>
         </register>
         <register caption="Interrupt Status Register" name="INTSTAT" offset="0x20" rw="R" size="4">
            <bitfield mask="0x000000FF" name="SIRQ"/>
            <bitfield caption="Requested Priority Level bits for Single Vector Mode bits " mask="0x00000700" name="SRIPL" values="INTSTAT__SRIPL"/>
         </register>
         <register caption="" name="IPTMR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="IPTMR"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIF"/>
            <bitfield mask="0x00000002" name="CS0IF"/>
            <bitfield mask="0x00000004" name="CS1IF"/>
            <bitfield mask="0x00000008" name="INT0IF"/>
            <bitfield mask="0x00000010" name="T1IF"/>
            <bitfield mask="0x00000020" name="IC1EIF"/>
            <bitfield mask="0x00000040" name="IC1IF"/>
            <bitfield mask="0x00000080" name="OC1IF"/>
            <bitfield mask="0x00000100" name="INT1IF"/>
            <bitfield mask="0x00000200" name="T2IF"/>
            <bitfield mask="0x00000400" name="IC2EIF"/>
            <bitfield mask="0x00000800" name="IC2IF"/>
            <bitfield mask="0x00001000" name="OC2IF"/>
            <bitfield mask="0x00002000" name="INT2IF"/>
            <bitfield mask="0x00004000" name="T3IF"/>
            <bitfield mask="0x00008000" name="IC3EIF"/>
            <bitfield mask="0x00010000" name="IC3IF"/>
            <bitfield mask="0x00020000" name="OC3IF"/>
            <bitfield mask="0x00040000" name="INT3IF"/>
            <bitfield mask="0x00080000" name="T4IF"/>
            <bitfield mask="0x00100000" name="IC4EIF"/>
            <bitfield mask="0x00200000" name="IC4IF"/>
            <bitfield mask="0x00400000" name="OC4IF"/>
            <bitfield mask="0x00800000" name="INT4IF"/>
            <bitfield mask="0x01000000" name="T5IF"/>
            <bitfield mask="0x02000000" name="IC5EIF"/>
            <bitfield mask="0x04000000" name="IC5IF"/>
            <bitfield mask="0x08000000" name="OC5IF"/>
            <bitfield mask="0x10000000" name="T6IF"/>
            <bitfield mask="0x20000000" name="IC6EIF"/>
            <bitfield mask="0x40000000" name="IC6IF"/>
            <bitfield mask="0x80000000" name="OC6IF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS1" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T7IF"/>
            <bitfield mask="0x00000002" name="IC7EIF"/>
            <bitfield mask="0x00000004" name="IC7IF"/>
            <bitfield mask="0x00000008" name="OC7IF"/>
            <bitfield mask="0x00000010" name="T8IF"/>
            <bitfield mask="0x00000020" name="IC8EIF"/>
            <bitfield mask="0x00000040" name="IC8IF"/>
            <bitfield mask="0x00000080" name="OC8IF"/>
            <bitfield mask="0x00000100" name="T9IF"/>
            <bitfield mask="0x00000200" name="IC9EIF"/>
            <bitfield mask="0x00000400" name="IC9IF"/>
            <bitfield mask="0x00000800" name="OC9IF"/>
            <bitfield mask="0x00001000" name="ADCIF"/>
            <bitfield mask="0x00002000" name="ADCFIFOIF"/>
            <bitfield mask="0x00004000" name="ADCDC1IF"/>
            <bitfield mask="0x00008000" name="ADCDC2IF"/>
            <bitfield mask="0x00010000" name="ADCDC3IF"/>
            <bitfield mask="0x00020000" name="ADCDC4IF"/>
            <bitfield mask="0x00040000" name="ADCDC5IF"/>
            <bitfield mask="0x00080000" name="ADCDC6IF"/>
            <bitfield mask="0x00100000" name="ADCDF1IF"/>
            <bitfield mask="0x00200000" name="ADCDF2IF"/>
            <bitfield mask="0x00400000" name="ADCDF3IF"/>
            <bitfield mask="0x00800000" name="ADCDF4IF"/>
            <bitfield mask="0x01000000" name="ADCDF5IF"/>
            <bitfield mask="0x02000000" name="ADCDF6IF"/>
            <bitfield mask="0x04000000" name="ADCFLTIF"/>
            <bitfield mask="0x08000000" name="ADCD0IF"/>
            <bitfield mask="0x10000000" name="ADCD1IF"/>
            <bitfield mask="0x20000000" name="ADCD2IF"/>
            <bitfield mask="0x40000000" name="ADCD3IF"/>
            <bitfield mask="0x80000000" name="ADCD4IF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS2" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD5IF"/>
            <bitfield mask="0x00000002" name="ADCD6IF"/>
            <bitfield mask="0x00000004" name="ADCD7IF"/>
            <bitfield mask="0x00000008" name="ADCD8IF"/>
            <bitfield mask="0x00000010" name="ADCD9IF"/>
            <bitfield mask="0x00000020" name="ADCD10IF"/>
            <bitfield mask="0x00000040" name="ADCD11IF"/>
            <bitfield mask="0x00000080" name="ADCD12IF"/>
            <bitfield mask="0x00000100" name="ADCD13IF"/>
            <bitfield mask="0x00000200" name="ADCD14IF"/>
            <bitfield mask="0x00000400" name="ADCD15IF"/>
            <bitfield mask="0x00000800" name="ADCD16IF"/>
            <bitfield mask="0x00001000" name="ADCD17IF"/>
            <bitfield mask="0x00002000" name="ADCD18IF"/>
            <bitfield mask="0x00004000" name="ADCD19IF"/>
            <bitfield mask="0x00008000" name="ADCD20IF"/>
            <bitfield mask="0x00010000" name="ADCD21IF"/>
            <bitfield mask="0x00020000" name="ADCD22IF"/>
            <bitfield mask="0x00040000" name="ADCD23IF"/>
            <bitfield mask="0x00080000" name="ADCD24IF"/>
            <bitfield mask="0x00100000" name="ADCD25IF"/>
            <bitfield mask="0x00200000" name="ADCD26IF"/>
            <bitfield mask="0x00400000" name="ADCD27IF"/>
            <bitfield mask="0x00800000" name="ADCD28IF"/>
            <bitfield mask="0x01000000" name="ADCD29IF"/>
            <bitfield mask="0x02000000" name="ADCD30IF"/>
            <bitfield mask="0x04000000" name="ADCD31IF"/>
            <bitfield mask="0x08000000" name="ADCD32IF"/>
            <bitfield mask="0x10000000" name="ADCD33IF"/>
            <bitfield mask="0x20000000" name="ADCD34IF"/>
            <bitfield mask="0x40000000" name="ADCD35IF"/>
            <bitfield mask="0x80000000" name="ADCD36IF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS3" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD37IF"/>
            <bitfield mask="0x00000002" name="ADCD38IF"/>
            <bitfield mask="0x00000004" name="ADCD39IF"/>
            <bitfield mask="0x00000008" name="ADCD40IF"/>
            <bitfield mask="0x00000010" name="ADCD41IF"/>
            <bitfield mask="0x00000020" name="ADCD42IF"/>
            <bitfield mask="0x00000040" name="ADCD43IF"/>
            <bitfield mask="0x00000080" name="ADCD44IF"/>
            <bitfield mask="0x00000100" name="CPCIF"/>
            <bitfield mask="0x00000200" name="CFDCIF"/>
            <bitfield mask="0x00000400" name="SBIF"/>
            <bitfield mask="0x00000800" name="CRPTIF"/>
            <bitfield mask="0x00002000" name="SPI1EIF"/>
            <bitfield mask="0x00004000" name="SPI1RXIF"/>
            <bitfield mask="0x00008000" name="SPI1TXIF"/>
            <bitfield mask="0x00010000" name="U1EIF"/>
            <bitfield mask="0x00020000" name="U1RXIF"/>
            <bitfield mask="0x00040000" name="U1TXIF"/>
            <bitfield mask="0x00080000" name="I2C1BIF"/>
            <bitfield mask="0x00100000" name="I2C1SIF"/>
            <bitfield mask="0x00200000" name="I2C1MIF"/>
            <bitfield mask="0x00400000" name="CNAIF"/>
            <bitfield mask="0x00800000" name="CNBIF"/>
            <bitfield mask="0x01000000" name="CNCIF"/>
            <bitfield mask="0x02000000" name="CNDIF"/>
            <bitfield mask="0x04000000" name="CNEIF"/>
            <bitfield mask="0x08000000" name="CNFIF"/>
            <bitfield mask="0x10000000" name="CNGIF"/>
            <bitfield mask="0x20000000" name="CNHIF"/>
            <bitfield mask="0x40000000" name="CNJIF"/>
            <bitfield mask="0x80000000" name="CNKIF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS4" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PMPIF"/>
            <bitfield mask="0x00000002" name="PMPEIF"/>
            <bitfield mask="0x00000004" name="CMP1IF"/>
            <bitfield mask="0x00000008" name="CMP2IF"/>
            <bitfield mask="0x00000010" name="USBIF"/>
            <bitfield mask="0x00000020" name="USBDMAIF"/>
            <bitfield mask="0x00000040" name="DMA0IF"/>
            <bitfield mask="0x00000080" name="DMA1IF"/>
            <bitfield mask="0x00000100" name="DMA2IF"/>
            <bitfield mask="0x00000200" name="DMA3IF"/>
            <bitfield mask="0x00000400" name="DMA4IF"/>
            <bitfield mask="0x00000800" name="DMA5IF"/>
            <bitfield mask="0x00001000" name="DMA6IF"/>
            <bitfield mask="0x00002000" name="DMA7IF"/>
            <bitfield mask="0x00004000" name="SPI2EIF"/>
            <bitfield mask="0x00008000" name="SPI2RXIF"/>
            <bitfield mask="0x00010000" name="SPI2TXIF"/>
            <bitfield mask="0x00020000" name="U2EIF"/>
            <bitfield mask="0x00040000" name="U2RXIF"/>
            <bitfield mask="0x00080000" name="U2TXIF"/>
            <bitfield mask="0x00100000" name="I2C2BIF"/>
            <bitfield mask="0x00200000" name="I2C2SIF"/>
            <bitfield mask="0x00400000" name="I2C2MIF"/>
            <bitfield mask="0x00800000" name="CAN1IF"/>
            <bitfield mask="0x01000000" name="CAN2IF"/>
            <bitfield mask="0x02000000" name="ETHIF"/>
            <bitfield mask="0x04000000" name="SPI3EIF"/>
            <bitfield mask="0x08000000" name="SPI3RXIF"/>
            <bitfield mask="0x10000000" name="SPI3TXIF"/>
            <bitfield mask="0x20000000" name="U3EIF"/>
            <bitfield mask="0x40000000" name="U3RXIF"/>
            <bitfield mask="0x80000000" name="U3TXIF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS5" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="I2C3BIF"/>
            <bitfield mask="0x00000002" name="I2C3SIF"/>
            <bitfield mask="0x00000004" name="I2C3MIF"/>
            <bitfield mask="0x00000008" name="SPI4EIF"/>
            <bitfield mask="0x00000010" name="SPI4RXIF"/>
            <bitfield mask="0x00000020" name="SPI4TXIF"/>
            <bitfield mask="0x00000040" name="RTCCIF"/>
            <bitfield mask="0x00000080" name="FCEIF"/>
            <bitfield mask="0x00000100" name="PREIF"/>
            <bitfield mask="0x00000200" name="SQI1IF"/>
            <bitfield mask="0x00000400" name="U4EIF"/>
            <bitfield mask="0x00000800" name="U4RXIF"/>
            <bitfield mask="0x00001000" name="U4TXIF"/>
            <bitfield mask="0x00002000" name="I2C4BIF"/>
            <bitfield mask="0x00004000" name="I2C4SIF"/>
            <bitfield mask="0x00008000" name="I2C4MIF"/>
            <bitfield mask="0x00010000" name="SPI5EIF"/>
            <bitfield mask="0x00020000" name="SPI5RXIF"/>
            <bitfield mask="0x00040000" name="SPI5TXIF"/>
            <bitfield mask="0x00080000" name="U5EIF"/>
            <bitfield mask="0x00100000" name="U5RXIF"/>
            <bitfield mask="0x00200000" name="U5TXIF"/>
            <bitfield mask="0x00400000" name="I2C5BIF"/>
            <bitfield mask="0x00800000" name="I2C5SIF"/>
            <bitfield mask="0x01000000" name="I2C5MIF"/>
            <bitfield mask="0x02000000" name="SPI6IF"/>
            <bitfield mask="0x04000000" name="SPI6RXIF"/>
            <bitfield mask="0x08000000" name="SPI6TX"/>
            <bitfield mask="0x10000000" name="U6EIF"/>
            <bitfield mask="0x20000000" name="U6RXIF"/>
            <bitfield mask="0x40000000" name="U6TXIF"/>
         </register>
         <register caption="Interrupt Flag Status Registe" name="IFS6" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCEOSIF"/>
            <bitfield mask="0x00000002" name="ADCARDYIF"/>
            <bitfield mask="0x00000004" name="ADCURDYIF"/>
            <bitfield mask="0x00000010" name="ADCGRPIF"/>
            <bitfield mask="0x00000040" name="ADC0EIF"/>
            <bitfield mask="0x00000080" name="ADC1EIF"/>
            <bitfield mask="0x00000100" name="ADC2EIF"/>
            <bitfield mask="0x00000200" name="ADC3EIF"/>
            <bitfield mask="0x00000400" name="ADC4EIF"/>
            <bitfield mask="0x00002000" name="ADC7EIF"/>
            <bitfield mask="0x00004000" name="ADC0WIF"/>
            <bitfield mask="0x00008000" name="ADC1WIF"/>
            <bitfield mask="0x00010000" name="ADC2WIF"/>
            <bitfield mask="0x00020000" name="ADC3WIF"/>
            <bitfield mask="0x00040000" name="ADC4WIF"/>
            <bitfield mask="0x00200000" name="ADC7WIF"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC0" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIE"/>
            <bitfield mask="0x00000002" name="CS0IE"/>
            <bitfield mask="0x00000004" name="CS1IE"/>
            <bitfield mask="0x00000008" name="INT0IE"/>
            <bitfield mask="0x00000010" name="T1IE"/>
            <bitfield mask="0x00000020" name="IC1EIE"/>
            <bitfield mask="0x00000040" name="IC1IE"/>
            <bitfield mask="0x00000080" name="OC1IE"/>
            <bitfield mask="0x00000100" name="INT1IE"/>
            <bitfield mask="0x00000200" name="T2IE"/>
            <bitfield mask="0x00000400" name="IC2EIE"/>
            <bitfield mask="0x00000800" name="IC2IE"/>
            <bitfield mask="0x00001000" name="OC2IE"/>
            <bitfield mask="0x00002000" name="INT2IE"/>
            <bitfield mask="0x00004000" name="T3IE"/>
            <bitfield mask="0x00008000" name="IC3EIE"/>
            <bitfield mask="0x00010000" name="IC3IE"/>
            <bitfield mask="0x00020000" name="OC3IE"/>
            <bitfield mask="0x00040000" name="INT3IE"/>
            <bitfield mask="0x00080000" name="T4IE"/>
            <bitfield mask="0x00100000" name="IC4EIE"/>
            <bitfield mask="0x00200000" name="IC4IE"/>
            <bitfield mask="0x00400000" name="OC4IE"/>
            <bitfield mask="0x00800000" name="INT4IE"/>
            <bitfield mask="0x01000000" name="T5IE"/>
            <bitfield mask="0x02000000" name="IC5EIE"/>
            <bitfield mask="0x04000000" name="IC5IE"/>
            <bitfield mask="0x08000000" name="OC5IE"/>
            <bitfield mask="0x10000000" name="T6IE"/>
            <bitfield mask="0x20000000" name="IC6EIE"/>
            <bitfield mask="0x40000000" name="IC6IE"/>
            <bitfield mask="0x80000000" name="OC6IE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC1" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T7IE"/>
            <bitfield mask="0x00000002" name="IC7EIE"/>
            <bitfield mask="0x00000004" name="IC7IE"/>
            <bitfield mask="0x00000008" name="OC7IE"/>
            <bitfield mask="0x00000010" name="T8IE"/>
            <bitfield mask="0x00000020" name="IC8EIE"/>
            <bitfield mask="0x00000040" name="IC8IE"/>
            <bitfield mask="0x00000080" name="OC8IE"/>
            <bitfield mask="0x00000100" name="T9IE"/>
            <bitfield mask="0x00000200" name="IC9EIE"/>
            <bitfield mask="0x00000400" name="IC9IE"/>
            <bitfield mask="0x00000800" name="OC9IE"/>
            <bitfield mask="0x00001000" name="ADCIE"/>
            <bitfield mask="0x00002000" name="ADCFIFOIE"/>
            <bitfield mask="0x00004000" name="ADCDC1IE"/>
            <bitfield mask="0x00008000" name="ADCDC2IE"/>
            <bitfield mask="0x00010000" name="ADCDC3IE"/>
            <bitfield mask="0x00020000" name="ADCDC4IE"/>
            <bitfield mask="0x00040000" name="ADCDC5IE"/>
            <bitfield mask="0x00080000" name="ADCDC6IE"/>
            <bitfield mask="0x00100000" name="ADCDF1IE"/>
            <bitfield mask="0x00200000" name="ADCDF2IE"/>
            <bitfield mask="0x00400000" name="ADCDF3IE"/>
            <bitfield mask="0x00800000" name="ADCDF4IE"/>
            <bitfield mask="0x01000000" name="ADCDF5IE"/>
            <bitfield mask="0x02000000" name="ADCDF6IE"/>
            <bitfield mask="0x04000000" name="ADCFLTIE"/>
            <bitfield mask="0x08000000" name="ADCD0IE"/>
            <bitfield mask="0x10000000" name="ADCD1IE"/>
            <bitfield mask="0x20000000" name="ADCD2IE"/>
            <bitfield mask="0x40000000" name="ADCD3IE"/>
            <bitfield mask="0x80000000" name="ADCD4IE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC2" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD5IE"/>
            <bitfield mask="0x00000002" name="ADCD6IE"/>
            <bitfield mask="0x00000004" name="ADCD7IE"/>
            <bitfield mask="0x00000008" name="ADCD8IE"/>
            <bitfield mask="0x00000010" name="ADCD9IE"/>
            <bitfield mask="0x00000020" name="ADCD10IE"/>
            <bitfield mask="0x00000040" name="ADCD11IE"/>
            <bitfield mask="0x00000080" name="ADCD12IE"/>
            <bitfield mask="0x00000100" name="ADCD13IE"/>
            <bitfield mask="0x00000200" name="ADCD14IE"/>
            <bitfield mask="0x00000400" name="ADCD15IE"/>
            <bitfield mask="0x00000800" name="ADCD16IE"/>
            <bitfield mask="0x00001000" name="ADCD17IE"/>
            <bitfield mask="0x00002000" name="ADCD18IE"/>
            <bitfield mask="0x00004000" name="ADCD19IE"/>
            <bitfield mask="0x00008000" name="ADCD20IE"/>
            <bitfield mask="0x00010000" name="ADCD21IE"/>
            <bitfield mask="0x00020000" name="ADCD22IE"/>
            <bitfield mask="0x00040000" name="ADCD23IE"/>
            <bitfield mask="0x00080000" name="ADCD24IE"/>
            <bitfield mask="0x00100000" name="ADCD25IE"/>
            <bitfield mask="0x00200000" name="ADCD26IE"/>
            <bitfield mask="0x00400000" name="ADCD27IE"/>
            <bitfield mask="0x00800000" name="ADCD28IE"/>
            <bitfield mask="0x01000000" name="ADCD29IE"/>
            <bitfield mask="0x02000000" name="ADCD30IE"/>
            <bitfield mask="0x04000000" name="ADCD31IE"/>
            <bitfield mask="0x08000000" name="ADCD32IE"/>
            <bitfield mask="0x10000000" name="ADCD33IE"/>
            <bitfield mask="0x20000000" name="ADCD34IE"/>
            <bitfield mask="0x40000000" name="ADCD35IE"/>
            <bitfield mask="0x80000000" name="ADCD36IE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC3" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCD37IE"/>
            <bitfield mask="0x00000002" name="ADCD38IE"/>
            <bitfield mask="0x00000004" name="ADCD39IE"/>
            <bitfield mask="0x00000008" name="ADCD40IE"/>
            <bitfield mask="0x00000010" name="ADCD41IE"/>
            <bitfield mask="0x00000020" name="ADCD42IE"/>
            <bitfield mask="0x00000040" name="ADCD43IE"/>
            <bitfield mask="0x00000080" name="ADCD44IE"/>
            <bitfield mask="0x00000100" name="CPCIE"/>
            <bitfield mask="0x00000200" name="CFDCIE"/>
            <bitfield mask="0x00000400" name="SBIE"/>
            <bitfield mask="0x00000800" name="CRPTIE"/>
            <bitfield mask="0x00002000" name="SPI1EIE"/>
            <bitfield mask="0x00004000" name="SPI1RXIE"/>
            <bitfield mask="0x00008000" name="SPI1TXIE"/>
            <bitfield mask="0x00010000" name="U1EIE"/>
            <bitfield mask="0x00020000" name="U1RXIE"/>
            <bitfield mask="0x00040000" name="U1TXIE"/>
            <bitfield mask="0x00080000" name="I2C1BIE"/>
            <bitfield mask="0x00100000" name="I2C1SIE"/>
            <bitfield mask="0x00200000" name="I2C1MIE"/>
            <bitfield mask="0x00400000" name="CNAIE"/>
            <bitfield mask="0x00800000" name="CNBIE"/>
            <bitfield mask="0x01000000" name="CNCIE"/>
            <bitfield mask="0x02000000" name="CNDIE"/>
            <bitfield mask="0x04000000" name="CNEIE"/>
            <bitfield mask="0x08000000" name="CNFIE"/>
            <bitfield mask="0x10000000" name="CNGIE"/>
            <bitfield mask="0x20000000" name="CNHIE"/>
            <bitfield mask="0x40000000" name="CNJIE"/>
            <bitfield mask="0x80000000" name="CNKIE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC4" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PMPIE"/>
            <bitfield mask="0x00000002" name="PMPEIE"/>
            <bitfield mask="0x00000004" name="CMP1IE"/>
            <bitfield mask="0x00000008" name="CMP2IE"/>
            <bitfield mask="0x00000010" name="USBIE"/>
            <bitfield mask="0x00000020" name="USBDMAIE"/>
            <bitfield mask="0x00000040" name="DMA0IE"/>
            <bitfield mask="0x00000080" name="DMA1IE"/>
            <bitfield mask="0x00000100" name="DMA2IE"/>
            <bitfield mask="0x00000200" name="DMA3IE"/>
            <bitfield mask="0x00000400" name="DMA4IE"/>
            <bitfield mask="0x00000800" name="DMA5IE"/>
            <bitfield mask="0x00001000" name="DMA6IE"/>
            <bitfield mask="0x00002000" name="DMA7IE"/>
            <bitfield mask="0x00004000" name="SPI2EIE"/>
            <bitfield mask="0x00008000" name="SPI2RXIE"/>
            <bitfield mask="0x00010000" name="SPI2TXIE"/>
            <bitfield mask="0x00020000" name="U2EIE"/>
            <bitfield mask="0x00040000" name="U2RXIE"/>
            <bitfield mask="0x00080000" name="U2TXIE"/>
            <bitfield mask="0x00100000" name="I2C2BIE"/>
            <bitfield mask="0x00200000" name="I2C2SIE"/>
            <bitfield mask="0x00400000" name="I2C2MIE"/>
            <bitfield mask="0x00800000" name="CAN1IE"/>
            <bitfield mask="0x01000000" name="CAN2IE"/>
            <bitfield mask="0x02000000" name="ETHIE"/>
            <bitfield mask="0x04000000" name="SPI3EIE"/>
            <bitfield mask="0x08000000" name="SPI3RXIE"/>
            <bitfield mask="0x10000000" name="SPI3TXIE"/>
            <bitfield mask="0x20000000" name="U3EIE"/>
            <bitfield mask="0x40000000" name="U3RXIE"/>
            <bitfield mask="0x80000000" name="U3TXIE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC5" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="I2C3BIE"/>
            <bitfield mask="0x00000002" name="I2C3SIE"/>
            <bitfield mask="0x00000004" name="I2C3MIE"/>
            <bitfield mask="0x00000008" name="SPI4EIE"/>
            <bitfield mask="0x00000010" name="SPI4RXIE"/>
            <bitfield mask="0x00000020" name="SPI4TXIE"/>
            <bitfield mask="0x00000040" name="RTCCIE"/>
            <bitfield mask="0x00000080" name="FCEIE"/>
            <bitfield mask="0x00000100" name="PREIE"/>
            <bitfield mask="0x00000200" name="SQI1IE"/>
            <bitfield mask="0x00000400" name="U4EIE"/>
            <bitfield mask="0x00000800" name="U4RXIE"/>
            <bitfield mask="0x00001000" name="U4TXIE"/>
            <bitfield mask="0x00002000" name="I2C4BIE"/>
            <bitfield mask="0x00004000" name="I2C4SIE"/>
            <bitfield mask="0x00008000" name="I2C4MIE"/>
            <bitfield mask="0x00010000" name="SPI5EIE"/>
            <bitfield mask="0x00020000" name="SPI5RXIE"/>
            <bitfield mask="0x00040000" name="SPI5TXIE"/>
            <bitfield mask="0x00080000" name="U5EIE"/>
            <bitfield mask="0x00100000" name="U5RXIE"/>
            <bitfield mask="0x00200000" name="U5TXIE"/>
            <bitfield mask="0x00400000" name="I2C5BIE"/>
            <bitfield mask="0x00800000" name="I2C5SIE"/>
            <bitfield mask="0x01000000" name="I2C5MIE"/>
            <bitfield mask="0x02000000" name="SPI6IE"/>
            <bitfield mask="0x04000000" name="SPI6RXIE"/>
            <bitfield mask="0x08000000" name="SPI6TXIE"/>
            <bitfield mask="0x10000000" name="U6EIE"/>
            <bitfield mask="0x20000000" name="U6RXIE"/>
            <bitfield mask="0x40000000" name="U6TXIE"/>
         </register>
         <register caption="Interrupt Enable Control Registe" name="IEC6" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCEOSIE"/>
            <bitfield mask="0x00000002" name="ADCARDYIE"/>
            <bitfield mask="0x00000004" name="ADCURDYIE"/>
            <bitfield mask="0x00000010" name="ADCGRPIE"/>
            <bitfield mask="0x00000040" name="ADC0EIE"/>
            <bitfield mask="0x00000080" name="ADC1EIE"/>
            <bitfield mask="0x00000100" name="ADC2EIE"/>
            <bitfield mask="0x00000200" name="ADC3EIE"/>
            <bitfield mask="0x00000400" name="ADC4EIE"/>
            <bitfield mask="0x00002000" name="ADC7EIE"/>
            <bitfield mask="0x00004000" name="ADC0WIE"/>
            <bitfield mask="0x00008000" name="ADC1WIE"/>
            <bitfield mask="0x00010000" name="ADC2WIE"/>
            <bitfield mask="0x00020000" name="ADC3WIE"/>
            <bitfield mask="0x00040000" name="ADC4WIE"/>
            <bitfield mask="0x00200000" name="ADC7WIE"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC0" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CTIS"/>
            <bitfield mask="0x0000001C" name="CTIP"/>
            <bitfield mask="0x00000300" name="CS0IS"/>
            <bitfield mask="0x00001C00" name="CS0IP"/>
            <bitfield mask="0x00030000" name="CS1IS"/>
            <bitfield mask="0x001C0000" name="CS1IP"/>
            <bitfield mask="0x03000000" name="INT0IS"/>
            <bitfield mask="0x1C000000" name="INT0IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC1" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T1IS"/>
            <bitfield mask="0x0000001C" name="T1IP"/>
            <bitfield mask="0x00000300" name="IC1EIS"/>
            <bitfield mask="0x00001C00" name="IC1EIP"/>
            <bitfield mask="0x00030000" name="IC1IS"/>
            <bitfield mask="0x001C0000" name="IC1IP"/>
            <bitfield mask="0x03000000" name="OC1IS"/>
            <bitfield mask="0x1C000000" name="OC1IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC2" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000003" name="INT1IS"/>
            <bitfield mask="0x0000001C" name="INT1IP"/>
            <bitfield mask="0x00000300" name="T2IS"/>
            <bitfield mask="0x00001C00" name="T2IP"/>
            <bitfield mask="0x00030000" name="IC2EIS"/>
            <bitfield mask="0x001C0000" name="IC2EIP"/>
            <bitfield mask="0x03000000" name="IC2IS"/>
            <bitfield mask="0x1C000000" name="IC2IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC3" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x00000003" name="OC2IS"/>
            <bitfield mask="0x0000001C" name="OC2IP"/>
            <bitfield mask="0x00000300" name="INT2IS"/>
            <bitfield mask="0x00001C00" name="INT2IP"/>
            <bitfield mask="0x00030000" name="T3IS"/>
            <bitfield mask="0x001C0000" name="T3IP"/>
            <bitfield mask="0x03000000" name="IC3EIS"/>
            <bitfield mask="0x1C000000" name="IC3EIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC4" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC3IS"/>
            <bitfield mask="0x0000001C" name="IC3IP"/>
            <bitfield mask="0x00000300" name="OC3IS"/>
            <bitfield mask="0x00001C00" name="OC3IP"/>
            <bitfield mask="0x00030000" name="INT3IS"/>
            <bitfield mask="0x001C0000" name="INT3IP"/>
            <bitfield mask="0x03000000" name="T4IS"/>
            <bitfield mask="0x1C000000" name="T4IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC5" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC4EIS"/>
            <bitfield mask="0x0000001C" name="IC4EIP"/>
            <bitfield mask="0x00000300" name="IC4IS"/>
            <bitfield mask="0x00001C00" name="IC4IP"/>
            <bitfield mask="0x00030000" name="OC4IS"/>
            <bitfield mask="0x001C0000" name="OC4IP"/>
            <bitfield mask="0x03000000" name="INT4IS"/>
            <bitfield mask="0x1C000000" name="INT4IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC6" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T5IS"/>
            <bitfield mask="0x0000001C" name="T5IP"/>
            <bitfield mask="0x00000300" name="IC5EIS"/>
            <bitfield mask="0x00001C00" name="IC5EIP"/>
            <bitfield mask="0x00030000" name="IC5IS"/>
            <bitfield mask="0x001C0000" name="IC5IP"/>
            <bitfield mask="0x03000000" name="OC5IS"/>
            <bitfield mask="0x1C000000" name="OC5IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC7" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T6IS"/>
            <bitfield mask="0x0000001C" name="T6IP"/>
            <bitfield mask="0x00000300" name="IC6EIS"/>
            <bitfield mask="0x00001C00" name="IC6EIP"/>
            <bitfield mask="0x00030000" name="IC6IS"/>
            <bitfield mask="0x001C0000" name="IC6IP"/>
            <bitfield mask="0x03000000" name="OC6IS"/>
            <bitfield mask="0x1C000000" name="OC6IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC8" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T7IS"/>
            <bitfield mask="0x0000001C" name="T7IP"/>
            <bitfield mask="0x00000300" name="IC7EIS"/>
            <bitfield mask="0x00001C00" name="IC7EIP"/>
            <bitfield mask="0x00030000" name="IC7IS"/>
            <bitfield mask="0x001C0000" name="IC7IP"/>
            <bitfield mask="0x03000000" name="OC7IS"/>
            <bitfield mask="0x1C000000" name="OC7IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC9" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T8IS"/>
            <bitfield mask="0x0000001C" name="T8IP"/>
            <bitfield mask="0x00000300" name="IC8EIS"/>
            <bitfield mask="0x00001C00" name="IC8EIP"/>
            <bitfield mask="0x00030000" name="IC8IS"/>
            <bitfield mask="0x001C0000" name="IC8IP"/>
            <bitfield mask="0x03000000" name="OC8IS"/>
            <bitfield mask="0x1C000000" name="OC8IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC10" offset="0x1e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T9IS"/>
            <bitfield mask="0x0000001C" name="T9IP"/>
            <bitfield mask="0x00000300" name="IC9EIS"/>
            <bitfield mask="0x00001C00" name="IC9EIP"/>
            <bitfield mask="0x00030000" name="IC9IS"/>
            <bitfield mask="0x001C0000" name="IC9IP"/>
            <bitfield mask="0x03000000" name="OC9IS"/>
            <bitfield mask="0x1C000000" name="OC9IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC11" offset="0x1f0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCIS"/>
            <bitfield mask="0x0000001C" name="ADCIP"/>
            <bitfield mask="0x00000300" name="ADCFIFOIS"/>
            <bitfield mask="0x00001C00" name="ADCFIFOIP"/>
            <bitfield mask="0x00030000" name="ADCDC1IS"/>
            <bitfield mask="0x001C0000" name="ADCDC1IP"/>
            <bitfield mask="0x03000000" name="ADCDC2IS"/>
            <bitfield mask="0x1C000000" name="ADCDC2IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC12" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDC3IS"/>
            <bitfield mask="0x0000001C" name="ADCDC3IP"/>
            <bitfield mask="0x00000300" name="ADCDC4IS"/>
            <bitfield mask="0x00001C00" name="ADCDC4IP"/>
            <bitfield mask="0x00030000" name="ADCDC5IS"/>
            <bitfield mask="0x001C0000" name="ADCDC5IP"/>
            <bitfield mask="0x03000000" name="ADCDC6IS"/>
            <bitfield mask="0x1C000000" name="ADCDC6IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC13" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDF1IS"/>
            <bitfield mask="0x0000001C" name="ADCDF1IP"/>
            <bitfield mask="0x00000300" name="ADCDF2IS"/>
            <bitfield mask="0x00001C00" name="ADCDF2IP"/>
            <bitfield mask="0x00030000" name="ADCDF3IS"/>
            <bitfield mask="0x001C0000" name="ADCDF3IP"/>
            <bitfield mask="0x03000000" name="ADCDF4IS"/>
            <bitfield mask="0x1C000000" name="ADCDF4IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC14" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCDF5IS"/>
            <bitfield mask="0x0000001C" name="ADCDF5IP"/>
            <bitfield mask="0x00000300" name="ADCDF6IS"/>
            <bitfield mask="0x00001C00" name="ADCDF6IP"/>
            <bitfield mask="0x00030000" name="ADCFLTIS"/>
            <bitfield mask="0x001C0000" name="ADCFLTIP"/>
            <bitfield mask="0x03000000" name="ADCD0IS"/>
            <bitfield mask="0x1C000000" name="ADCD0IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC15" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD1IS"/>
            <bitfield mask="0x0000001C" name="ADCD1IP"/>
            <bitfield mask="0x00000300" name="ADCD2IS"/>
            <bitfield mask="0x00001C00" name="ADCD2IP"/>
            <bitfield mask="0x00030000" name="ADCD3IS"/>
            <bitfield mask="0x001C0000" name="ADCD3IP"/>
            <bitfield mask="0x03000000" name="ADCD4IS"/>
            <bitfield mask="0x1C000000" name="ADCD4IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC16" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD5IS"/>
            <bitfield mask="0x0000001C" name="ADCD5IP"/>
            <bitfield mask="0x00000300" name="ADCD6IS"/>
            <bitfield mask="0x00001C00" name="ADCD6IP"/>
            <bitfield mask="0x00030000" name="ADCD7IS"/>
            <bitfield mask="0x001C0000" name="ADCD7IP"/>
            <bitfield mask="0x03000000" name="ADCD8IS"/>
            <bitfield mask="0x1C000000" name="ADCD8IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC17" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD9IS"/>
            <bitfield mask="0x0000001C" name="ADCD9IP"/>
            <bitfield mask="0x00000300" name="ADCD10IS"/>
            <bitfield mask="0x00001C00" name="ADCD10IP"/>
            <bitfield mask="0x00030000" name="ADCD11IS"/>
            <bitfield mask="0x001C0000" name="ADCD11IP"/>
            <bitfield mask="0x03000000" name="ADCD12IS"/>
            <bitfield mask="0x1C000000" name="ADCD12IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC18" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD13IS"/>
            <bitfield mask="0x0000001C" name="ADCD13IP"/>
            <bitfield mask="0x00000300" name="ADCD14IS"/>
            <bitfield mask="0x00001C00" name="ADCD14IP"/>
            <bitfield mask="0x00030000" name="ADCD15IS"/>
            <bitfield mask="0x001C0000" name="ADCD15IP"/>
            <bitfield mask="0x03000000" name="ADCD16IS"/>
            <bitfield mask="0x1C000000" name="ADCD16IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC19" offset="0x270" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD17IS"/>
            <bitfield mask="0x0000001C" name="ADCD17IP"/>
            <bitfield mask="0x00000300" name="ADCD18IS"/>
            <bitfield mask="0x00001C00" name="ADCD18IP"/>
            <bitfield mask="0x00030000" name="ADCD19IS"/>
            <bitfield mask="0x001C0000" name="ADCD19IP"/>
            <bitfield mask="0x03000000" name="ADCD20IS"/>
            <bitfield mask="0x1C000000" name="ADCD20IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC20" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD21IS"/>
            <bitfield mask="0x0000001C" name="ADCD21IP"/>
            <bitfield mask="0x00000300" name="ADCD22IS"/>
            <bitfield mask="0x00001C00" name="ADCD22IP"/>
            <bitfield mask="0x00030000" name="ADCD23IS"/>
            <bitfield mask="0x001C0000" name="ADCD23IP"/>
            <bitfield mask="0x03000000" name="ADCD24IS"/>
            <bitfield mask="0x1C000000" name="ADCD24IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC21" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD25IS"/>
            <bitfield mask="0x0000001C" name="ADCD25IP"/>
            <bitfield mask="0x00000300" name="ADCD26IS"/>
            <bitfield mask="0x00001C00" name="ADCD26IP"/>
            <bitfield mask="0x00030000" name="ADCD27IS"/>
            <bitfield mask="0x001C0000" name="ADCD27IP"/>
            <bitfield mask="0x03000000" name="ADCD28IS"/>
            <bitfield mask="0x1C000000" name="ADCD28IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC22" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD29IS"/>
            <bitfield mask="0x0000001C" name="ADCD29IP"/>
            <bitfield mask="0x00000300" name="ADCD30IS"/>
            <bitfield mask="0x00001C00" name="ADCD30IP"/>
            <bitfield mask="0x00030000" name="ADCD31IS"/>
            <bitfield mask="0x001C0000" name="ADCD31IP"/>
            <bitfield mask="0x03000000" name="ADCD32IS"/>
            <bitfield mask="0x1C000000" name="ADCD32IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC23" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD33IS"/>
            <bitfield mask="0x0000001C" name="ADCD33IP"/>
            <bitfield mask="0x00000300" name="ADCD34IS"/>
            <bitfield mask="0x00001C00" name="ADCD34IP"/>
            <bitfield mask="0x00030000" name="ADCD35IS"/>
            <bitfield mask="0x001C0000" name="ADCD35IP"/>
            <bitfield mask="0x03000000" name="ADCD36IS"/>
            <bitfield mask="0x1C000000" name="ADCD36IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC24" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD37IS"/>
            <bitfield mask="0x0000001C" name="ADCD37IP"/>
            <bitfield mask="0x00000300" name="ADCD38IS"/>
            <bitfield mask="0x00001C00" name="ADCD38IP"/>
            <bitfield mask="0x00030000" name="ADCD39IS"/>
            <bitfield mask="0x001C0000" name="ADCD39IP"/>
            <bitfield mask="0x03000000" name="ADCD40IS"/>
            <bitfield mask="0x1C000000" name="ADCD40IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC25" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCD41IS"/>
            <bitfield mask="0x0000001C" name="ADCD41IP"/>
            <bitfield mask="0x00000300" name="ADCD42IS"/>
            <bitfield mask="0x00001C00" name="ADCD42IP"/>
            <bitfield mask="0x00030000" name="ADCD43IS"/>
            <bitfield mask="0x001C0000" name="ADCD43IP"/>
            <bitfield mask="0x03000000" name="ADCD44IS"/>
            <bitfield mask="0x1C000000" name="ADCD44IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC26" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CPCIS"/>
            <bitfield mask="0x0000001C" name="CPCIP"/>
            <bitfield mask="0x00000300" name="CFDCIS"/>
            <bitfield mask="0x00001C00" name="CFDCIP"/>
            <bitfield mask="0x00030000" name="SBIS"/>
            <bitfield mask="0x001C0000" name="SBIP"/>
            <bitfield mask="0x03000000" name="CRPTIS"/>
            <bitfield mask="0x1C000000" name="CRPTIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC27" offset="0x2f0" rw="RW" size="4">
            <bitfield mask="0x00000300" name="SPI1EIS"/>
            <bitfield mask="0x00001C00" name="SPI1EIP"/>
            <bitfield mask="0x00030000" name="SPI1RXIS"/>
            <bitfield mask="0x001C0000" name="SPI1RXIP"/>
            <bitfield mask="0x03000000" name="SPI1TXIS"/>
            <bitfield mask="0x1C000000" name="SPI1TXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC28" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U1EIS"/>
            <bitfield mask="0x0000001C" name="U1EIP"/>
            <bitfield mask="0x00000300" name="U1RXIS"/>
            <bitfield mask="0x00001C00" name="U1RXIP"/>
            <bitfield mask="0x00030000" name="U1TXIS"/>
            <bitfield mask="0x001C0000" name="U1TXIP"/>
            <bitfield mask="0x03000000" name="I2C1BIS"/>
            <bitfield mask="0x1C000000" name="I2C1BIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC29" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C1SIS"/>
            <bitfield mask="0x0000001C" name="I2C1SIP"/>
            <bitfield mask="0x00000300" name="I2C1MIS"/>
            <bitfield mask="0x00001C00" name="I2C1MIP"/>
            <bitfield mask="0x00030000" name="CNAIS"/>
            <bitfield mask="0x001C0000" name="CNAIP"/>
            <bitfield mask="0x03000000" name="CNBIS"/>
            <bitfield mask="0x1C000000" name="CNBIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC30" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNCIS"/>
            <bitfield mask="0x0000001C" name="CNCIP"/>
            <bitfield mask="0x00000300" name="CNDIS"/>
            <bitfield mask="0x00001C00" name="CNDIP"/>
            <bitfield mask="0x00030000" name="CNEIS"/>
            <bitfield mask="0x001C0000" name="CNEIP"/>
            <bitfield mask="0x03000000" name="CNFIS"/>
            <bitfield mask="0x1C000000" name="CNFIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC31" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNGIS"/>
            <bitfield mask="0x0000001C" name="CNGIP"/>
            <bitfield mask="0x00000300" name="CNHIS"/>
            <bitfield mask="0x00001C00" name="CNHIP"/>
            <bitfield mask="0x00030000" name="CNJIS"/>
            <bitfield mask="0x001C0000" name="CNJIP"/>
            <bitfield mask="0x03000000" name="CNKIS"/>
            <bitfield mask="0x1C000000" name="CNKIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC32" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PMPIS"/>
            <bitfield mask="0x0000001C" name="PMPIP"/>
            <bitfield mask="0x00000300" name="PMPEIS"/>
            <bitfield mask="0x00001C00" name="PMPEIP"/>
            <bitfield mask="0x00030000" name="CMP1IS"/>
            <bitfield mask="0x001C0000" name="CMP1IP"/>
            <bitfield mask="0x03000000" name="CMP2IS"/>
            <bitfield mask="0x1C000000" name="CMP2IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC33" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000003" name="USBIS"/>
            <bitfield mask="0x0000001C" name="USBIP"/>
            <bitfield mask="0x00000300" name="USBDMAIS"/>
            <bitfield mask="0x00001C00" name="USBDMAIP"/>
            <bitfield mask="0x00030000" name="DMA0IS"/>
            <bitfield mask="0x001C0000" name="DMA0IP"/>
            <bitfield mask="0x03000000" name="DMA1IS"/>
            <bitfield mask="0x1C000000" name="DMA1IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC34" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA2IS"/>
            <bitfield mask="0x0000001C" name="DMA2IP"/>
            <bitfield mask="0x00000300" name="DMA3IS"/>
            <bitfield mask="0x00001C00" name="DMA3IP"/>
            <bitfield mask="0x00030000" name="DMA4IS"/>
            <bitfield mask="0x001C0000" name="DMA4IP"/>
            <bitfield mask="0x03000000" name="DMA5IS"/>
            <bitfield mask="0x1C000000" name="DMA5IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC35" offset="0x370" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA6IS"/>
            <bitfield mask="0x0000001C" name="DMA6IP"/>
            <bitfield mask="0x00000300" name="DMA7IS"/>
            <bitfield mask="0x00001C00" name="DMA7IP"/>
            <bitfield mask="0x00030000" name="SPI2EIS"/>
            <bitfield mask="0x001C0000" name="SPI2EIP"/>
            <bitfield mask="0x03000000" name="SPI2RXIS"/>
            <bitfield mask="0x1C000000" name="SPI2RXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC36" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI2TXIS"/>
            <bitfield mask="0x0000001C" name="SPI2TXIP"/>
            <bitfield mask="0x00000300" name="U2EIS"/>
            <bitfield mask="0x00001C00" name="U2EIP"/>
            <bitfield mask="0x00030000" name="U2RXIS"/>
            <bitfield mask="0x001C0000" name="U2RXIP"/>
            <bitfield mask="0x03000000" name="U2TXIS"/>
            <bitfield mask="0x1C000000" name="U2TXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC37" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C2BIS"/>
            <bitfield mask="0x0000001C" name="I2C2BIP"/>
            <bitfield mask="0x00000300" name="I2C2SIS"/>
            <bitfield mask="0x00001C00" name="I2C2SIP"/>
            <bitfield mask="0x00030000" name="I2C2MIS"/>
            <bitfield mask="0x001C0000" name="I2C2MIP"/>
            <bitfield mask="0x03000000" name="CAN1IS"/>
            <bitfield mask="0x1C000000" name="CAN1IP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC38" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CAN2IS"/>
            <bitfield mask="0x0000001C" name="CAN2IP"/>
            <bitfield mask="0x00000300" name="ETHIS"/>
            <bitfield mask="0x00001C00" name="ETHIP"/>
            <bitfield mask="0x00030000" name="SPI3EIS"/>
            <bitfield mask="0x001C0000" name="SPI3EIP"/>
            <bitfield mask="0x03000000" name="SPI3RXIS"/>
            <bitfield mask="0x1C000000" name="SPI3RXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC39" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI3TXIS"/>
            <bitfield mask="0x0000001C" name="SPI3TXIP"/>
            <bitfield mask="0x00000300" name="U3EIS"/>
            <bitfield mask="0x00001C00" name="U3EIP"/>
            <bitfield mask="0x00030000" name="U3RXIS"/>
            <bitfield mask="0x001C0000" name="U3RXIP"/>
            <bitfield mask="0x03000000" name="U3TXIS"/>
            <bitfield mask="0x1C000000" name="U3TXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC40" offset="0x3c0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C3BIS"/>
            <bitfield mask="0x0000001C" name="I2C3BIP"/>
            <bitfield mask="0x00000300" name="I2C3SIS"/>
            <bitfield mask="0x00001C00" name="I2C3SIP"/>
            <bitfield mask="0x00030000" name="I2C3MIS"/>
            <bitfield mask="0x001C0000" name="I2C3MIP"/>
            <bitfield mask="0x03000000" name="SPI4EIS"/>
            <bitfield mask="0x1C000000" name="SPI4EIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC41" offset="0x3d0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI4RXIS"/>
            <bitfield mask="0x0000001C" name="SPI4RXIP"/>
            <bitfield mask="0x00000300" name="SPI4TXIS"/>
            <bitfield mask="0x00001C00" name="SPI4TXIP"/>
            <bitfield mask="0x00030000" name="RTCCIS"/>
            <bitfield mask="0x001C0000" name="RTCCIP"/>
            <bitfield mask="0x03000000" name="FCEIS"/>
            <bitfield mask="0x1C000000" name="FCEIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC42" offset="0x3e0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PREIS"/>
            <bitfield mask="0x0000001C" name="PREIP"/>
            <bitfield mask="0x00000300" name="SQI1IS"/>
            <bitfield mask="0x00001C00" name="SQI1IP"/>
            <bitfield mask="0x00030000" name="U4EIS"/>
            <bitfield mask="0x001C0000" name="U4EIP"/>
            <bitfield mask="0x03000000" name="U4RXIS"/>
            <bitfield mask="0x1C000000" name="U4RXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC43" offset="0x3f0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U4TXIS"/>
            <bitfield mask="0x0000001C" name="U4TXIP"/>
            <bitfield mask="0x00000300" name="I2C4BIS"/>
            <bitfield mask="0x00001C00" name="I2C4BIP"/>
            <bitfield mask="0x00030000" name="I2C4SIS"/>
            <bitfield mask="0x001C0000" name="I2C4SIP"/>
            <bitfield mask="0x03000000" name="I2C4MIS"/>
            <bitfield mask="0x1C000000" name="I2C4MIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC44" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI5EIS"/>
            <bitfield mask="0x0000001C" name="SPI5EIP"/>
            <bitfield mask="0x00000300" name="SPI5RXIS"/>
            <bitfield mask="0x00001C00" name="SPI5RXIP"/>
            <bitfield mask="0x00030000" name="SPI5TXIS"/>
            <bitfield mask="0x001C0000" name="SPI5TXIP"/>
            <bitfield mask="0x03000000" name="U5EIS"/>
            <bitfield mask="0x1C000000" name="U5EIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC45" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U5RXIS"/>
            <bitfield mask="0x0000001C" name="U5RXIP"/>
            <bitfield mask="0x00000300" name="U5TXIS"/>
            <bitfield mask="0x00001C00" name="U5TXIP"/>
            <bitfield mask="0x00030000" name="I2C5BIS"/>
            <bitfield mask="0x001C0000" name="I2C5BIP"/>
            <bitfield mask="0x03000000" name="I2C5SIS"/>
            <bitfield mask="0x1C000000" name="I2C5SIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC46" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C5MIS"/>
            <bitfield mask="0x0000001C" name="I2C5MIP"/>
            <bitfield mask="0x00000300" name="SPI6EIS"/>
            <bitfield mask="0x00001C00" name="SPI6EIP"/>
            <bitfield mask="0x00030000" name="SPI6RXIS"/>
            <bitfield mask="0x001C0000" name="SPI6RXIP"/>
            <bitfield mask="0x03000000" name="SPI6TXIS"/>
            <bitfield mask="0x1C000000" name="SPI6TXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC47" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U6EIS"/>
            <bitfield mask="0x0000001C" name="U6EIP"/>
            <bitfield mask="0x00000300" name="U6RXIS"/>
            <bitfield mask="0x00001C00" name="U6RXIP"/>
            <bitfield mask="0x00030000" name="U6TXIS"/>
            <bitfield mask="0x001C0000" name="U6TXIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC48" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCEOSIS"/>
            <bitfield mask="0x0000001C" name="ADCEOSIP"/>
            <bitfield mask="0x00000300" name="ADCARDYIS"/>
            <bitfield mask="0x00001C00" name="ADCARDYIP"/>
            <bitfield mask="0x00030000" name="ADCURDYIS"/>
            <bitfield mask="0x001C0000" name="ADCURDYIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC49" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADCGRPIS"/>
            <bitfield mask="0x0000001C" name="ADCGRPIP"/>
            <bitfield mask="0x00030000" name="ADC0EIS"/>
            <bitfield mask="0x001C0000" name="ADC0EIP"/>
            <bitfield mask="0x03000000" name="ADC1EIS"/>
            <bitfield mask="0x1C000000" name="ADC1EIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC50" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADC2EIS"/>
            <bitfield mask="0x0000001C" name="ADC2EIP"/>
            <bitfield mask="0x00000300" name="ADC3EIS"/>
            <bitfield mask="0x00001C00" name="ADC3EIP"/>
            <bitfield mask="0x00030000" name="ADC4EIS"/>
            <bitfield mask="0x001C0000" name="ADC4EIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC51" offset="0x470" rw="RW" size="4">
            <bitfield mask="0x00000300" name="ADC7EIS"/>
            <bitfield mask="0x00001C00" name="ADC7EIP"/>
            <bitfield mask="0x00030000" name="ADC0WIS"/>
            <bitfield mask="0x001C0000" name="ADC0WIP"/>
            <bitfield mask="0x03000000" name="ADC1WIS"/>
            <bitfield mask="0x1C000000" name="ADC1WIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC52" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000003" name="ADC2WIS"/>
            <bitfield mask="0x0000001C" name="ADC2WIP"/>
            <bitfield mask="0x00000300" name="ADC3WIS"/>
            <bitfield mask="0x00001C00" name="ADC3WIP"/>
            <bitfield mask="0x00030000" name="ADC4WIS"/>
            <bitfield mask="0x001C0000" name="ADC4WIP"/>
         </register>
         <register caption="Interrupt Priority Control Registe" name="IPC53" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00000300" name="ADC7WIS"/>
            <bitfield mask="0x00001C00" name="ADC7WIP"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF000" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF001" offset="0x544" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF002" offset="0x548" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF003" offset="0x54c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF004" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF005" offset="0x554" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF006" offset="0x558" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF007" offset="0x55c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF008" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF009" offset="0x564" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF010" offset="0x568" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF011" offset="0x56c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF012" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF013" offset="0x574" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF014" offset="0x578" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF015" offset="0x57c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF016" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF017" offset="0x584" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF018" offset="0x588" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF019" offset="0x58c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF020" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF021" offset="0x594" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF022" offset="0x598" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF023" offset="0x59c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF024" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF025" offset="0x5a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF026" offset="0x5a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF027" offset="0x5ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF028" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF029" offset="0x5b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF030" offset="0x5b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF031" offset="0x5bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF032" offset="0x5c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF033" offset="0x5c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF034" offset="0x5c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF035" offset="0x5cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF036" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF037" offset="0x5d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF038" offset="0x5d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF039" offset="0x5dc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF040" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF041" offset="0x5e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF042" offset="0x5e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF043" offset="0x5ec" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF044" offset="0x5f0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF045" offset="0x5f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF046" offset="0x5f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF047" offset="0x5fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF048" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF049" offset="0x604" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF050" offset="0x608" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF051" offset="0x60c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF052" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF053" offset="0x614" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF054" offset="0x618" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF055" offset="0x61c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF056" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF057" offset="0x624" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF058" offset="0x628" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF059" offset="0x62c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF060" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF061" offset="0x634" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF062" offset="0x638" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF063" offset="0x63c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF064" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF065" offset="0x644" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF066" offset="0x648" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF067" offset="0x64c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF068" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF069" offset="0x654" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF070" offset="0x658" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF071" offset="0x65c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF072" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF073" offset="0x664" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF074" offset="0x668" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF075" offset="0x66c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF076" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF077" offset="0x674" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF078" offset="0x678" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF079" offset="0x67c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF080" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF081" offset="0x684" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF082" offset="0x688" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF083" offset="0x68c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF084" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF085" offset="0x694" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF086" offset="0x698" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF087" offset="0x69c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF088" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF089" offset="0x6a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF090" offset="0x6a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF091" offset="0x6ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF092" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF093" offset="0x6b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF094" offset="0x6b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF095" offset="0x6bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF096" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF097" offset="0x6c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF098" offset="0x6c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF099" offset="0x6cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF100" offset="0x6d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF101" offset="0x6d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF102" offset="0x6d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF103" offset="0x6dc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF104" offset="0x6e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF105" offset="0x6e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF106" offset="0x6e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF109" offset="0x6f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF110" offset="0x6f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF111" offset="0x6fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF112" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF113" offset="0x704" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF114" offset="0x708" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF115" offset="0x70c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF116" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF117" offset="0x714" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF118" offset="0x718" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF119" offset="0x71c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF120" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF121" offset="0x724" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF122" offset="0x728" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF123" offset="0x72c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF124" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF125" offset="0x734" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF126" offset="0x738" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF127" offset="0x73c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF128" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF129" offset="0x744" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF130" offset="0x748" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF131" offset="0x74c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF132" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF133" offset="0x754" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF134" offset="0x758" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF135" offset="0x75c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF136" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF137" offset="0x764" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF138" offset="0x768" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF139" offset="0x76c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF140" offset="0x770" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF141" offset="0x774" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF142" offset="0x778" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF143" offset="0x77c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF144" offset="0x780" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF145" offset="0x784" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF146" offset="0x788" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF147" offset="0x78c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF148" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF149" offset="0x794" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF150" offset="0x798" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF151" offset="0x79c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF152" offset="0x7a0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF153" offset="0x7a4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF154" offset="0x7a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF155" offset="0x7ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF156" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF157" offset="0x7b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF158" offset="0x7b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF159" offset="0x7bc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF160" offset="0x7c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF161" offset="0x7c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF162" offset="0x7c8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF163" offset="0x7cc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF164" offset="0x7d0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF165" offset="0x7d4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF166" offset="0x7d8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF167" offset="0x7dc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF168" offset="0x7e0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF169" offset="0x7e4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF170" offset="0x7e8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF171" offset="0x7ec" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF172" offset="0x7f0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF173" offset="0x7f4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF174" offset="0x7f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF175" offset="0x7fc" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF176" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF177" offset="0x804" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF178" offset="0x808" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF179" offset="0x80c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF180" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF181" offset="0x814" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF182" offset="0x818" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF183" offset="0x81c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF184" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF185" offset="0x824" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF186" offset="0x828" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF187" offset="0x82c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF188" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF189" offset="0x834" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="Interrupt Vector Address Offset Registe" name="OFF190" offset="0x838" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF192" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF193" offset="0x844" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF194" offset="0x848" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF196" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF198" offset="0x858" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF199" offset="0x85c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF200" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF201" offset="0x864" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF202" offset="0x868" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF205" offset="0x874" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF206" offset="0x878" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF207" offset="0x87c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF208" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF209" offset="0x884" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF210" offset="0x888" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
         <register caption="" name="OFF213" offset="0x894" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF"/>
         </register>
      </register-group>
      <value-group caption="External Interrupt 0 Edge" name="INTCON__INT0EP">
         <value caption="Rising edge" name="" value="0x1"/>
         <value caption="Falling edge" name="" value="0x0"/>
      </value-group>
      <value-group caption="External Interrupt 1 Edge" name="INTCON__INT1EP">
         <value caption="Rising edge" name="" value="0x1"/>
         <value caption="Falling edge" name="" value="0x0"/>
      </value-group>
      <value-group caption="External Interrupt 2 Edge" name="INTCON__INT2EP">
         <value caption="Rising edge" name="" value="0x1"/>
         <value caption="Falling edge" name="" value="0x0"/>
      </value-group>
      <value-group caption="External Interrupt 3 Edge" name="INTCON__INT3EP">
         <value caption="Rising edge" name="" value="0x1"/>
         <value caption="Falling edge" name="" value="0x0"/>
      </value-group>
      <value-group caption="External Interrupt 4 Edge" name="INTCON__INT4EP">
         <value caption="Rising edge" name="" value="0x1"/>
         <value caption="Falling edge" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Proximity Timer Control bits" name="INTCON__TPC">
         <value caption="Interrupts of group priority 7 or lower start the Interrupt Proximity timer" name="" value="0x7"/>
         <value caption="Interrupts of group priority 6 or lower start the Interrupt Proximity timer" name="" value="0x6"/>
         <value caption="Interrupts of group priority 5 or lower start the Interrupt Proximity timer" name="" value="0x5"/>
         <value caption="Interrupts of group priority 4 or lower start the Interrupt Proximity timer" name="" value="0x4"/>
         <value caption="Interrupts of group priority 3 or lower start the Interrupt Proximity timer" name="" value="0x3"/>
         <value caption="Interrupts of group priority 2 or lower start the Interrupt Proximity timer" name="" value="0x2"/>
         <value caption="Interrupts of group priority 1 start the Interrupt Proximity timer" name="" value="0x1"/>
         <value caption="Disables Interrupt Proximity timer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multi Vector Configuration bit" name="INTCON__MVEC">
         <value caption="Interrupt controller configured for multi vectored mode" name="" value="0x1"/>
         <value caption="Interrupt controller configured for single vectored mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Single Vector Shadow Register Set bit" name="PRISS__SS0">
         <value caption="Single vector is presented with a shadow set" name="" value="0x1"/>
         <value caption="Single vector is not presented with a shadow set" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 1 Shadow Set bits " name="PRISS__PRI1SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 2 Shadow Set bits " name="PRISS__PRI2SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 3 Shadow Set bits " name="PRISS__PRI3SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 4 Shadow Set bits " name="PRISS__PRI4SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 5 Shadow Set bits " name="PRISS__PRI5SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 6 Shadow Set bits " name="PRISS__PRI6SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt with Priority Level 7 Shadow Set bits " name="PRISS__PRI7SS">
         <value caption="Reserved (by default" name="" value="1xxx"/>
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 7" name="" value="0x7"/>
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 6" name="" value="0x6"/>
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 1" name="" value="0x1"/>
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Priority Level bits for Single Vector Mode bits " name="INTSTAT__SRIPL">
         <value caption="The priority level of the latest interrupt presented to the CPU" name="" value="111-000"/>
      </value-group>
   </module>
   <module caption="" id="01539" name="JTAG" version="2">
      <register-group name="JTAG">
         <register caption="" name="_ICDCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBKEN"/>
            <bitfield mask="0x00000002" name="SLPBKEN"/>
            <bitfield mask="0x00000004" name="WDTBKEN"/>
            <bitfield mask="0x00000008" name="WDTEN"/>
            <bitfield mask="0x00000010" name="RSTBUG"/>
            <bitfield mask="0x00000020" name="DMTBKEN"/>
            <bitfield mask="0x00000040" name="DMTEN"/>
            <bitfield mask="0x00004000" name="FRZ"/>
         </register>
         <register caption="" name="_ICDSTAT" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBF"/>
            <bitfield mask="0x00000002" name="SLPBF"/>
            <bitfield mask="0x00000004" name="WDTBF"/>
            <bitfield mask="0x00000008" name="DMTBF"/>
         </register>
      </register-group>
   </module>
   <module caption="" id="02819" name="NVM" version="2">
      <register-group name="NVM">
         <register caption="Flash Programming Control Register" name="NVMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="NVM Operation bits" mask="0x0000000F" name="NVMOP" values="NVMCON__NVMOP"/>
            <bitfield caption="Boot Flash Bank Alias Swap Control bit" mask="0x00000040" name="BFSWAP" values="NVMCON__BFSWAP"/>
            <bitfield caption="Program Flash Bank Swap Control bit" mask="0x00000080" name="PFSWAP" values="NVMCON__PFSWAP"/>
            <bitfield caption="Low-Voltage Detect Error bit" mask="0x00001000" name="LVDERR" values="NVMCON__LVDERR"/>
            <bitfield caption="Write Error bit" mask="0x00002000" name="WRERR" values="NVMCON__WRERR"/>
            <bitfield caption="Write Enable bit" mask="0x00004000" name="WREN" values="NVMCON__WREN"/>
            <bitfield caption="Write Control bit" mask="0x00008000" name="WR" values="NVMCON__WR"/>
         </register>
         <register caption="Programming Unlock Register" name="NVMKEY" offset="0x10" rw="W" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMKEY"/>
         </register>
         <register caption="Flash Address Register" name="NVMADDR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMADDR"/>
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA0" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA0"/>
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA1"/>
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA2"/>
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA3"/>
         </register>
         <register caption="Source Data Address Register" name="NVMSRCADDR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMSRCADDR"/>
         </register>
         <register caption="Program Flash Write-Protect Register" name="NVMPWP" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00FFFFFF" name="PWP"/>
            <bitfield caption="Program Flash Memory Page Write-protect Unlock bit" mask="0x80000000" name="PWPULOCK" values="NVMPWP__PWPULOCK"/>
         </register>
         <register caption="Flash Boot (Page) Write-Protect Register" name="NVMBWP" offset="0x90" rw="RW" size="4">
            <bitfield caption="Upper Boot Alias Page 0 Write-protect bit" mask="0x00000001" name="UBWP0" values="NVMBWP__UBWP0"/>
            <bitfield caption="Upper Boot Alias Page 1 Write-protect bit" mask="0x00000002" name="UBWP1" values="NVMBWP__UBWP1"/>
            <bitfield caption="Upper Boot Alias Page 2 Write-protect bit" mask="0x00000004" name="UBWP2" values="NVMBWP__UBWP2"/>
            <bitfield caption="Upper Boot Alias Page 3 Write-protect bit" mask="0x00000008" name="UBWP3" values="NVMBWP__UBWP3"/>
            <bitfield caption="Upper Boot Alias Page 4 Write-protect bit" mask="0x00000010" name="UBWP4" values="NVMBWP__UBWP4"/>
            <bitfield caption="Upper Boot Alias Write-protect Unlock bit" mask="0x00000100" name="UBWPULOCK" values="NVMBWP__UBWPULOCK"/>
            <bitfield caption="Lower Boot Alias Page 0 Write-protect bit" mask="0x00000200" name="LBWP0" values="NVMBWP__LBWP0"/>
            <bitfield caption="Lower Boot Alias Page 1 Write-protect bit" mask="0x00000400" name="LBWP1" values="NVMBWP__LBWP1"/>
            <bitfield caption="Lower Boot Alias Page 2 Write-protect bit" mask="0x00000800" name="LBWP2" values="NVMBWP__LBWP2"/>
            <bitfield caption="Lower Boot Alias Page 3 Write-protect bit" mask="0x00001000" name="LBWP3" values="NVMBWP__LBWP3"/>
            <bitfield caption="Lower Boot Alias Page 4 Write-protect bit" mask="0x00002000" name="LBWP4" values="NVMBWP__LBWP4"/>
            <bitfield caption="Lower Boot Alias Write-protect Unlock bit" mask="0x00004000" name="LBWPULOCK" values="NVMBWP__LBWPULOCK"/>
         </register>
         <register caption="Flash Programming Control Register 2" name="NVMCON2" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Flash Memory Swap Lock Control bits" mask="0x000000C0" name="SWAPLOCK" values="NVMCON2__SWAPLOCK"/>
         </register>
      </register-group>
      <value-group caption="NVM Operation bits" name="NVMCON__NVMOP">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Program erase operation: erase all of program Flash memory (all pages must be unprotected" name="" value="0x3"/>
         <value caption="Upper program Flash memory erase operation: erases only the upper mapped region of program Flash (all pages in that region must be unprotected)" name="" value="0x6"/>
         <value caption="Lower program Flash memory erase operation: erases only the lower mapped region of program Flash (all pages in that region must be unprotected)" name="" value="0x5"/>
         <value caption="Page erase operation: erases page selected by NVMADDR" name="" value="0x4"/>
         <value caption="Row program operation: programs row selected by NVMADDR" name="" value="0x3"/>
         <value caption="Quad Word (128-bit) program operation: programs the 128-bit Flash word selected by NVMADDR" name="" value="0x2"/>
         <value caption="Word program operation: programs word selected by NVMADDR" name="" value="0x1"/>
         <value caption="No operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Boot Flash Bank Alias Swap Control bit" name="NVMCON__BFSWAP">
         <value caption="Boot Flash Bank 2 is mapped to the lower boot alias and boot Flash Bank 1 is mapped to the upper boot alias" name="" value="0x1"/>
         <value caption="Boot Flash Bank 1 is mapped to the lower boot alias and boot Flash Bank 2 is mapped to the upper boot alias" name="" value="0x0"/>
      </value-group>
      <value-group caption="Program Flash Bank Swap Control bit" name="NVMCON__PFSWAP">
         <value caption="Program Flash Bank 2 is mapped to the lower mapped region and program Flash Bank 1 is mapped to the upper mapped region" name="" value="0x1"/>
         <value caption="Program Flash Bank 1 is mapped to the lower mapped region and program Flash Bank 2 is mapped to the upper mapped region" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low-Voltage Detect Error bit" name="NVMCON__LVDERR">
         <value caption="Low-voltage detected (possible data corruption" name="" value="0x1"/>
         <value caption="Voltage level is acceptable for programming" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Error bit" name="NVMCON__WRERR">
         <value caption="Program or erase sequence did not complete successfully" name="" value="0x1"/>
         <value caption="Program or erase sequence completed normally" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Enable bit" name="NVMCON__WREN">
         <value caption="Enable writes to the WR bit and disables writes to the NVMOP bits" name="" value="0x1"/>
         <value caption="Disable writes to WR bit and enables writes to the NVMOP bits" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Control bit" name="NVMCON__WR">
         <value caption="Initiate a Flash operation" name="" value="0x1"/>
         <value caption="Flash operation is complete or inactive" name="" value="0x0"/>
      </value-group>
      <value-group caption="Program Flash Memory Page Write-protect Unlock bit" name="NVMPWP__PWPULOCK">
         <value caption="Register is not locked and can be modified" name="" value="0x1L"/>
         <value caption="Register is locked and cannot be modified" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Page 0 Write-protect bit" name="NVMBWP__UBWP0">
         <value caption="Write protection for physical address 0x01FC20000 through 0x1FC23FFF enabled" name="" value="0x1"/>
         <value caption="Write protection for physical address 0x01FC20000 through 0x1FC23FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Page 1 Write-protect bit" name="NVMBWP__UBWP1">
         <value caption="Write protection for physical address 0x01FC24000 through 0x1FC27FFF enabled" name="" value="0x1"/>
         <value caption="Write protection for physical address 0x01FC24000 through 0x1FC27FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Page 2 Write-protect bit" name="NVMBWP__UBWP2">
         <value caption="Write protection for physical address 0x01FC28000 through 0x1FC2BFFF enabled" name="" value="0x1"/>
         <value caption="Write protection for physical address 0x01FC28000 through 0x1FC2BFFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Page 3 Write-protect bit" name="NVMBWP__UBWP3">
         <value caption="Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF enabled" name="" value="0x1"/>
         <value caption="Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Page 4 Write-protect bit" name="NVMBWP__UBWP4">
         <value caption="Write protection for physical address 0x01FC30000 through 0x1FC33FFF enabled" name="" value="0x1"/>
         <value caption="Write protection for physical address 0x01FC30000 through 0x1FC33FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Upper Boot Alias Write-protect Unlock bit" name="NVMBWP__UBWPULOCK">
         <value caption="UBWPx bits are not locked and can be modified" name="" value="0x0"/>
         <value caption="UBWPx bits are locked and cannot be modified" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Page 0 Write-protect bit" name="NVMBWP__LBWP0">
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled" name="" value="0x0"/>
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Page 1 Write-protect bit" name="NVMBWP__LBWP1">
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled" name="" value="0x0"/>
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Page 2 Write-protect bit" name="NVMBWP__LBWP2">
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF enabled" name="" value="0x0"/>
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Page 3 Write-protect bit" name="NVMBWP__LBWP3">
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF enabled" name="" value="0x0"/>
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Page 4 Write-protect bit" name="NVMBWP__LBWP4">
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled" name="" value="0x0"/>
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Lower Boot Alias Write-protect Unlock bit" name="NVMBWP__LBWPULOCK">
         <value caption="LBWPx bits are not locked and can be modified" name="" value="0x2"/>
         <value caption="LBWPx bits are locked and cannot be modified" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Memory Swap Lock Control bits" name="NVMCON2__SWAPLOCK">
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable" name="" value="0x3"/>
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is writable" name="" value="0x2"/>
         <value caption="PFSWAP and BFSWAP are not writable and SWAPLOCK is writable" name="" value="0x1"/>
         <value caption="PFSWAP and BFSWAP are writable and SWAPLOCK is writable" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00749" name="OCMP" version="1">
      <register-group name="OCMP">
         <register caption="Output Compare 'x' Control Register" name="OC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC1CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC1CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC1CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC1CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC1CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC1CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC2CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC2CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC2CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC2CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC2CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC2CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC3CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC3CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC3CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC3CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC3CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC3CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC4CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC4CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC4CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC4CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC4CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC4CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC5CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC5CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC5CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC5CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC5CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC5CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC6CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC6CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC6CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC6CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC6CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC6CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC7CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC7CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC7CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC7CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC7CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC7CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC8CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC8CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC8CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC8CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC8CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC8CON__ON"/>
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC9CON__OCM"/>
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC9CON__OCTSEL"/>
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC9CON__OCFLT"/>
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC9CON__OC32"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC9CON__SIDL"/>
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC9CON__ON"/>
         </register>
         <register caption="" name="OC1R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1R"/>
         </register>
         <register caption="" name="OC2R" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2R"/>
         </register>
         <register caption="" name="OC3R" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3R"/>
         </register>
         <register caption="" name="OC4R" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4R"/>
         </register>
         <register caption="" name="OC5R" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5R"/>
         </register>
         <register caption="" name="OC6R" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6R"/>
         </register>
         <register caption="" name="OC7R" offset="0xc10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7R"/>
         </register>
         <register caption="" name="OC8R" offset="0xe10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8R"/>
         </register>
         <register caption="" name="OC9R" offset="0x1010" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9R"/>
         </register>
         <register caption="" name="OC1RS" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1RS"/>
         </register>
         <register caption="" name="OC2RS" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2RS"/>
         </register>
         <register caption="" name="OC3RS" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3RS"/>
         </register>
         <register caption="" name="OC4RS" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4RS"/>
         </register>
         <register caption="" name="OC5RS" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5RS"/>
         </register>
         <register caption="" name="OC6RS" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6RS"/>
         </register>
         <register caption="" name="OC7RS" offset="0xc20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7RS"/>
         </register>
         <register caption="" name="OC8RS" offset="0xe20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8RS"/>
         </register>
         <register caption="" name="OC9RS" offset="0x1020" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9RS"/>
         </register>
      </register-group>
      <value-group caption="Output Compare Mode Select bits" name="OC1CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC1CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC1CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC1CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC1CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC1CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC2CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC2CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC2CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC2CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC2CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC2CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC3CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC3CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC3CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC3CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC3CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC3CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC4CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC4CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC4CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC4CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC4CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC4CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC5CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC5CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC5CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC5CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC5CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC5CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC6CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC6CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC6CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC6CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC6CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC6CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC7CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC7CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC7CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC7CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC7CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC7CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC8CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC8CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC8CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC8CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC8CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC8CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC9CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7"/>
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6"/>
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5"/>
         <value caption="Initialize OCx pin low; generate single output pulse on OCx pin" name="" value="0x4"/>
         <value caption="Compare event toggles OCx pin" name="" value="0x3"/>
         <value caption="Initialize OCx pin high; compare event forces OCx pin low" name="" value="0x2"/>
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1"/>
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Timer Select bit(2)" name="OC9CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1"/>
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0"/>
      </value-group>
      <value-group caption="PWM Fault Condition Status bit(1)" name="OC9CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1"/>
         <value caption="No PWM Fault condition has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC9CON__OC32">
         <value caption="OCxR and/or OCxRS&lt;31:0&gt; are used for comparisions to the 32-bit timer source" name="" value="0x1"/>
         <value caption="OCxR and OCxRS&lt;15:0&gt; are used for comparisons to the 16-bit timer source" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC9CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC9CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1"/>
         <value caption="Output Compare peripheral is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01643" name="PCACHE" version="2">
      <register-group name="PCACHE">
         <register caption="Prefetch Module Control Register" name="PRECON" offset="0x0" rw="RW" size="4">
            <bitfield caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" mask="0x00000007" name="PFMWS" values="PRECON__PFMWS"/>
            <bitfield caption="Predictive Prefetch Enable bits" mask="0x00000030" name="PREFEN" values="PRECON__PREFEN"/>
            <bitfield caption="Flash SEC Interrupt Enable bit" mask="0x04000000" name="PFMSECEN" values="PRECON__PFMSECEN"/>
         </register>
         <register caption="Prefetch Module Status Register" name="PRESTAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="Flash SEC Count bits" mask="0x000000FF" name="PFMSECCNT" values="PRESTAT__PFMSECCNT"/>
            <bitfield caption="Flash Single-bit Error Corrected Status bit" mask="0x04000000" name="PFMSEC" values="PRESTAT__PFMSEC"/>
            <bitfield caption="Flash Double-bit Error Detected Status bit" mask="0x08000000" name="PFMDED" values="PRESTAT__PFMDED"/>
         </register>
      </register-group>
      <value-group caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" name="PRECON__PFMWS">
         <value caption="Seven Wait states" name="" value="0x7"/>
         <value caption="Six Wait states" name="" value="0x6"/>
         <value caption="Five Wait states" name="" value="0x5"/>
         <value caption="Four Wait states" name="" value="0x4"/>
         <value caption="Three Wait states" name="" value="0x3"/>
         <value caption="Two Wait states" name="" value="0x2"/>
         <value caption="One Wait state" name="" value="0x1"/>
         <value caption="Zero Wait states" name="" value="0x0"/>
      </value-group>
      <value-group caption="Predictive Prefetch Enable bits" name="PRECON__PREFEN">
         <value caption="Enable predictive prefetch for any address" name="" value="0x3"/>
         <value caption="Enable predictive prefetch for CPU instructions and CPU data" name="" value="0x2"/>
         <value caption="Enable predictive prefetch for CPU instructions only" name="" value="0x1"/>
         <value caption="Disable predictive prefetch" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash SEC Interrupt Enable bit" name="PRECON__PFMSECEN">
         <value caption="Generate an interrupt when the PFMSEC bit (PRESTAT) is set" name="" value="0x1"/>
         <value caption="Do not generate an interrupt when the PFMSEC bit is set" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash SEC Count bits" name="PRESTAT__PFMSECCNT">
         <value caption="SEC count of 255" name="" value="0xff"/>
         <value caption="SEC count of 254" name="" value="0xfe"/>
         <value caption="SEC count of 1" name="" value="0x1"/>
         <value caption="SEC count of 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Single-bit Error Corrected Status bit" name="PRESTAT__PFMSEC">
         <value caption="A SEC error occurred when PFMSECCNT was equal to zero" name="" value="0x1"/>
         <value caption="A SEC error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Double-bit Error Detected Status bit" name="PRESTAT__PFMDED">
         <value caption="A DED error has occurred" name="" value="0x1"/>
         <value caption="A DED error has not occurred" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00751" name="PMP" version="1">
      <register-group name="PMP">
         <register caption="Parallel Port Control Register" name="PMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Read Strobe Polarity bit" mask="0x00000001" name="RDSP" values="PMCON__RDSP"/>
            <bitfield caption="Write Strobe Polarity bit" mask="0x00000002" name="WRSP" values="PMCON__WRSP"/>
            <bitfield caption="Chip Select 1 Polarity bit" mask="0x00000008" name="CS1P" values="PMCON__CS1P"/>
            <bitfield caption="Chip Select 2 Polarity bit" mask="0x00000010" name="CS2P" values="PMCON__CS2P"/>
            <bitfield caption="Address Latch Polarity bit" mask="0x00000020" name="ALP" values="PMCON__ALP"/>
            <bitfield caption="Chip Select Function bits" mask="0x000000C0" name="CSF" values="PMCON__CSF"/>
            <bitfield caption="Read/Write Strobe Port Enable bit" mask="0x00000100" name="PTRDEN" values="PMCON__PTRDEN"/>
            <bitfield caption="Write Enable Strobe Port Enable bit" mask="0x00000200" name="PTWREN" values="PMCON__PTWREN"/>
            <bitfield caption="PMP Module TTL Input Buffer Select bit" mask="0x00000400" name="PMPTTL" values="PMCON__PMPTTL"/>
            <bitfield caption="Address/Data Multiplexing Selection bits" mask="0x00001800" name="ADRMUX" values="PMCON__ADRMUX"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="PMCON__SIDL"/>
            <bitfield caption="Parallel Master Port Enable bit" mask="0x00008000" name="ON" values="PMCON__ON"/>
            <bitfield caption="Dual Read/Write Buffers enable bit" mask="0x00020000" name="DUALBUF" values="PMCON__DUALBUF"/>
            <bitfield caption="Start Read on PMP Bus bit" mask="0x00800000" name="RDSTART" values="PMCON__RDSTART"/>
         </register>
         <register caption="Parallel Port Mode Register" name="PMMODE" offset="0x10" rw="RW" size="4">
            <bitfield caption="Data Hold After Read/Write Strobe Wait States bits" mask="0x00000003" name="WAITE" values="PMMODE__WAITE"/>
            <bitfield caption="Data Read/Write Strobe Wait States bits" mask="0x0000003C" name="WAITM" values="PMMODE__WAITM"/>
            <bitfield caption="Data Setup to Read/Write Strobe Wait States bits" mask="0x000000C0" name="WAITB" values="PMMODE__WAITB"/>
            <bitfield caption="Parallel Port Mode Select bits" mask="0x00000300" name="MODE" values="PMMODE__MODE"/>
            <bitfield caption="8/16-bit Mode bit" mask="0x00000400" name="MODE16" values="PMMODE__MODE16"/>
            <bitfield caption="Increment Mode bits" mask="0x00001800" name="INCM" values="PMMODE__INCM"/>
            <bitfield caption="Interrupt Request Mode bits" mask="0x00006000" name="IRQM" values="PMMODE__IRQM"/>
            <bitfield caption="Busy bit" mask="0x00008000" name="BUSY" values="PMMODE__BUSY"/>
         </register>
         <register caption="Parallel Port Address Register" name="PMADDR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="ADDR"/>
            <bitfield mask="0x00004000" name="ADDR14"/>
            <bitfield mask="0x00008000" name="ADDR15"/>
         </register>
         <register caption="Parallel Port Output Data Register" name="PMDOUT" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATAOUT"/>
         </register>
         <register caption="Parallel Port Input Data Register" name="PMDIN" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATAIN"/>
         </register>
         <register caption="Parallel Port Pin Enable Register" name="PMAEN" offset="0x50" rw="RW" size="4">
            <bitfield caption="PMALH/PMALL Strobe Enable bits" mask="0x00FFFFFF" name="PTEN" values="PMAEN__PTEN"/>
         </register>
         <register caption="Parallel Port Status Register (Slave modes only)" name="PMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield caption="Output Buffer 0 Status Empty bit" mask="0x00000001" name="OB0E" values="PMSTAT__OB0E"/>
            <bitfield caption="Output Buffer 1 Status Empty bit" mask="0x00000002" name="OB1E" values="PMSTAT__OB1E"/>
            <bitfield caption="Output Buffer 2 Status Empty bit" mask="0x00000004" name="OB2E" values="PMSTAT__OB2E"/>
            <bitfield caption="Output Buffer 3 Status Empty bit" mask="0x00000008" name="OB3E" values="PMSTAT__OB3E"/>
            <bitfield caption="Output Buffer Underflow Status bit" mask="0x00000040" name="OBUF" values="PMSTAT__OBUF"/>
            <bitfield caption="Output Buffer Empty Status bit" mask="0x00000080" name="OBE" values="PMSTAT__OBE"/>
            <bitfield caption="Input Buffer 0 Status Full bit" mask="0x00000100" name="IB0F" values="PMSTAT__IB0F"/>
            <bitfield caption="Input Buffer 1 Status Full bit" mask="0x00000200" name="IB1F" values="PMSTAT__IB1F"/>
            <bitfield caption="Input Buffer 2 Status Full bit" mask="0x00000400" name="IB2F" values="PMSTAT__IB2F"/>
            <bitfield caption="Input Buffer 3 Status Full bit" mask="0x00000800" name="IB3F" values="PMSTAT__IB3F"/>
            <bitfield caption="Input Buffer Overflow Status bit" mask="0x00004000" name="IBOV" values="PMSTAT__IBOV"/>
            <bitfield caption="Input Buffer Full Status bit" mask="0x00008000" name="IBF" values="PMSTAT__IBF"/>
         </register>
         <register caption="Parallel Port Write Address Register" name="PMWADDR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00FFFFFF" name="WADDR"/>
         </register>
         <register caption="Parallel Port Read Address Register" name="PMRADDR" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RADDR"/>
            <bitfield mask="0x00004000" name="RADDR14"/>
            <bitfield mask="0x00008000" name="RADDR15"/>
         </register>
         <register caption="Parallel Port Read Input Data Register" name="PMRDIN" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RDATAIN"/>
         </register>
      </register-group>
      <value-group caption="Read Strobe Polarity bit" name="PMCON__RDSP">
         <value caption="(Slave and Master mode 2) Read Strobe active-high / (master mode 1) Read/write strobe active-high" name="" value="0x1"/>
         <value caption="(Slave and Master mode 2) Read Strobe active-low / (Master mode 1) Read/write strobe active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Strobe Polarity bit" name="PMCON__WRSP">
         <value caption="(Slave and Master mode 2) Write strobe active-high / (Master mode 1) Enable strobe active-high" name="" value="0x1"/>
         <value caption="(Slave and Master mode 2) Write strobe active-low / (Master mode 1) Enable strobe active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 1 Polarity bit" name="PMCON__CS1P">
         <value caption="Active-high (PMCS1)" name="" value="0x1"/>
         <value caption="Active-low (PMCS1)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 2 Polarity bit" name="PMCON__CS2P">
         <value caption="Active-high (PMCS2)" name="" value="0x1"/>
         <value caption="Active-low (PMCS2)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Latch Polarity bit" name="PMCON__ALP">
         <value caption="Active-high (PMALL and PMALH)" name="" value="0x1"/>
         <value caption="Active-low (PMALL and PMALH)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select Function bits" name="PMCON__CSF">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="PMCS1 and PMCS2 function as Chip Select" name="" value="0x2"/>
         <value caption="PMCS2 functions as Chip Select and PMCS1 functions as address bit 14" name="" value="0x1"/>
         <value caption="PMCS1 and PMCS2 function as address bit 14 and address bit 15" name="" value="0x0"/>
      </value-group>
      <value-group caption="Read/Write Strobe Port Enable bit" name="PMCON__PTRDEN">
         <value caption="PMRD/PMWR port is enabled" name="" value="0x1"/>
         <value caption="PMRD/PMWR port is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Write Enable Strobe Port Enable bit" name="PMCON__PTWREN">
         <value caption="PMWR/PMENB port is enabled" name="" value="0x1"/>
         <value caption="PMWR/PMENB port is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="PMP Module TTL Input Buffer Select bit" name="PMCON__PMPTTL">
         <value caption="PMP module uses TTL input buffers" name="" value="0x1"/>
         <value caption="PMP module uses Schmitt Trigger input buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address/Data Multiplexing Selection bits" name="PMCON__ADRMUX">
         <value caption="Lower 8 bits of address are multiplexed on PMD pins; upper 8 bits are not used" name="" value="0x3"/>
         <value caption="All 16 bits of address are multiplexed on PMD pins" name="" value="0x2"/>
         <value caption="Lower 8 bits of address are multiplexed on PMD pins" name="" value="0x1"/>
         <value caption="Address and data appear on separate pins" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="PMCON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue module operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parallel Master Port Enable bit" name="PMCON__ON">
         <value caption="PMP is enabled" name="" value="0x1"/>
         <value caption="PMP is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Dual Read/Write Buffers enable bit" name="PMCON__DUALBUF">
         <value caption="PMP uses separate registers for reads and writes (PMRADDR" name="" value="0x1"/>
         <value caption="PMP uses legacy registers (PMADDR" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start Read on PMP Bus bit" name="PMCON__RDSTART">
         <value caption="Start a read cycle on the PMP bus" name="" value="0x20"/>
         <value caption="No effect" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Hold After Read/Write Strobe Wait States bits" name="PMMODE__WAITE">
         <value caption="(for writes) Wait of 4 Tpbclk2 / (for reads) Wait of 3 Tpbclk2" name="" value="0x3"/>
         <value caption="(for writes) Wait of 3 Tpbclk2 / (for reads) Wait of 2 Tpbclk2" name="" value="0x2"/>
         <value caption="(for writes) Wait of 2 Tpbclk2 / (for reads) Wait of 1 Tpbclk2" name="" value="0x1"/>
         <value caption="(for writes) Wait of 1 Tpbclk2 (default) / (for reads) Wait of 0 Tpbclk2 (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Read/Write Strobe Wait States bits" name="PMMODE__WAITM">
         <value caption="Wait of 16 Tpbclk2" name="" value="0xf"/>
         <value caption="Wait of 2 Tpbclk2" name="" value="0x1"/>
         <value caption="Wait of 1 Tpbclk2 (default)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Setup to Read/Write Strobe Wait States bits" name="PMMODE__MODE">
         <value caption="Master mode 1" name="" value="0x3"/>
         <value caption="Master mode 2" name="" value="0x2"/>
         <value caption="Enhanced Slave mode, control signals" name="" value="0x1"/>
         <value caption="Legacy Parallel Slave Port, control signals" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Setup to Read/Write Strobe Wait States bits" name="PMMODE__WAITB">
         <value caption="Data wait of 4 Tpbclk2" name="" value="0x3"/>
         <value caption="Data wait of 3 Tpbclk2" name="" value="0x2"/>
         <value caption="Data wait of 2 Tpbclk2" name="" value="0x1"/>
         <value caption="Data wait of 1 Tpbclk2" name="" value="0x0"/>
      </value-group>
      <value-group caption="8/16-bit Mode bit" name="PMMODE__MODE16">
         <value caption="16-bit mode: a read or write to the data register invokes a single 16-bit transfer" name="" value="0x1"/>
         <value caption="8-bit mode: a read or write to the data register invokes a single 8-bit transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Increment Mode bits" name="PMMODE__INCM">
         <value caption="Slave mode read and write buffers auto-increment (MODE = 00 only)" name="" value="0x3"/>
         <value caption="Decrement ADDR and ADDR&lt;14&gt; by 1 every read/write cycle" name="" value="0x2"/>
         <value caption="Increment ADDR and ADDR&lt;14&gt; by 1 every read/write cycle" name="" value="0x1"/>
         <value caption="No increment or decrement of address" name="" value="0x0"/>
      </value-group>
      <value-group caption="Interrupt Request Mode bits" name="PMMODE__IRQM">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode)or on a read or write operation when PMA = 11 (Addressable Slave mode only)" name="" value="0x2"/>
         <value caption="Interrupt is generated at the end of the read/write cycle" name="" value="0x1"/>
         <value caption="No Interrupt is generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Busy bit" name="PMMODE__BUSY">
         <value caption="Port is busy" name="" value="0x1"/>
         <value caption="Port is not busy" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMADDR__CS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000"/>
         <value caption="Chip Select 1 is inactive" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMADDR__CS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000"/>
         <value caption="Chip Select 2 is inactive" name="" value="0x0"/>
      </value-group>
      <value-group caption="PMALH/PMALL Strobe Enable bits" name="PMAEN__PTEN">
         <value caption="PMA15 and PMA14 function as either PMA or PMCS1 and PMCS2" name="" value="0x4000"/>
         <value caption="PMA15 and PMA14 function as port I/O" name="" value="0x0"/>
         <value caption="PMA function as PMP address lines" name="" value="0x4"/>
         <value caption="PMA function as port I/O" name="" value="0x0"/>
         <value caption="PMA1 and PMA0 function as either PMA or PMALH and PMALL" name="" value="0x1"/>
         <value caption="PMA1 and PMA0 pads function as port I/O" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer 0 Status Empty bit" name="PMSTAT__OB0E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer 1 Status Empty bit" name="PMSTAT__OB1E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer 2 Status Empty bit" name="PMSTAT__OB2E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer 3 Status Empty bit" name="PMSTAT__OB3E">
         <value caption="Output buffer is empty (writing data to the buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Output buffer contains data that has not been transmitted" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer Underflow Status bit" name="PMSTAT__OBUF">
         <value caption="A read occurred from an empty output byte buffer (must be cleared in software)" name="" value="0x1"/>
         <value caption="No underflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Output Buffer Empty Status bit" name="PMSTAT__OBE">
         <value caption="All readable output buffer registers are empty" name="" value="0x1"/>
         <value caption="Some or all of the readable output buffer registers are full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer 0 Status Full bit" name="PMSTAT__IB0F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer 1 Status Full bit" name="PMSTAT__IB1F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer 2 Status Full bit" name="PMSTAT__IB2F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer 3 Status Full bit" name="PMSTAT__IB3F">
         <value caption="Input Buffer contains data that has not been read (reading buffer will clear this bit)" name="" value="0x1"/>
         <value caption="Input Buffer does not contain any unread data" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer Overflow Status bit" name="PMSTAT__IBOV">
         <value caption="A write attempt to a full input byte buffer is occurred (must be cleared in software)" name="" value="0x1"/>
         <value caption="No overflow is occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Input Buffer Full Status bit" name="PMSTAT__IBF">
         <value caption="All writable input buffer registers are full" name="" value="0x1"/>
         <value caption="Some or all of the writable input buffer registers are empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMWADDR__WCS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000"/>
         <value caption="Chip Select 1 is inactive" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMWADDR__WCS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000"/>
         <value caption="Chip Select 2 is inactive" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 1 bit" name="PMRADDR__RCS1">
         <value caption="Chip Select 1 is active" name="" value="0x4000"/>
         <value caption="Chip Select 1 is inactive (RADDR14 function is selected)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select 2 bit" name="PMRADDR__RCS2">
         <value caption="Chip Select 2 is active" name="" value="0x8000"/>
         <value caption="Chip Select 2 is inactive (RADDR15 function is selected)" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00159" name="RNG" version="2">
      <register-group name="RNG">
         <register caption="Random Number Generator Version Register" name="RNGVER" offset="0x0" rw="R" size="4">
            <bitfield mask="0x0000007F" name="REVISION"/>
            <bitfield mask="0x0000FF80" name="VERSION"/>
            <bitfield mask="0xFFFF0000" name="ID"/>
         </register>
         <register caption="Random Number Generator Control Register" name="RNGCON" initval="0x00000064" offset="0x4" rw="RW" size="4">
            <bitfield caption="PRNG Polynomial Length bits" mask="0x000000FF" name="PLEN"/>
            <bitfield caption="TRNG Operation Enable bit" mask="0x00000100" name="TRNGEN" values="RNGCON__TRNGEN"/>
            <bitfield caption="PRNG Operation Enable bit" mask="0x00000200" name="PRNGEN" values="RNGCON__PRNGEN"/>
            <bitfield caption="PRNG Number Shift Enable bit" mask="0x00000400" name="CONT" values="RNGCON__CONT"/>
            <bitfield caption="TRNG Mode Selection bit" mask="0x00000800" name="TRNGMODE" values="RNGCON__TRNGMODE"/>
            <bitfield mask="0x00001000" name="LOAD"/>
         </register>
         <register caption="Random nUMBER Generator Polynomial Register x (x = 1 or 2" name="RNGPOLY1" initval="0xFFFF0000" offset="0x8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POLY"/>
         </register>
         <register caption="Random nUMBER Generator Polynomial Register x (x = 1 or 2" name="RNGPOLY2" initval="0xFFFF0000" offset="0xc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POLY"/>
         </register>
         <register caption="Random nUMBER Generator Register x (x = 1 or 2" name="RNGNUMGEN1" initval="0xFFFFFFFF" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RNG"/>
         </register>
         <register caption="Random nUMBER Generator Register x (x = 1 or 2" name="RNGNUMGEN2" initval="0xFFFFFFFF" offset="0x14" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="RNG"/>
         </register>
         <register caption="True Random Number Generator Seed Register x (x = 1 or 2" name="RNGSEED1" offset="0x18" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="SEED"/>
         </register>
         <register caption="True Random Number Generator Seed Register x (x = 1 or 2" name="RNGSEED2" offset="0x1c" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="SEED"/>
         </register>
         <register caption="True Random Number Generator Count Register" name="RNGCNT" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RCNT"/>
         </register>
      </register-group>
      <value-group caption="TRNG Operation Enable bit" name="RNGCON__TRNGEN">
         <value caption="TRNG operation is enabled" name="" value="0x1"/>
         <value caption="TRNG operation is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="PRNG Operation Enable bit" name="RNGCON__PRNGEN">
         <value caption="PRNG operation is enabled" name="" value="0x1"/>
         <value caption="PRNG operation is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="PRNG Number Shift Enable bit" name="RNGCON__CONT">
         <value caption="The PRNG random number is shifted every cycle" name="" value="0x1"/>
         <value caption="The PRNG random number is shifted when the previous value is removed" name="" value="0x0"/>
      </value-group>
      <value-group caption="TRNG Mode Selection bit" name="RNGCON__TRNGMODE">
         <value caption="Use ring oscillators with bias corrector" name="" value="0x1"/>
         <value caption="Use ring oscillators with XOR tree" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01423" name="RPIN" version="">
      <register-group name="RPIN">
         <register caption="" name="INT1R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT1R"/>
         </register>
         <register caption="" name="INT2R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT2R"/>
         </register>
         <register caption="" name="INT3R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT3R"/>
         </register>
         <register caption="" name="INT4R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT4R"/>
         </register>
         <register caption="" name="T2CKR" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T2CKR"/>
         </register>
         <register caption="" name="T3CKR" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T3CKR"/>
         </register>
         <register caption="" name="T4CKR" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T4CKR"/>
         </register>
         <register caption="" name="T5CKR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T5CKR"/>
         </register>
         <register caption="" name="T6CKR" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T6CKR"/>
         </register>
         <register caption="" name="T7CKR" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T7CKR"/>
         </register>
         <register caption="" name="T8CKR" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T8CKR"/>
         </register>
         <register caption="" name="T9CKR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T9CKR"/>
         </register>
         <register caption="" name="IC1R" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC1R"/>
         </register>
         <register caption="" name="IC2R" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC2R"/>
         </register>
         <register caption="" name="IC3R" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC3R"/>
         </register>
         <register caption="" name="IC4R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC4R"/>
         </register>
         <register caption="" name="IC5R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC5R"/>
         </register>
         <register caption="" name="IC6R" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC6R"/>
         </register>
         <register caption="" name="IC7R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC7R"/>
         </register>
         <register caption="" name="IC8R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC8R"/>
         </register>
         <register caption="" name="IC9R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC9R"/>
         </register>
         <register caption="" name="OCFAR" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="OCFAR"/>
         </register>
         <register caption="" name="U1RXR" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1RXR"/>
         </register>
         <register caption="" name="U1CTSR" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1CTSR"/>
         </register>
         <register caption="" name="U2RXR" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2RXR"/>
         </register>
         <register caption="" name="U2CTSR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2CTSR"/>
         </register>
         <register caption="" name="U3RXR" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3RXR"/>
         </register>
         <register caption="" name="U3CTSR" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3CTSR"/>
         </register>
         <register caption="" name="U4RXR" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4RXR"/>
         </register>
         <register caption="" name="U4CTSR" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4CTSR"/>
         </register>
         <register caption="" name="U5RXR" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5RXR"/>
         </register>
         <register caption="" name="U5CTSR" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5CTSR"/>
         </register>
         <register caption="" name="U6RXR" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6RXR"/>
         </register>
         <register caption="" name="U6CTSR" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6CTSR"/>
         </register>
         <register caption="" name="SDI1R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI1R"/>
         </register>
         <register caption="" name="SS1R" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS1R"/>
         </register>
         <register caption="" name="SDI2R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI2R"/>
         </register>
         <register caption="" name="SS2R" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS2R"/>
         </register>
         <register caption="" name="SDI3R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI3R"/>
         </register>
         <register caption="" name="SS3R" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS3R"/>
         </register>
         <register caption="" name="SDI4R" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI4R"/>
         </register>
         <register caption="" name="SS4R" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS4R"/>
         </register>
         <register caption="" name="SDI5R" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI5R"/>
         </register>
         <register caption="" name="SS5R" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS5R"/>
         </register>
         <register caption="" name="SDI6R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI6R"/>
         </register>
         <register caption="" name="SS6R" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS6R"/>
         </register>
         <register caption="" name="C1RXR" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C1RXR"/>
         </register>
         <register caption="" name="C2RXR" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C2RXR"/>
         </register>
         <register caption="" name="REFCLKI1R" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI1R"/>
         </register>
         <register caption="" name="REFCLKI3R" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI3R"/>
         </register>
         <register caption="" name="REFCLKI4R" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFCLKI4R"/>
         </register>
      </register-group>
   </module>
   <module caption="" id="01423" name="RPOUT" version="">
      <register-group name="RPOUT">
         <register caption="" name="RPA14R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPA14R"/>
         </register>
         <register caption="" name="RPA15R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPA15R"/>
         </register>
         <register caption="" name="RPB0R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB0R"/>
         </register>
         <register caption="" name="RPB1R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB1R"/>
         </register>
         <register caption="" name="RPB2R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB2R"/>
         </register>
         <register caption="" name="RPB3R" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB3R"/>
         </register>
         <register caption="" name="RPB5R" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB5R"/>
         </register>
         <register caption="" name="RPB6R" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB6R"/>
         </register>
         <register caption="" name="RPB7R" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB7R"/>
         </register>
         <register caption="" name="RPB8R" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB8R"/>
         </register>
         <register caption="" name="RPB9R" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB9R"/>
         </register>
         <register caption="" name="RPB10R" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB10R"/>
         </register>
         <register caption="" name="RPB14R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB14R"/>
         </register>
         <register caption="" name="RPB15R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPB15R"/>
         </register>
         <register caption="" name="RPC1R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC1R"/>
         </register>
         <register caption="" name="RPC2R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC2R"/>
         </register>
         <register caption="" name="RPC3R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC3R"/>
         </register>
         <register caption="" name="RPC4R" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC4R"/>
         </register>
         <register caption="" name="RPC13R" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC13R"/>
         </register>
         <register caption="" name="RPC14R" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPC14R"/>
         </register>
         <register caption="" name="RPD0R" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD0R"/>
         </register>
         <register caption="" name="RPD1R" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD1R"/>
         </register>
         <register caption="" name="RPD2R" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD2R"/>
         </register>
         <register caption="" name="RPD3R" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD3R"/>
         </register>
         <register caption="" name="RPD4R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD4R"/>
         </register>
         <register caption="" name="RPD5R" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD5R"/>
         </register>
         <register caption="" name="RPD6R" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD6R"/>
         </register>
         <register caption="" name="RPD7R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD7R"/>
         </register>
         <register caption="" name="RPD9R" offset="0xac" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD9R"/>
         </register>
         <register caption="" name="RPD10R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD10R"/>
         </register>
         <register caption="" name="RPD11R" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD11R"/>
         </register>
         <register caption="" name="RPD12R" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD12R"/>
         </register>
         <register caption="" name="RPD14R" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD14R"/>
         </register>
         <register caption="" name="RPD15R" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPD15R"/>
         </register>
         <register caption="" name="RPE3R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE3R"/>
         </register>
         <register caption="" name="RPE5R" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE5R"/>
         </register>
         <register caption="" name="RPE8R" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE8R"/>
         </register>
         <register caption="" name="RPE9R" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPE9R"/>
         </register>
         <register caption="" name="RPF0R" offset="0x108" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF0R"/>
         </register>
         <register caption="" name="RPF1R" offset="0x10c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF1R"/>
         </register>
         <register caption="" name="RPF2R" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF2R"/>
         </register>
         <register caption="" name="RPF3R" offset="0x114" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF3R"/>
         </register>
         <register caption="" name="RPF4R" offset="0x118" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF4R"/>
         </register>
         <register caption="" name="RPF5R" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF5R"/>
         </register>
         <register caption="" name="RPF8R" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF8R"/>
         </register>
         <register caption="" name="RPF12R" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF12R"/>
         </register>
         <register caption="" name="RPF13R" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPF13R"/>
         </register>
         <register caption="" name="RPG0R" offset="0x148" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG0R"/>
         </register>
         <register caption="" name="RPG1R" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG1R"/>
         </register>
         <register caption="" name="RPG6R" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG6R"/>
         </register>
         <register caption="" name="RPG7R" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG7R"/>
         </register>
         <register caption="" name="RPG8R" offset="0x168" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG8R"/>
         </register>
         <register caption="" name="RPG9R" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="RPG9R"/>
         </register>
      </register-group>
   </module>
   <module caption="" id="00748" name="RTCC" version="2">
      <register-group name="RTCC">
         <register caption="Real-Time Clock and Calendar Control Register" name="RTCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="RTCC Output Enable bit" mask="0x00000001" name="RTCOE" values="RTCCON__RTCOE"/>
            <bitfield caption="Half-Second Status bit" mask="0x00000002" name="HALFSEC" values="RTCCON__HALFSEC"/>
            <bitfield caption="Real-Time Clock Value Registers Read Synchronization bit" mask="0x00000004" name="RTCSYNC" values="RTCCON__RTCSYNC"/>
            <bitfield caption="Real-Time Clock Value Registers Write Enable bit" mask="0x00000008" name="RTCWREN" values="RTCCON__RTCWREN"/>
            <bitfield caption="RTCC Clock Enable Status bit" mask="0x00000040" name="RTCCLKON" values="RTCCON__RTCCLKON"/>
            <bitfield caption="RTCC Output Data Select bits" mask="0x00000180" name="RTCOUTSEL" values="RTCCON__RTCOUTSEL"/>
            <bitfield caption="RTCC Clock Select bits" mask="0x00000600" name="RTCCLKSEL" values="RTCCON__RTCCLKSEL"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="RTCCON__SIDL"/>
            <bitfield caption="RTCC On bit" mask="0x00008000" name="ON" values="RTCCON__ON"/>
            <bitfield caption="Real-Time Clock Drift Calibration bits" mask="0x03FF0000" name="CAL" values="RTCCON__CAL"/>
         </register>
         <register caption="Real-Time Clock ALARM Control Register" name="RTCALRM" offset="0x10" rw="RW" size="4">
            <bitfield caption="Alarm Repeat Counter Value bits" mask="0x000000FF" name="ARPT" values="RTCALRM__ARPT"/>
            <bitfield caption="Alarm Mask Configuration bits" mask="0x00000F00" name="AMASK" values="RTCALRM__AMASK"/>
            <bitfield caption="Alarm Sync bit" mask="0x00001000" name="ALRMSYNC" values="RTCALRM__ALRMSYNC"/>
            <bitfield caption="Alarm Pulse Initial Value bit" mask="0x00002000" name="PIV" values="RTCALRM__PIV"/>
            <bitfield caption="Chime Enable bit" mask="0x00004000" name="CHIME" values="RTCALRM__CHIME"/>
            <bitfield caption="Alarm Enable bit" mask="0x00008000" name="ALRMEN" values="RTCALRM__ALRMEN"/>
         </register>
         <register caption="Real-Time Clock Time Value Register" name="RTCTIME" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01"/>
            <bitfield mask="0x0000F000" name="SEC10"/>
            <bitfield mask="0x000F0000" name="MIN01"/>
            <bitfield mask="0x00F00000" name="MIN10"/>
            <bitfield mask="0x0F000000" name="HR01"/>
            <bitfield mask="0xF0000000" name="HR10"/>
         </register>
         <register caption="Real-Time Clock Date Value Register" name="RTCDATE" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01"/>
            <bitfield mask="0x00000F00" name="DAY01"/>
            <bitfield mask="0x0000F000" name="DAY10"/>
            <bitfield mask="0x000F0000" name="MONTH01"/>
            <bitfield mask="0x00F00000" name="MONTH10"/>
            <bitfield mask="0x0F000000" name="YEAR01"/>
            <bitfield mask="0xF0000000" name="YEAR10"/>
         </register>
         <register caption="Alarm Time Value Register" name="ALRMTIME" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01"/>
            <bitfield mask="0x0000F000" name="SEC10"/>
            <bitfield mask="0x000F0000" name="MIN01"/>
            <bitfield mask="0x00F00000" name="MIN10"/>
            <bitfield mask="0x0F000000" name="HR01"/>
            <bitfield mask="0xF0000000" name="HR10"/>
         </register>
         <register caption="Alarm Date Value Register" name="ALRMDATE" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01"/>
            <bitfield mask="0x00000F00" name="DAY01"/>
            <bitfield mask="0x0000F000" name="DAY10"/>
            <bitfield mask="0x000F0000" name="MONTH01"/>
            <bitfield mask="0x00F00000" name="MONTH10"/>
         </register>
      </register-group>
      <value-group caption="RTCC Output Enable bit" name="RTCCON__RTCOE">
         <value caption="RTCC output is enabled" name="" value="0x1"/>
         <value caption="RTCC output is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Half-Second Status bit" name="RTCCON__HALFSEC">
         <value caption="Second half period of a second" name="" value="0x1"/>
         <value caption="First half period of a second" name="" value="0x0"/>
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Read Synchronization bit" name="RTCCON__RTCSYNC">
         <value caption="Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data" name="" value="0x1"/>
         <value caption="Real-time clock value registers can be read without concern about a rollover ripple" name="" value="0x0"/>
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Write Enable bit" name="RTCCON__RTCWREN">
         <value caption="Real-Time Clock Value registers can be written to by the user" name="" value="0x1"/>
         <value caption="Real-Time Clock Value registers are locked out from being written to by the user" name="" value="0x0"/>
      </value-group>
      <value-group caption="RTCC Clock Enable Status bit" name="RTCCON__RTCCLKON">
         <value caption="RTCC Clock is actively running" name="" value="0x1"/>
         <value caption="RTCC Clock is not running" name="" value="0x0"/>
      </value-group>
      <value-group caption="RTCC Output Data Select bits" name="RTCCON__RTCOUTSEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="RTCC Clock is presented on the RTCC pin" name="" value="0x2"/>
         <value caption="Seconds Clock is presented on the RTCC pin" name="" value="0x1"/>
         <value caption="Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered" name="" value="0x0"/>
      </value-group>
      <value-group caption="RTCC Clock Select bits" name="RTCCON__RTCCLKSEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)" name="" value="0x1"/>
         <value caption="RTCC uses the internal 32 kHz oscillator (LPRC)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="RTCCON__SIDL">
         <value caption="Disables RTCC operation when CPU enters Idle mode" name="" value="0x1"/>
         <value caption="Continue normal operation when CPU enters Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="RTCC On bit" name="RTCCON__ON">
         <value caption="RTCC module is enabled" name="" value="0x1"/>
         <value caption="RTCC module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Real-Time Clock Drift Calibration bits" name="RTCCON__CAL">
         <value caption="Maximum positive adjustment" name="" value="0x1ff"/>
         <value caption="Minimum positive adjustment" name="" value="0x1"/>
         <value caption="No adjustment" name="" value="0x0"/>
         <value caption="Minimum negative adjustment" name="" value="0x3ff"/>
         <value caption="Minimum negative adjustment" name="" value="0x200"/>
      </value-group>
      <value-group caption="Alarm Repeat Counter Value bits" name="RTCALRM__ARPT">
         <value caption="Alarm will trigger 256 times" name="" value="0xff"/>
         <value caption="Alarm will trigger 255 times" name="" value="0xfe"/>
         <value caption="Alarm will trigger two times" name="" value="0x1"/>
         <value caption="Alarm will trigger one time" name="" value="0x0"/>
      </value-group>
      <value-group caption="Alarm Mask Configuration bits" name="RTCALRM__AMASK">
         <value caption="Every half-second" name="" value="0x0"/>
         <value caption="Every second" name="" value="0x1"/>
         <value caption="Every 10 seconds" name="" value="0x2"/>
         <value caption="Every minute" name="" value="0x3"/>
         <value caption="Every 10 minutes" name="" value="0x4"/>
         <value caption="Every hour" name="" value="0x5"/>
         <value caption="Once a day" name="" value="0x6"/>
         <value caption="Once a week" name="" value="0x7"/>
         <value caption="Once a month" name="" value="0x8"/>
         <value caption="Once a year (except when configured for February 29" name="" value="0x9"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="Reserved" name="" value="0xb"/>
         <value caption="Reserved" name="" value="11xx"/>
      </value-group>
      <value-group caption="Alarm Sync bit" name="RTCALRM__ALRMSYNC">
         <value caption="ARPT and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing." name="" value="0x1"/>
         <value caption="ARPT and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover" name="" value="0x0"/>
      </value-group>
      <value-group caption="Alarm Pulse Initial Value bit" name="RTCALRM__PIV">
         <value caption="low initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x0"/>
         <value caption="high initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x1"/>
      </value-group>
      <value-group caption="Chime Enable bit" name="RTCALRM__CHIME">
         <value caption="Chime is enabled ARPT is allowed to rollover from 0x00 to 0xFF" name="" value="0x1"/>
         <value caption="Chime is disabled ARPT stops once it reaches 0x00" name="" value="0x0"/>
      </value-group>
      <value-group caption="Alarm Enable bit" name="RTCALRM__ALRMEN">
         <value caption="Alarm is enabled" name="" value="0x1"/>
         <value caption="Alarm is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00136" name="SB" version="1">
      <register-group name="SB">
         <register caption="System Bus Status Flag Register" name="SBFLAG" offset="0x0" rw="R" size="4">
            <bitfield caption="Target 0 Permission Group Violation Status bits" mask="0x00000001" name="T0PGV" values="SBFLAG__T0PGV"/>
            <bitfield caption="Target 1Permission Group Violation Status bits" mask="0x00000002" name="T1PGV" values="SBFLAG__T1PGV"/>
            <bitfield caption="Target 2 Permission Group Violation Status bits" mask="0x00000004" name="T2PGV" values="SBFLAG__T2PGV"/>
            <bitfield caption="Target 3 Permission Group Violation Status bits" mask="0x00000008" name="T3PGV" values="SBFLAG__T3PGV"/>
            <bitfield caption="Target 4 Permission Group Violation Status bits" mask="0x00000010" name="T4PGV" values="SBFLAG__T4PGV"/>
            <bitfield caption="Target 5 Permission Group Violation Status bits" mask="0x00000020" name="T5PGV" values="SBFLAG__T5PGV"/>
            <bitfield caption="Target 6 Permission Group Violation Status bits" mask="0x00000040" name="T6PGV" values="SBFLAG__T6PGV"/>
            <bitfield caption="Target 7 Permission Group Violation Status bits" mask="0x00000080" name="T7PGV" values="SBFLAG__T7PGV"/>
            <bitfield caption="Target 8 Permission Group Violation Status bits" mask="0x00000100" name="T8PGV" values="SBFLAG__T8PGV"/>
            <bitfield caption="Target 9 Permission Group Violation Status bits" mask="0x00000200" name="T9PGV" values="SBFLAG__T9PGV"/>
            <bitfield caption="Target 10 Permission Group Violation Status bits" mask="0x00000400" name="T10PGV" values="SBFLAG__T10PGV"/>
            <bitfield caption="Target 11 Permission Group Violation Status bits" mask="0x00000800" name="T11PGV" values="SBFLAG__T11PGV"/>
            <bitfield caption="Target 12 Permission Group Violation Status bits" mask="0x00001000" name="T12PGV" values="SBFLAG__T12PGV"/>
            <bitfield caption="Target 13 Permission Group Violation Status bits" mask="0x00002000" name="T13PGV" values="SBFLAG__T13PGV"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT0ELOG1" offset="0x7b10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT0ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT0ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT0ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT0ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT0ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT1ELOG1" offset="0x7f10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT1ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT1ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT1ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT1ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT1ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT2ELOG1" offset="0x8310" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT2ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT2ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT2ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT2ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT2ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT3ELOG1" offset="0x8710" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT3ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT3ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT3ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT3ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT3ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT4ELOG1" offset="0x8b10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT4ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT4ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT4ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT4ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT4ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT5ELOG1" offset="0x8f10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT5ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT5ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT5ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT5ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT5ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT6ELOG1" offset="0x9310" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT6ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT6ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT6ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT6ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT6ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT7ELOG1" offset="0x9710" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT7ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT7ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT7ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT7ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT7ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT8ELOG1" offset="0x9b10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT8ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT8ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT8ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT8ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT8ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT9ELOG1" offset="0x9f10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT9ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT9ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT9ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT9ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT9ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT10ELOG1" offset="0xa310" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT10ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT10ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT10ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT10ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT10ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT11ELOG1" offset="0xa710" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT11ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT11ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT11ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT11ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT11ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT12ELOG1" offset="0xab10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT12ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT12ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT12ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT12ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT12ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT13ELOG1" offset="0xaf10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT13ELOG1__CMD"/>
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT13ELOG1__REGION"/>
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT13ELOG1__INITID"/>
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT13ELOG1__CODE"/>
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT13ELOG1__MULTI"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT0ELOG2" offset="0x7b14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT0ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT1ELOG2" offset="0x7f14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT1ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT2ELOG2" offset="0x8314" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT2ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT3ELOG2" offset="0x8714" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT3ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT4ELOG2" offset="0x8b14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT4ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT5ELOG2" offset="0x8f14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT5ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT6ELOG2" offset="0x9314" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT6ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT7ELOG2" offset="0x9714" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT7ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT8ELOG2" offset="0x9b14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT8ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT9ELOG2" offset="0x9f14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT9ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT10ELOG2" offset="0xa314" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT10ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT11ELOG2" offset="0xa714" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT11ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT12ELOG2" offset="0xab14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT12ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT13ELOG2" offset="0xaf14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT13ELOG2__GROUP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT0ECON" offset="0x7b18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT0ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT1ECON" offset="0x7f18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT1ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT2ECON" offset="0x8318" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT2ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT3ECON" offset="0x8718" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT3ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT4ECON" offset="0x8b18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT4ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT5ECON" offset="0x8f18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT5ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT6ECON" offset="0x9318" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT6ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT7ECON" offset="0x9718" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT7ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT8ECON" offset="0x9b18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT8ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT9ECON" offset="0x9f18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT9ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT10ECON" offset="0xa318" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT10ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT11ECON" offset="0xa718" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT11ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT12ECON" offset="0xab18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT12ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT13ECON" offset="0xaf18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT13ECON__ERRP"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT0ECLRS" offset="0x7b20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT1ECLRS" offset="0x7f20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT2ECLRS" offset="0x8320" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT3ECLRS" offset="0x8720" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT4ECLRS" offset="0x8b20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT5ECLRS" offset="0x8f20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT6ECLRS" offset="0x9320" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT7ECLRS" offset="0x9720" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT8ECLRS" offset="0x9b20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT9ECLRS" offset="0x9f20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT10ECLRS" offset="0xa320" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT11ECLRS" offset="0xa720" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT12ECLRS" offset="0xab20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT13ECLRS" offset="0xaf20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT0ECLRM" offset="0x7b28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT1ECLRM" offset="0x7f28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT2ECLRM" offset="0x8328" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT3ECLRM" offset="0x8728" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT4ECLRM" offset="0x8b28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT5ECLRM" offset="0x8f28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT6ECLRM" offset="0x9328" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT7ECLRM" offset="0x9728" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT8ECLRM" offset="0x9b28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT9ECLRM" offset="0x9f28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT10ECLRM" offset="0xa328" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT11ECLRM" offset="0xa728" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT12ECLRM" offset="0xab28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT13ECLRM" offset="0xaf28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR"/>
         </register>
         <register caption="" name="SBT0REG0" offset="0x7b30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT0REG1" offset="0x7b50" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG0" offset="0x7f30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG2" offset="0x7f70" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG2__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG2__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG3" offset="0x7f90" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG3__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG3__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG4" offset="0x7fb0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG4__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG4__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG5" offset="0x7fd0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG5__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG5__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG6" offset="0x7ff0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG6__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG6__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG7" offset="0x8010" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG7__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG7__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT1REG8" offset="0x8030" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG8__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG8__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT2REG0" offset="0x8330" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT2REG1" offset="0x8350" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT2REG2" offset="0x8370" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG2__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG2__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT3REG0" offset="0x8730" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT3REG1" offset="0x8750" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT3REG2" offset="0x8770" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG2__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG2__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT4REG0" offset="0x8b30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT4REG2" offset="0x8b70" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT4REG2__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT4REG2__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT5REG0" offset="0x8f30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT5REG1" offset="0x8f50" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT5REG2" offset="0x8f70" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT5REG2__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT5REG2__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT6REG0" offset="0x9330" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT6REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT6REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT6REG1" offset="0x9350" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT6REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT6REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT7REG0" offset="0x9730" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT7REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT7REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT7REG1" offset="0x9750" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT7REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT7REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT8REG0" offset="0x9b30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT8REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT8REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT8REG1" offset="0x9b50" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT8REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT8REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT9REG0" offset="0x9f30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT9REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT9REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT9REG1" offset="0x9f50" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT9REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT9REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT10REG0" offset="0xa330" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT10REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT10REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT11REG0" offset="0xa730" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT11REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT11REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT11REG1" offset="0xa750" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT11REG1__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT11REG1__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT12REG0" offset="0xab30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT12REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT12REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT13REG0" offset="0xaf30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT13REG0__SIZE"/>
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT13REG0__PRI"/>
            <bitfield mask="0xFFFFFC00" name="BASE"/>
         </register>
         <register caption="" name="SBT0RD0" offset="0x7b40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT0RD1" offset="0x7b60" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD0" offset="0x7f40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD2" offset="0x7f80" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD2__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD2__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD2__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD2__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD3" offset="0x7fa0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD3__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD3__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD3__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD3__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD4" offset="0x7fc0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD4__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD4__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD4__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD4__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD5" offset="0x7fe0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD5__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD5__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD5__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD5__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD6" offset="0x8000" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD6__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD6__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD6__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD6__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD7" offset="0x8020" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD7__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD7__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD7__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD7__GROUP3"/>
         </register>
         <register caption="" name="SBT1RD8" offset="0x8040" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD8__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD8__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD8__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD8__GROUP3"/>
         </register>
         <register caption="" name="SBT2RD0" offset="0x8340" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT2RD1" offset="0x8360" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT2RD2" offset="0x8380" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD2__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD2__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD2__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD2__GROUP3"/>
         </register>
         <register caption="" name="SBT3RD0" offset="0x8740" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT3RD1" offset="0x8760" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT3RD2" offset="0x8780" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD2__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD2__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD2__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD2__GROUP3"/>
         </register>
         <register caption="" name="SBT4RD0" offset="0x8b40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT4RD2" offset="0x8b80" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4RD2__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4RD2__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4RD2__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4RD2__GROUP3"/>
         </register>
         <register caption="" name="SBT5RD0" offset="0x8f40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT5RD1" offset="0x8f60" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT5RD2" offset="0x8f80" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5RD2__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5RD2__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5RD2__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5RD2__GROUP3"/>
         </register>
         <register caption="" name="SBT6RD0" offset="0x9340" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT6RD1" offset="0x9360" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT7RD0" offset="0x9740" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT7RD1" offset="0x9760" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT8RD0" offset="0x9b40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT8RD1" offset="0x9b60" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT9RD0" offset="0x9f40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT9RD1" offset="0x9f60" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT10RD0" offset="0xa340" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT11RD0" offset="0xa740" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT11RD1" offset="0xa760" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11RD1__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11RD1__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11RD1__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11RD1__GROUP3"/>
         </register>
         <register caption="" name="SBT12RD0" offset="0xab40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT12RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT12RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT12RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT12RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT13RD0" offset="0xaf40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13RD0__GROUP0"/>
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13RD0__GROUP1"/>
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13RD0__GROUP2"/>
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13RD0__GROUP3"/>
         </register>
         <register caption="" name="SBT0WR0" offset="0x7b48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT0WR1" offset="0x7b68" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR0" offset="0x7f48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR2" offset="0x7f88" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR2__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR2__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR2__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR2__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR3" offset="0x7fa8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR3__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR3__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR3__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR3__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR4" offset="0x7fc8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR4__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR4__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR4__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR4__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR5" offset="0x7fe8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR5__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR5__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR5__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR5__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR6" offset="0x8008" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR6__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR6__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR6__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR6__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR7" offset="0x8028" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR7__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR7__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR7__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR7__GROUP3"/>
         </register>
         <register caption="" name="SBT1WR8" offset="0x8048" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR8__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR8__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR8__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR8__GROUP3"/>
         </register>
         <register caption="" name="SBT2WR0" offset="0x8348" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT2WR1" offset="0x8368" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT2WR2" offset="0x8388" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR2__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR2__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR2__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR2__GROUP3"/>
         </register>
         <register caption="" name="SBT3WR0" offset="0x8748" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT3WR1" offset="0x8768" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT3WR2" offset="0x8788" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR2__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR2__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR2__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR2__GROUP3"/>
         </register>
         <register caption="" name="SBT4WR0" offset="0x8b48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT4WR2" offset="0x8b88" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT4WR2__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT4WR2__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT4WR2__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT4WR2__GROUP3"/>
         </register>
         <register caption="" name="SBT5WR0" offset="0x8f48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT5WR1" offset="0x8f68" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT5WR2" offset="0x8f88" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT5WR2__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT5WR2__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT5WR2__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT5WR2__GROUP3"/>
         </register>
         <register caption="" name="SBT6WR0" offset="0x9348" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT6WR1" offset="0x9368" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT6WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT6WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT6WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT6WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT7WR0" offset="0x9748" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT7WR1" offset="0x9768" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT7WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT7WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT7WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT7WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT8WR0" offset="0x9b48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT8WR1" offset="0x9b68" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT8WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT8WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT8WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT8WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT9WR0" offset="0x9f48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT9WR1" offset="0x9f68" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT9WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT9WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT9WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT9WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT10WR0" offset="0xa348" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT10WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT10WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT10WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT10WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT11WR0" offset="0xa748" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT11WR1" offset="0xa768" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT11WR1__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT11WR1__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT11WR1__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT11WR1__GROUP3"/>
         </register>
         <register caption="" name="SBT12WR0" offset="0xab48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT12WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT12WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT12WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT12WR0__GROUP3"/>
         </register>
         <register caption="" name="SBT13WR0" offset="0xaf48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT13WR0__GROUP0"/>
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT13WR0__GROUP1"/>
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT13WR0__GROUP2"/>
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT13WR0__GROUP3"/>
         </register>
      </register-group>
      <value-group caption="Target 0 Permission Group Violation Status bits" name="SBFLAG__T0PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 1Permission Group Violation Status bits" name="SBFLAG__T1PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 2 Permission Group Violation Status bits" name="SBFLAG__T2PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 3 Permission Group Violation Status bits" name="SBFLAG__T3PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 4 Permission Group Violation Status bits" name="SBFLAG__T4PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 5 Permission Group Violation Status bits" name="SBFLAG__T5PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 6 Permission Group Violation Status bits" name="SBFLAG__T6PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 7 Permission Group Violation Status bits" name="SBFLAG__T7PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 8 Permission Group Violation Status bits" name="SBFLAG__T8PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 9 Permission Group Violation Status bits" name="SBFLAG__T9PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 10 Permission Group Violation Status bits" name="SBFLAG__T10PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 11 Permission Group Violation Status bits" name="SBFLAG__T11PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 12 Permission Group Violation Status bits" name="SBFLAG__T12PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Target 13 Permission Group Violation Status bits" name="SBFLAG__T13PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1"/>
         <value caption="Target is not reporting a PG violation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT0ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT0ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT0ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT0ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT0ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT1ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT1ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT1ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT1ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT1ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT2ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT2ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT2ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT2ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT2ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT3ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT3ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT3ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT3ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT3ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT4ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT4ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT4ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT4ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT4ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT5ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT5ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT5ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT5ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT5ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT6ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT6ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT6ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT6ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT6ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT7ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT7ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT7ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT7ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT7ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT8ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT8ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT8ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT8ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT8ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT9ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT9ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT9ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT9ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT9ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT10ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT10ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT10ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT10ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT10ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT11ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT11ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT11ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT11ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT11ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT12ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT12ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT12ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT12ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT12ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT13ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Write (a non-posted write)" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3"/>
         <value caption="Read" name="" value="0x2"/>
         <value caption="Write" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT13ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000"/>
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT13ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff"/>
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Crypto Engine" name="" value="0xe"/>
         <value caption="Flash Controller" name="" value="0xd"/>
         <value caption="SQI1" name="" value="0xc"/>
         <value caption="CAN2" name="" value="0xb"/>
         <value caption="CAN1" name="" value="0xa"/>
         <value caption="Ethernet Write" name="" value="0x9"/>
         <value caption="Ethernet Read" name="" value="0x8"/>
         <value caption="USB" name="" value="0x7"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 1)" name="" value="0x6"/>
         <value caption="DMA Write (DMAPRI (CFGCON) = 0)" name="" value="0x5"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4"/>
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3"/>
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2"/>
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Code bits" name="SBT13ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Permission violation" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="No error" name="" value="0x0"/>
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT13ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1L"/>
         <value caption="No multiple errors have been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT0ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT1ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT2ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT3ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT4ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT5ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT6ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT7ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT8ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT9ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT10ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT11ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT12ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT13ELOG2__GROUP">
         <value caption="Group 3" name="" value="0x3"/>
         <value caption="Group 2" name="" value="0x2"/>
         <value caption="Group 1" name="" value="0x1"/>
         <value caption="Group 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT0ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT1ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT2ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT3ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT4ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT5ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT6ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT7ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT8ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT9ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT10ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT11ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT12ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Error Control bit" name="SBT13ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1"/>
         <value caption="Do not report protection group violation errors" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG2__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG3__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG3__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG4__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG4__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG5__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG5__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG6__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG6__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG7__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG7__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG8__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG8__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG2__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG2__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT4REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT4REG2__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT5REG2__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT5REG2__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT6REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT6REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT6REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT6REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT7REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT7REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT7REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT7REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT8REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT8REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT8REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT8REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT9REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT9REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT9REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT9REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT10REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT10REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT11REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT11REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT11REG1__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT11REG1__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT12REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT12REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Region Size bits" name="SBT13REG0__SIZE">
         <value caption="Region is not present" name="" value="0x0"/>
         <value caption="Region is 1024 bytes" name="" value="0x1"/>
         <value caption="Region is 2048 bytes" name="" value="0x2"/>
         <value caption="Region is 4096 bytes" name="" value="0x3"/>
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT13REG0__PRI">
         <value caption="Level 2" name="" value="0x1"/>
         <value caption="Level 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD5__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD5__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD5__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD5__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD6__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD6__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD6__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD6__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD7__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD7__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD7__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD7__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD8__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD8__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD8__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD8__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT4RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT4RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT4RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT4RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT5RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT5RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT5RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT5RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT6RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT6RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT6RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT6RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT6RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT6RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT6RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT6RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT7RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT7RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT7RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT7RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT7RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT7RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT7RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT7RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT8RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT8RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT8RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT8RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT8RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT8RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT8RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT8RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT9RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT9RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT9RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT9RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT9RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT9RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT9RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT9RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT10RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT10RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT10RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT10RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT11RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT11RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT11RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT11RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT11RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT11RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT11RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT11RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT12RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT12RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT12RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT12RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT13RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT13RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT13RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT13RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR5__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR5__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR5__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR5__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR6__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR6__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR6__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR6__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR7__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR7__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR7__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR7__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR8__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR8__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR8__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR8__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT4WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT4WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT4WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT4WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT5WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT5WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT5WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT5WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT6WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT6WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT6WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT6WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT6WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT6WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT6WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT6WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT7WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT7WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT7WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT7WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT7WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT7WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT7WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT7WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT8WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT8WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT8WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT8WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT8WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT8WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT8WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT8WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT9WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT9WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT9WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT9WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT9WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT9WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT9WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT9WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT10WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT10WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT10WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT10WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT11WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT11WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT11WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT11WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT11WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT11WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT11WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT11WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT12WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT12WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT12WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT12WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT13WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT13WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT13WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0"/>
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT13WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1"/>
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="01329" name="SPI" version="2">
      <register-group name="SPI">
         <register caption="SPI Control Register" name="SPI1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI1CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI1CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI1CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI1CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI1CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI1CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI1CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI1CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI1CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI1CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI1CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI1CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI1CON__SPIFE"/>
             <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI1CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI1CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI1CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI1CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI1CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI1CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI1CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI2CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI2CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI2CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI2CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI2CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI2CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI2CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI2CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI2CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI2CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI2CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI2CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI2CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI2CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI2CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI2CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI2CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI2CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI2CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI2CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI3CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI3CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI3CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI3CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI3CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI3CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI3CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI3CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI3CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI3CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI3CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI3CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI3CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI3CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI3CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI3CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI3CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI3CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI3CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI3CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI4CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI4CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI4CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI4CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI4CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI4CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI4CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI4CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI4CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI4CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI4CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI4CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI4CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI4CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI4CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI4CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI4CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI4CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI4CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI4CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI5CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI5CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI5CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI5CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI5CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI5CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI5CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI5CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI5CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI5CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI5CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI5CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI5CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI5CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI5CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI5CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI5CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI5CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI5CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI5CON__FRMEN"/>
         </register>
         <register caption="SPI Control Register" name="SPI6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI6CON__SRXISEL"/>
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI6CON__STXISEL"/>
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI6CON__DISSDI"/>
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI6CON__MSTEN"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI6CON__CKP"/>
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI6CON__SSEN"/>
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI6CON__CKE"/>
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI6CON__SMP"/>
             <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32"/>
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI6CON__DISSDO"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI6CON__SIDL"/>
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI6CON__ON"/>
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI6CON__ENHBUF"/>
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI6CON__SPIFE"/>
            <bitfield caption="Master Clock Enable bit" mask="0x00040000" name="MCLKSEL" values="SPI6CON__MCLKSEL"/>
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI6CON__FRMCNT"/>
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI6CON__FRMSYPW"/>
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI6CON__MSSEN"/>
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI6CON__FRMPOL"/>
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI6CON__FRMSYNC"/>
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI6CON__FRMEN"/>
         </register>
         <register caption="SPI Status Register" name="SPI1STAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI1STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI1STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI1STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI1STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI1STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI1STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI1STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI1STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI1STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI2STAT" offset="0x210" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI2STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI2STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI2STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI2STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI2STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI2STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI2STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI2STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI2STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI3STAT" offset="0x410" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI3STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI3STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI3STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI3STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI3STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI3STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI3STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI3STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI3STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI4STAT" offset="0x610" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI4STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI4STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI4STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI4STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI4STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI4STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI4STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI4STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI4STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI5STAT" offset="0x810" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI5STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI5STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI5STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI5STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI5STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI5STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI5STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI5STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI5STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="SPI Status Register" name="SPI6STAT" offset="0xa10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI6STAT__SPIRBF"/>
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI6STAT__SPITBF"/>
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI6STAT__SPITBE"/>
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI6STAT__SPIRBE"/>
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI6STAT__SPIROV"/>
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI6STAT__SRMT"/>
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI6STAT__SPITUR"/>
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI6STAT__SPIBUSY"/>
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI6STAT__FRMERR"/>
            <bitfield mask="0x001F0000" name="TXBUFELM"/>
            <bitfield mask="0x1F000000" name="RXBUFELM"/>
         </register>
         <register caption="" name="SPI1BUF" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI1BUF"/>
         </register>
         <register caption="" name="SPI2BUF" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI2BUF"/>
         </register>
         <register caption="" name="SPI3BUF" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI3BUF"/>
         </register>
         <register caption="" name="SPI4BUF" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI4BUF"/>
         </register>
         <register caption="" name="SPI5BUF" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI5BUF"/>
         </register>
         <register caption="" name="SPI6BUF" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI6BUF"/>
         </register>
         <register caption="" name="SPI1BRG" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI1BRG"/>
         </register>
         <register caption="" name="SPI2BRG" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI2BRG"/>
         </register>
         <register caption="" name="SPI3BRG" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI3BRG"/>
         </register>
         <register caption="" name="SPI4BRG" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI4BRG"/>
         </register>
         <register caption="" name="SPI5BRG" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI5BRG"/>
         </register>
         <register caption="" name="SPI6BRG" offset="0xa30" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI6BRG"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI1CON2" offset="0x40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI1CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI1CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI1CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI1CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI1CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI1CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI1CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI1CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI1CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI2CON2" offset="0x240" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI2CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI2CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI2CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI2CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI2CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI2CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI2CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI2CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI2CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI3CON2" offset="0x440" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI3CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI3CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI3CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI3CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI3CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI3CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI3CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI3CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI3CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI4CON2" offset="0x640" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI4CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI4CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI4CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI4CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI4CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI4CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI4CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI4CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI4CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI5CON2" offset="0x840" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI5CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI5CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI5CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI5CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI5CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI5CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI5CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI5CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI5CON2__SPISGNEXT"/>
         </register>
         <register caption="SPI Control Register 2" name="SPI6CON2" offset="0xa40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI6CON2__AUDMOD"/>
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI6CON2__AUDMONO"/>
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI6CON2__AUDEN"/>
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI6CON2__IGNTUR"/>
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI6CON2__IGNROV"/>
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI6CON2__SPITUREN"/>
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI6CON2__SPIROVEN"/>
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI6CON2__FRMERREN"/>
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI6CON2__SPISGNEXT"/>
         </register>
      </register-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI1CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI1CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI1CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI1CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI1CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI1CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI1CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI1CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI1CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x3"/>
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 32-bit Data" name="" value="0x2"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame/(AUDEN=0) 16-bit Data" name="" value="0x01"/>
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame/(AUDEN=0) 8-bit Data" name="" value="0x00"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI1CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI1CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI1CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI1CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI1CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI1CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI1CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI1CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI1CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI1CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI1CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI1CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI2CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI2CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI2CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI2CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI2CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI2CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI2CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI2CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI2CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI2CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI2CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI2CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI2CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI2CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI2CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI2CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI2CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI2CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI2CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI2CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI3CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI3CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI3CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI3CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI3CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI3CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI3CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI3CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI3CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI3CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI3CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI3CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI3CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI3CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI3CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI3CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI3CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI3CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI3CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI3CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI4CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI4CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI4CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI4CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI4CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI4CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI4CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI4CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI4CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI4CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI4CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI4CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI4CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI4CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI4CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI4CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI4CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI4CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI4CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI4CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI5CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI5CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI5CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI5CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI5CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI5CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI5CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI5CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI5CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI5CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI5CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI5CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI5CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI5CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI5CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI5CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI5CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI5CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI5CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI5CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI6CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI6CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3"/>
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2"/>
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1"/>
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI6CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1"/>
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI6CON__MSTEN">
         <value caption="Master mode" name="" value="0x1"/>
         <value caption="Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI6CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1"/>
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0"/>
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI6CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1"/>
         <value caption="SSx pin not used for Slave mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI6CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1"/>
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI6CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1"/>
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI6CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1"/>
         <value caption="SDOx pin is controlled by the module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI6CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI6CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1"/>
         <value caption="SPI/I2S module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI6CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1"/>
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI6CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1"/>
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI6CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1"/>
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI6CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5"/>
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4"/>
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3"/>
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2"/>
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1"/>
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI6CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1"/>
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0"/>
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI6CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1"/>
         <value caption="Slave select SPI support is disabled." name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI6CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1"/>
         <value caption="Frame pulse is active-low" name="" value="0x0"/>
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI6CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1"/>
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI6CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1L"/>
         <value caption="Framed SPI support is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI1STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI1STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI1STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI1STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI1STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI1STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI1STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI1STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI1STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI2STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI2STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI2STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI2STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI2STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI2STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI2STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI2STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI2STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI3STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI3STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI3STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI3STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI3STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI3STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI3STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI3STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI3STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI4STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI4STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI4STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI4STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI4STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI4STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI4STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI4STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI4STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI5STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI5STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI5STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI5STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI5STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI5STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI5STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI5STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI5STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI6STAT__SPIRBF">
         <value caption="Receive buffer" name="" value="0x1"/>
         <value caption="Receive buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI6STAT__SPITBF">
         <value caption="Transmit not yet started" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI6STAT__SPITBE">
         <value caption="Transmit buffer" name="" value="0x1"/>
         <value caption="Transmit buffer" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI6STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1"/>
         <value caption="RX FIFO is not empty (CRPTR ? SWPTR)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI6STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1"/>
         <value caption="No overflow has occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI6STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1"/>
         <value caption="When SPI module shift register is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI6STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1"/>
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI6STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1"/>
         <value caption="SPI peripheral is currently idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI6STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1"/>
         <value caption="No Frame error detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI1CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI1CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI1CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI1CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI1CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI1CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI1CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI1CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI1CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI2CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI2CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI2CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI2CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI2CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI2CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI2CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI2CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI2CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI3CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI3CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI3CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI3CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI3CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI3CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI3CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI3CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI3CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI4CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI4CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI4CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI4CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI4CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI4CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI4CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI4CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI4CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI5CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI5CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI5CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI5CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI5CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI5CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI5CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI5CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI5CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI6CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3"/>
         <value caption="Right Justified mode" name="" value="0x2"/>
         <value caption="Left Justified mode" name="" value="0x1"/>
         <value caption="I2S mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI6CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1"/>
         <value caption="Audio data is stereo" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI6CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1"/>
         <value caption="Audio protocol disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI6CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1"/>
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI6CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1"/>
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI6CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1"/>
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI6CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1"/>
         <value caption="Receive overflow does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI6CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1"/>
         <value caption="Frame Error does not generate error events" name="" value="0x0"/>
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI6CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1"/>
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00206" name="SQI" version="2">
      <register-group name="SQI">
         <register caption="SQI XIP Control Register 1" name="SQI1XCON1" offset="0x0" rw="RW" size="4">
            <bitfield caption="The boot controller will send the command in Single Lane, Dual Lane, or Quad Lane." mask="0x00000003" name="TYPECMD" values="SQI1XCON1__TYPECMD"/>
            <bitfield caption="The boot controller will send the address in Single Lane, Dual Lane, or Quad Lane." mask="0x0000000C" name="TYPEADDR" values="SQI1XCON1__TYPEADDR"/>
            <bitfield caption="The boot controller will send the mode in Single Lane, Dual Lane, or Quad Lane." mask="0x00000030" name="TYPEMODE" values="SQI1XCON1__TYPEMODE"/>
            <bitfield caption="The boot controller will send the dummy in Single Lange, Dual Lane, or Quad Lane" mask="0x000000C0" name="TYPEDUMMY" values="SQI1XCON1__TYPEDUMMY"/>
            <bitfield caption="The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane." mask="0x00000300" name="TYPEDATA" values="SQI1XCON1__TYPEDATA"/>
            <bitfield mask="0x0003FC00" name="READOPCODE"/>
            <bitfield caption="" mask="0x001C0000" name="ADDRBYTES" values="SQI1XCON1__ADDRBYTES"/>
            <bitfield caption="Transmit Dummy Bytes bits" mask="0x00E00000" name="DUMMYBYTES" values="SQI1XCON1__DUMMYBYTES"/>
            <bitfield caption="SQI DDR Command Mode bit" mask="0x01000000" name="DDRCMD" values="SQI1XCON1__DDRCMD"/>
            <bitfield caption="SQI Address Mode bit" mask="0x02000000" name="DDRADDR" values="SQI1XCON1__DDRADDR"/>
            <bitfield caption="SQI DDR Mode bit" mask="0x04000000" name="DDRMODE" values="SQI1XCON1__DDRMODE"/>
            <bitfield caption="SQI Dummy DDR Mode bit" mask="0x08000000" name="DDRDUMMY" values="SQI1XCON1__DDRDUMMY"/>
            <bitfield caption="SQI Data DDR Mode bit" mask="0x10000000" name="DDRDATA" values="SQI1XCON1__DDRDATA"/>
            <bitfield caption="SQI Command in SDR Mode bit" mask="0x20000000" name="SDRCMD" values="SQI1XCON1__SDRCMD"/>
         </register>
         <register caption="SQI XIP Control Register 2" name="SQI1XCON2" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="MODECODE"/>
            <bitfield caption="Mode Byte Cycle Enable bits" mask="0x00000300" name="MODEBYTES" values="SQI1XCON2__MODEBYTES"/>
            <bitfield caption="Device Select bits" mask="0x00000C00" name="DEVSEL" values="SQI1XCON2__DEVSEL"/>
         </register>
         <register caption="SQI Configuration Register" name="SQI1CFG" offset="0x8" rw="RW" size="4">
            <bitfield caption="Mode Select bits" mask="0x00000007" name="MODE" values="SQI1CFG__MODE"/>
            <bitfield caption="Clock Phase Select bit" mask="0x00000008" name="CPHA" values="SQI1CFG__CPHA"/>
            <bitfield caption="Clock Polarity Select bit" mask="0x00000010" name="CPOL" values="SQI1CFG__CPOL"/>
            <bitfield caption="Data Format Select bit" mask="0x00000020" name="LSBF" values="SQI1CFG__LSBF"/>
            <bitfield mask="0x00000200" name="WP"/>
            <bitfield mask="0x00000400" name="HOLD"/>
            <bitfield caption="Burst Configuration bit" mask="0x00001000" name="BURSTEN" values="SQI1CFG__BURSTEN"/>
            <bitfield caption="Software Reset Select bit" mask="0x00010000" name="RESET" values="SQI1CFG__RESET"/>
            <bitfield caption="Transmit Buffer Reset bit" mask="0x00020000" name="TXBUFRST" values="SQI1CFG__TXBUFRST"/>
            <bitfield caption="Receive Buffer Reset bit" mask="0x00040000" name="RXBUFRST" values="SQI1CFG__RXBUFRST"/>
            <bitfield caption="Control Buffer Reset bit" mask="0x00080000" name="CONBUFRST" values="SQI1CFG__CONBUFRST"/>
            <bitfield caption="Data Output Enable bits" mask="0x00300000" name="DATAEN" values="SQI1CFG__DATAEN"/>
            <bitfield caption="SQI Enable bit" mask="0x00800000" name="SQIEN" values="SQI1CFG__SQIEN"/>
            <bitfield caption="Chip Select Output Enable bits" mask="0x03000000" name="CSEN" values="SQI1CFG__CSEN"/>
         </register>
         <register caption="SQI Control Register" name="SQI1CON" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TXRXCOUNT"/>
            <bitfield mask="0x00030000" name="CMDINIT"/>
            <bitfield mask="0x000C0000" name="LANEMODE"/>
            <bitfield caption="SQI Device Select bits" mask="0x00300000" name="DEVSEL" values="SQI1CON__DEVSEL"/>
            <bitfield caption="Chip Select Assert bit" mask="0x00400000" name="DASSERT" values="SQI1CON__DASSERT"/>
            <bitfield caption="Double Data Rate Mode bit" mask="0x00800000" name="DDRMODE" values="SQI1CON__DDRMODE"/>
            <bitfield caption="Flash Status Check bit" mask="0x01000000" name="SCHECK" values="SQI1CON__SCHECK"/>
         </register>
         <register caption="SQI Clock Control Register" name="SQI1CLKCON" offset="0x10" rw="RW" size="4">
            <bitfield caption="Tsqi Clock Enable Select bit" mask="0x00000001" name="EN" values="SQI1CLKCON__EN"/>
            <bitfield caption="Tsqi Clock Stable Select bit" mask="0x00000002" name="STABLE" values="SQI1CLKCON__STABLE"/>
            <bitfield caption="SQI Clock Tsqi Frequency Select bits" mask="0x0007FF00" name="CLKDIV" values="SQI1CLKCON__CLKDIV"/>
         </register>
         <register caption="SQI Command Threshold Register" name="SQI1CMDTHR" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="RXCMDTHR"/>
            <bitfield mask="0x00003F00" name="TXCMDTHR"/>
         </register>
         <register caption="SQI Interrupt Threshold Register" name="SQI1INTTHR" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="RXINTTHR"/>
            <bitfield mask="0x00003F00" name="TXINTTHR"/>
         </register>
         <register caption="SQI Interrupt Enable Register" name="SQI1INTEN" offset="0x1c" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Enable bit" mask="0x00000001" name="TXEMPTYIE" values="SQI1INTEN__TXEMPTYIE"/>
            <bitfield caption="Transmit Buffer Full Interrupt Enable bit" mask="0x00000002" name="TXFULLIE" values="SQI1INTEN__TXFULLIE"/>
            <bitfield caption="Transmit Buffer Threshold Interrupt Enable bit" mask="0x00000004" name="TXTHRIE" values="SQI1INTEN__TXTHRIE"/>
            <bitfield caption="Receive Buffer Empty Interrupt Enabled bit" mask="0x00000008" name="RXEMPTYIE" values="SQI1INTEN__RXEMPTYIE"/>
            <bitfield caption="Receive Buffer Full Interrupt Enable bit" mask="0x00000010" name="RXFULLIE" values="SQI1INTEN__RXFULLIE"/>
            <bitfield caption="Receive Buffer Threshold Interrupt Enable bit" mask="0x00000020" name="RXTHRIE" values="SQI1INTEN__RXTHRIE"/>
            <bitfield caption="Control Buffer Full Interrupt Enable bit" mask="0x00000040" name="CONFULLIE" values="SQI1INTEN__CONFULLIE"/>
            <bitfield caption="Control Buffer Empty Interrupt Enabled bit" mask="0x00000080" name="CONEMPTYIE" values="SQI1INTEN__CONEMPTYIE"/>
            <bitfield caption="Control Buffer Threshold Interrupt Enable bit" mask="0x00000100" name="CONTHRIE" values="SQI1INTEN__CONTHRIE"/>
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Enable bit" mask="0x00000200" name="BDDONEIE" values="SQI1INTEN__BDDONEIE"/>
            <bitfield caption="DMA Buffer Descriptor Packet Complete Interrupt Enable bit" mask="0x00000400" name="PKTCOMPIE" values="SQI1INTEN__PKTCOMPIE"/>
            <bitfield caption="DMA Bus Error Interrupt Enable bit" mask="0x00000800" name="DMAEIE" values="SQI1INTEN__DMAEIE"/>
         </register>
         <register caption="" name="SQI1INTSTAT" offset="0x20" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Status bit" mask="0x00000001" name="TXEMPTYIF" values="SQI1INTSTAT__TXEMPTYIF"/>
            <bitfield caption="Transmit Buffer Full Interrupt Status bit" mask="0x00000002" name="TXFULLIF" values="SQI1INTSTAT__TXFULLIF"/>
            <bitfield caption="Transmit Buffer Threshold Interrupt Status bit" mask="0x00000004" name="TXTHRIF" values="SQI1INTSTAT__TXTHRIF"/>
            <bitfield caption="Receive Buffer Empty Interrupt Status bit" mask="0x00000008" name="RXEMPTYIF" values="SQI1INTSTAT__RXEMPTYIF"/>
            <bitfield caption="Receive Buffer Full Interrupt Status bit" mask="0x00000010" name="RXFULLIF" values="SQI1INTSTAT__RXFULLIF"/>
            <bitfield caption="Receive Buffer Threshold Interrupt Status bit" mask="0x00000020" name="RXTHRIF" values="SQI1INTSTAT__RXTHRIF"/>
            <bitfield caption="Control Buffer Full Interrupt Status bit" mask="0x00000040" name="CONFULLIF" values="SQI1INTSTAT__CONFULLIF"/>
            <bitfield caption="Control Buffer Empty Interrupt Status bit" mask="0x00000080" name="CONEMPTYIF" values="SQI1INTSTAT__CONEMPTYIF"/>
            <bitfield caption="Control Buffer Threshold Interrupt Status bit" mask="0x00000100" name="CONTHRIF" values="SQI1INTSTAT__CONTHRIF"/>
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Status bit" mask="0x00000200" name="BDDONEIF" values="SQI1INTSTAT__BDDONEIF"/>
            <bitfield caption="DMA Buffer Descriptor Processor Packet Complete Interrupt Status bit" mask="0x00000400" name="PKTCOMPIF" values="SQI1INTSTAT__PKTCOMPIF"/>
            <bitfield caption="DMA Bus Error Interrupt Flag bit" mask="0x00000800" name="DMAEIF" values="SQI1INTSTAT__DMAEIF"/>
         </register>
         <register caption="SQI Transmit Data Buffer Register" name="SQI1TXDATA" offset="0x24" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TXDATA"/>
         </register>
         <register caption="SQI Receive Data Buffer Register" name="SQI1RXDATA" offset="0x28" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="RXDATA"/>
         </register>
         <register caption="SQI Status Register 1" name="SQI1STAT1" offset="0x2c" rw="R" size="4">
            <bitfield mask="0x0000003F" name="RXBUFCNT"/>
            <bitfield mask="0x003F0000" name="TXBUFFREE"/>
         </register>
         <register caption="SQI Status Register 2" name="SQI1STAT2" offset="0x30" rw="R" size="4">
            <bitfield caption="Transmit Buffer Overflow Status bit" mask="0x00000001" name="TXOV" values="SQI1STAT2__TXOV"/>
            <bitfield caption="Receive Buffer Underflow Status bit" mask="0x00000002" name="RXUN" values="SQI1STAT2__RXUN"/>
            <bitfield caption="SQID0 Status bit" mask="0x00000008" name="SQID0" values="SQI1STAT2__SQID0"/>
            <bitfield caption="SQID1 Status bit" mask="0x00000010" name="SQID1" values="SQI1STAT2__SQID1"/>
            <bitfield caption="SQID2 Status bit" mask="0x00000020" name="SQID2" values="SQI1STAT2__SQID2"/>
            <bitfield caption="SQID3 Status bit" mask="0x00000040" name="SQID3" values="SQI1STAT2__SQID3"/>
            <bitfield caption="Control IFO Space Available bits" mask="0x00000780" name="CONAVAIL" values="SQI1STAT2__CONAVAIL"/>
            <bitfield caption="Current Command Status bits" mask="0x00030000" name="CMDSTAT" values="SQI1STAT2__CMDSTAT"/>
         </register>
         <register caption="SQI Buffer Descriptor Control Register" name="SQI1BDCON" offset="0x34" rw="RW" size="4">
            <bitfield caption="DMA Enable bit" mask="0x00000001" name="DMAEN" values="SQI1BDCON__DMAEN"/>
            <bitfield caption="Buffer Descriptor Poll Enable bit" mask="0x00000002" name="POLLEN" values="SQI1BDCON__POLLEN"/>
            <bitfield caption="Buffer Descriptor Processor Start bit" mask="0x00000004" name="START" values="SQI1BDCON__START"/>
         </register>
         <register caption="SQI Buffer Descriptor Current Address Register" name="SQI1BDCURADD" offset="0x38" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BDCURRADDR"/>
         </register>
         <register caption="SQI Buffer Descriptor Base Address Register" name="SQI1BDBASEADD" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="BDADDR"/>
         </register>
         <register caption="SQI Buffer Descriptor Status Register" name="SQI1BDSTAT" offset="0x44" rw="R" size="4">
            <bitfield mask="0x0000FFFF" name="BDCON"/>
            <bitfield caption="DMA Buffer Descriptor Processor Active Status bit" mask="0x00010000" name="DMAACTV" values="SQI1BDSTAT__DMAACTV"/>
            <bitfield caption="DMA Buffer Descriptor Processor Start Status bit" mask="0x00020000" name="DMASTART" values="SQI1BDSTAT__DMASTART"/>
            <bitfield caption="DMA Buffer Descriptor Processor State Status bits" mask="0x003C0000" name="BDSTATE" values="SQI1BDSTAT__BDSTATE"/>
         </register>
         <register caption="SQI Buffer Descriptor Poll Control Register" name="SQI1BDPOLLCON" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="POLLCON"/>
         </register>
         <register caption="SQI Buffer Descriptor DMA Transmit Status Register" name="SQI1BDTXDSTAT" offset="0x4c" rw="R" size="4">
            <bitfield mask="0x000001FF" name="TXCURBUFLEN"/>
            <bitfield mask="0x001F0000" name="TXBUFCNT"/>
            <bitfield mask="0x1E000000" name="TXSTATE"/>
         </register>
         <register caption="SQI Buffer Descriptor DMA Receive Status Register" name="SQI1BDRXDSTAT" offset="0x50" rw="R" size="4">
            <bitfield mask="0x000001FF" name="RXCURBUFLEN"/>
            <bitfield mask="0x001F0000" name="RXBUFCNT"/>
            <bitfield mask="0x1E000000" name="RXSTATE"/>
         </register>
         <register caption="SQI Threshold Control Register" name="SQI1THR" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="THRES"/>
         </register>
         <register caption="SQI Interrupt Signal Enable Register" name="SQI1INTSIGEN" offset="0x58" rw="RW" size="4">
            <bitfield caption="Transmit Buffer Empty Interrupt Signal Enable bit" mask="0x00000001" name="TXEMPTYISE" values="SQI1INTSIGEN__TXEMPTYISE"/>
            <bitfield caption="Transmit Buffer Full Interrupt Signal Enable bit" mask="0x00000002" name="TXFULLISE" values="SQI1INTSIGEN__TXFULLISE"/>
            <bitfield caption="Transmit Buffer Threshold Interrupt Signal Enable bit" mask="0x00000004" name="TXTHRISE" values="SQI1INTSIGEN__TXTHRISE"/>
            <bitfield caption="Receive Buffer Empty Interrupt Signal Enable bit" mask="0x00000008" name="RXEMPTYISE" values="SQI1INTSIGEN__RXEMPTYISE"/>
            <bitfield caption="Receive Buffer Full Interrupt Signal Enable bit" mask="0x00000010" name="RXFULLISE" values="SQI1INTSIGEN__RXFULLISE"/>
            <bitfield caption="Receive Buffer Threshold Interrupt Signal Enable bit" mask="0x00000020" name="RXTHRISE" values="SQI1INTSIGEN__RXTHRISE"/>
            <bitfield caption="Control Buffer Full Interrupt Signal Enable bit" mask="0x00000040" name="CONFULLISE" values="SQI1INTSIGEN__CONFULLISE"/>
            <bitfield caption="Control Buffer Empty Interrupt Signal Enable bit" mask="0x00000080" name="CONEMPTYISE" values="SQI1INTSIGEN__CONEMPTYISE"/>
            <bitfield caption="Control Buffer Threshold Interrupt Signal Enable bit" mask="0x00000100" name="CONTHRISE" values="SQI1INTSIGEN__CONTHRISE"/>
            <bitfield caption="DMA Buffer Descriptor Done Interrupt Signal Enable bit" mask="0x00000200" name="BDDONEISE" values="SQI1INTSIGEN__BDDONEISE"/>
            <bitfield caption="DMA Buffer Descriptor Packet Complete Interrupt Signal Enable bit" mask="0x00000400" name="PKTCOMPISE" values="SQI1INTSIGEN__PKTCOMPISE"/>
            <bitfield caption="DMA Bus Error Interrupt Signal Enable bit" mask="0x00000800" name="DMAEISE" values="SQI1INTSIGEN__DMAEISE"/>
         </register>
         <register caption="SQI Tap Control Register" name="SQI1TAPCON" offset="0x5c" rw="RW" size="4">
            <bitfield caption="SQI Clock Output Delay bits" mask="0x0000000F" name="CLKOUTDLY" values="SQI1TAPCON__CLKOUTDLY"/>
            <bitfield caption="SQI Data Output Delay bits" mask="0x000000F0" name="DATAOUTDLY" values="SQI1TAPCON__DATAOUTDLY"/>
            <bitfield caption="SQI Clock Input Delay bits" mask="0x00003F00" name="SDRCLKINDLY" values="SQI1TAPCON__SDRCLKINDLY"/>
            <bitfield mask="0x000F0000" name="DDRDATINDLY"/>
            <bitfield mask="0x00F00000" name="SDRDATINDLY"/>
            <bitfield mask="0x3F000000" name="DDRCLKINDLY"/>
         </register>
         <register caption="SQI Memory Status Register" name="SQI1MEMSTAT" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STATCMD"/>
            <bitfield caption="Number of Status Bytes bits" mask="0x00030000" name="STATBYTES" values="SQI1MEMSTAT__STATBYTES"/>
            <bitfield caption="Status Command/Read Lane Mode bits" mask="0x000C0000" name="STATTYPE" values="SQI1MEMSTAT__STATTYPE"/>
            <bitfield caption="Statis Bit Position in Flash bit" mask="0x00100000" name="STATPOS" values="SQI1MEMSTAT__STATPOS"/>
         </register>
         <register caption="SQI XIP Control Register 3" name="SQI1XCON3" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="INIT1CMD1"/>
            <bitfield mask="0x0000FF00" name="INIT1CMD2"/>
            <bitfield mask="0x00FF0000" name="INIT1CMD3"/>
            <bitfield caption="Flash Initialization 1 Command Type bits" mask="0x03000000" name="INIT1TYPE" values="SQI1XCON3__INIT1TYPE"/>
            <bitfield caption="Flash Initialization 1 Command Count bits" mask="0x0C000000" name="INIT1COUNT" values="SQI1XCON3__INIT1COUNT"/>
            <bitfield caption="Flash Initialization 1 Command Status Check bit" mask="0x10000000" name="INIT1SCHECK" values="SQI1XCON3__INIT1SCHECK"/>
         </register>
         <register caption="SQI XIP Control Register 4" name="SQI1XCON4" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="INIT2CMD1"/>
            <bitfield mask="0x0000FF00" name="INIT2CMD2"/>
            <bitfield mask="0x00FF0000" name="INIT2CMD3"/>
            <bitfield caption="Flash Initialization 2 Command Type bits" mask="0x03000000" name="INIT2TYPE" values="SQI1XCON4__INIT2TYPE"/>
            <bitfield caption="Flash Initialization 2 Command Count bits" mask="0x0C000000" name="INIT2COUNT" values="SQI1XCON4__INIT2COUNT"/>
            <bitfield caption="Flash Initialization 2 Command Status Check bit" mask="0x10000000" name="INIT2SCHECK" values="SQI1XCON4__INIT2SCHECK"/>
         </register>
      </register-group>
      <value-group caption="The boot controller will send the command in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPECMD">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Quad Lane mode command is enabled" name="" value="0x2"/>
         <value caption="Dual Lane mode command is enabled" name="" value="0x1"/>
         <value caption="Single Lane mode command is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="The boot controller will send the address in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEADDR">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Quad Lane mode address is enabled" name="" value="0x2"/>
         <value caption="Dual Lane mode address is enabled" name="" value="0x1"/>
         <value caption="Single Lane mode address is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="The boot controller will send the mode in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEMODE">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Quad Lane mode is enabled" name="" value="0x2"/>
         <value caption="Dual Lane mode is enabled" name="" value="0x1"/>
         <value caption="Single Lane mode is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="The boot controller will send the dummy in Single Lange, Dual Lane, or Quad Lane" name="SQI1XCON1__TYPEDUMMY">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Quad Lane mode dummy is enabled" name="" value="0x2"/>
         <value caption="Dual Lane mode dummy is enabled" name="" value="0x1"/>
         <value caption="Single Lange mode dummy is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane." name="SQI1XCON1__TYPEDATA">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Quad Lane mode data is enabled" name="" value="0x2"/>
         <value caption="Dual Lane mode data is enabled" name="" value="0x1"/>
         <value caption="Single Lane mode data is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="" name="SQI1XCON1__ADDRBYTES">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Four address bytes" name="" value="0x4"/>
         <value caption="Three address bytes" name="" value="0x3"/>
         <value caption="Two address bytes" name="" value="0x2"/>
         <value caption="One address bytes" name="" value="0x1"/>
         <value caption="Zero address bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Dummy Bytes bits" name="SQI1XCON1__DUMMYBYTES">
         <value caption="Transmit seven dummy bytes after the address bytes" name="" value="0x7"/>
         <value caption="Transmit six dummy bytes after the address bytes" name="" value="0x6"/>
         <value caption="Transmit five dummy bytes after the address bytes" name="" value="0x5"/>
         <value caption="Transmit four dummy bytes after the address bytes" name="" value="0x4"/>
         <value caption="Transmit three dummy bytes after the address bytes" name="" value="0x3"/>
         <value caption="Transmit two dummy bytes after the address bytes" name="" value="0x2"/>
         <value caption="Transmit one dummy bytes after the address bytes" name="" value="0x1"/>
         <value caption="Transmit zero dummy bytes after the address bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI DDR Command Mode bit" name="SQI1XCON1__DDRCMD">
         <value caption="SQI command bytes are transferred in DDR mode" name="" value="0x1"/>
         <value caption="SQI command bytes are transferred in SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Address Mode bit" name="SQI1XCON1__DDRADDR">
         <value caption="SQI address bytes are transferred in DDR mode" name="" value="0x1"/>
         <value caption="SQI address bytes are transferred in SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI DDR Mode bit" name="SQI1XCON1__DDRMODE">
         <value caption="SQI mode bytes are transferred in DDR mode" name="" value="0x1"/>
         <value caption="SQI mode bytes are transferred in SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Dummy DDR Mode bit" name="SQI1XCON1__DDRDUMMY">
         <value caption="SQI dummy bytes are transferred in DDR mode" name="" value="0x1"/>
         <value caption="SQI dummy bytes are transferred in SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Data DDR Mode bit" name="SQI1XCON1__DDRDATA">
         <value caption="SQI data bytes are transferred in DDR mode" name="" value="0x1"/>
         <value caption="SQI data bytes are transferred in SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Command in SDR Mode bit" name="SQI1XCON1__SDRCMD">
         <value caption="SQI command is in SDR mode and SQI data is in DDR mode" name="" value="0x1"/>
         <value caption="SQI command is in DDR mode and SQI data is in DDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Byte Cycle Enable bits" name="SQI1XCON2__MODEBYTES">
         <value caption="Three cycles" name="" value="0x3"/>
         <value caption="Two cycles" name="" value="0x2"/>
         <value caption="One cycle" name="" value="0x1"/>
         <value caption="Zero cycles" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Select bits" name="SQI1XCON2__DEVSEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Device 1 is selected" name="" value="0x1"/>
         <value caption="Device 0 is selected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Select bits" name="SQI1CFG__MODE">
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Reserved" name="" value="0x5"/>
         <value caption="Reserved" name="" value="0x4"/>
         <value caption="XIP mode is selected (when this mode is entered, the module behaves as if executing in place (XIP),but uses the register data to control timing)" name="" value="0x3"/>
         <value caption="DMA mode is selected" name="" value="0x2"/>
         <value caption="CPU mode is selected (the module is controlled by the CPU in PIO mode. This mode is entered whenleaving Boot or XIP mode)" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Phase Select bit" name="SQI1CFG__CPHA">
         <value caption="SQICLK starts toggling at the start of the first data bit" name="" value="0x1"/>
         <value caption="SQICLK starts toggling at the middle of the first data bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SQI1CFG__CPOL">
         <value caption="Active-low SQICLK (SQICLK high is the Idle state)" name="" value="0x1"/>
         <value caption="Active-high SQICLK (SQICLK low is the Idle state)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Format Select bit" name="SQI1CFG__LSBF">
         <value caption="LSB is send or received first" name="" value="0x1"/>
         <value caption="MSB is sent or received first" name="" value="0x0"/>
      </value-group>
      <value-group caption="Burst Configuration bit" name="SQI1CFG__BURSTEN">
         <value caption="Burst is enabled" name="" value="0x1"/>
         <value caption="Burst is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Software Reset Select bit" name="SQI1CFG__RESET">
         <value caption="A reset pulse is generated" name="" value="0x1"/>
         <value caption="A reset pulse is not generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Reset bit" name="SQI1CFG__TXBUFRST">
         <value caption="A reset pulse is generated clearing the transmit buffer" name="" value="0x1"/>
         <value caption="A reset pulse is not generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Reset bit" name="SQI1CFG__RXBUFRST">
         <value caption="A reset pulse is generated clearing the receive buffer" name="" value="0x1"/>
         <value caption="A reset pulse is not generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Reset bit" name="SQI1CFG__CONBUFRST">
         <value caption="A reset pulse is generated, clearing the control buffer" name="" value="0x1"/>
         <value caption="A reset pulse is not generated" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Output Enable bits" name="SQI1CFG__DATAEN">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="SQID3-SQID0 outputs are enabled" name="" value="0x2"/>
         <value caption="SQID1 and SQID0 data outputs are enabled" name="" value="0x1"/>
         <value caption="SQID0 data output is enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Enable bit" name="SQI1CFG__SQIEN">
         <value caption="SQI module is enabled" name="" value="0x1"/>
         <value caption="SQI module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select Output Enable bits" name="SQI1CFG__CSEN">
         <value caption="Chip Select 0 and Chip Select 1 are used" name="" value="0x3"/>
         <value caption="Chip Select 1 is used (Chip Select 0 is not used)" name="" value="0x2"/>
         <value caption="Chip Select 0 is used (Chip Select 1 is not used)" name="" value="0x1"/>
         <value caption="Chip Select 0 and Chip Select 1 are not used" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Device Select bits" name="SQI1CON__DEVSEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Select Device 1" name="" value="0x1"/>
         <value caption="Select Device 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Chip Select Assert bit" name="SQI1CON__DASSERT">
         <value caption="Chip Select is deasserted after transmission or reception of the specified number of bytes" name="" value="0x1"/>
         <value caption="Chip Select is not deasserted after transmission or reception of the specified number of bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="Double Data Rate Mode bit" name="SQI1CON__DDRMODE">
         <value caption="Set the SQI transfers to DDR mode" name="" value="0x1"/>
         <value caption="Set the SQI transfers to SDR mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Status Check bit" name="SQI1CON__SCHECK">
         <value caption="Check the status of the Flash" name="" value="0x1"/>
         <value caption="Do not check the status of the Flash" name="" value="0x0"/>
      </value-group>
      <value-group caption="Tsqi Clock Enable Select bit" name="SQI1CLKCON__EN">
         <value caption="Enable the SQI clock (Tsqi)" name="" value="0x1"/>
         <value caption="Disable the SQI clock (Tsqi)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Tsqi Clock Stable Select bit" name="SQI1CLKCON__STABLE">
         <value caption="Tsqi clock is stable" name="" value="0x1"/>
         <value caption="Tsqi clock is not stable" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Clock Tsqi Frequency Select bits" name="SQI1CLKCON__CLKDIV">
         <value caption="Base Clock Tbc is divided by 2048" name="" value="0x200"/>
         <value caption="Base Clock Tbc is divided by 1024" name="" value="0x100"/>
         <value caption="Base Clock Tbc is divided by 512" name="" value="0x80"/>
         <value caption="Base Clock Tbc is divided by 256" name="" value="0x40"/>
         <value caption="Base Clock Tbc is divided by 128" name="" value="0x20"/>
         <value caption="Base Clock Tbc is divided by 64" name="" value="0x10"/>
         <value caption="Base Clock Tbc is divided by 32" name="" value="0x8"/>
         <value caption="Base Clock Tbc is divided by 16" name="" value="0x4"/>
         <value caption="Base Clock Tbc is divided by 8" name="" value="0x2"/>
         <value caption="Base clock Tbc is divided by 4" name="" value="0x1"/>
         <value caption="Base clock Tbc is divided by 2" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Enable bit" name="SQI1INTEN__TXEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Enable bit" name="SQI1INTEN__TXFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__TXTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Enabled bit" name="SQI1INTEN__RXEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Enable bit" name="SQI1INTEN__RXFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__RXTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Enable bit" name="SQI1INTEN__CONFULLIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Enabled bit" name="SQI1INTEN__CONEMPTYIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Enable bit" name="SQI1INTEN__CONTHRIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Enable bit" name="SQI1INTEN__BDDONEIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Packet Complete Interrupt Enable bit" name="SQI1INTEN__PKTCOMPIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Enable bit" name="SQI1INTEN__DMAEIE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__TXEMPTYIF">
         <value caption="The transmit buffer is empty" name="" value="0x1"/>
         <value caption="The transmit buffer has content" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Status bit" name="SQI1INTSTAT__TXFULLIF">
         <value caption="The transmit buffer is full" name="" value="0x1"/>
         <value caption="The transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__TXTHRIF">
         <value caption="Transmit buffer has more than TXINTTHR words of space available" name="" value="0x1"/>
         <value caption="Transmit buffer has less than TXINTTHR words of space available" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__RXEMPTYIF">
         <value caption="Receive buffer is empty" name="" value="0x1"/>
         <value caption="Receive buffer is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Status bit" name="SQI1INTSTAT__RXFULLIF">
         <value caption="Receive buffer is full" name="" value="0x1"/>
         <value caption="Receive buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__RXTHRIF">
         <value caption="Receive buffer has RXINTTHR or more words of space available" name="" value="0x1"/>
         <value caption="Receive buffer has less than RXINTTHR words of space available" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Status bit" name="SQI1INTSTAT__CONFULLIF">
         <value caption="Control buffer is full" name="" value="0x1"/>
         <value caption="Control buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Status bit" name="SQI1INTSTAT__CONEMPTYIF">
         <value caption="Control buffer is empty" name="" value="0x1"/>
         <value caption="Control buffer is not empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Status bit" name="SQI1INTSTAT__CONTHRIF">
         <value caption="The control buffer has THRES or more words of space available" name="" value="0x1"/>
         <value caption="The control buffer has less than THRES words of space available" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Status bit" name="SQI1INTSTAT__BDDONEIF">
         <value caption="DMA BD process is done" name="" value="0x1"/>
         <value caption="DMA BD process is in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Packet Complete Interrupt Status bit" name="SQI1INTSTAT__PKTCOMPIF">
         <value caption="DMA BD packet is complete" name="" value="0x1"/>
         <value caption="DMA BD packet is in progress" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Flag bit" name="SQI1INTSTAT__DMAEIF">
         <value caption="DMA bus error has occurred" name="" value="0x1"/>
         <value caption="DMA bus error has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Overflow Status bit" name="SQI1STAT2__TXOV">
         <value caption="Transmit Buffer overflow has occurred" name="" value="0x1"/>
         <value caption="Transmit Buffer overflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Underflow Status bit" name="SQI1STAT2__RXUN">
         <value caption="Receive Buffer Underflow has occurred" name="" value="0x1"/>
         <value caption="Receive Buffer Underflow has not occurred" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQID0 Status bit" name="SQI1STAT2__SQID0">
         <value caption="Data is present on SQID0" name="" value="0x1"/>
         <value caption="Data is not present on SQID0" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQID1 Status bit" name="SQI1STAT2__SQID1">
         <value caption="Data is present on SQID1" name="" value="0x1"/>
         <value caption="Data is not present on SQID1" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQID2 Status bit" name="SQI1STAT2__SQID2">
         <value caption="Data is present on SQID2" name="" value="0x1"/>
         <value caption="Data is not present on SQID2" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQID3 Status bit" name="SQI1STAT2__SQID3">
         <value caption="Data is present on SQID3" name="" value="0x1"/>
         <value caption="Data is not present on SQID3" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control IFO Space Available bits" name="SQI1STAT2__CONAVAIL">
         <value caption="32 bytes are available" name="" value="0x1f"/>
         <value caption="31 bytes are available" name="" value="0x1e"/>
         <value caption="1 byte is available" name="" value="0x1"/>
         <value caption="No bytes are available" name="" value="0x0"/>
      </value-group>
      <value-group caption="Current Command Status bits" name="SQI1STAT2__CMDSTAT">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Receive" name="" value="0x2"/>
         <value caption="Transmit" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Enable bit" name="SQI1BDCON__DMAEN">
         <value caption="DMA is enabled" name="" value="0x1"/>
         <value caption="DMA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Descriptor Poll Enable bit" name="SQI1BDCON__POLLEN">
         <value caption="BDP poll enabled" name="" value="0x1"/>
         <value caption="BDP poll is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Buffer Descriptor Processor Start bit" name="SQI1BDCON__START">
         <value caption="Start the buffer descriptor processor" name="" value="0x1"/>
         <value caption="Disable the buffer descriptor processor" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Active Status bit" name="SQI1BDSTAT__DMAACTV">
         <value caption="Buffer Descriptor Processor is active" name="" value="0x1"/>
         <value caption="Buffer Descriptor Processor is idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor Start Status bit" name="SQI1BDSTAT__DMASTART">
         <value caption="DMA has started" name="" value="0x1"/>
         <value caption="DMA has not started" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Processor State Status bits" name="SQI1BDSTAT__BDSTATE">
         <value caption="Reserved" name="" value="0x8"/>
         <value caption="Reserved" name="" value="0x7"/>
         <value caption="Reserved" name="" value="0x6"/>
         <value caption="Fetched buffer descriptor is disabled" name="" value="0x5"/>
         <value caption="Descriptor is done" name="" value="0x4"/>
         <value caption="Data phase" name="" value="0x3"/>
         <value caption="Buffer descriptor is loading" name="" value="0x2"/>
         <value caption="Descriptor fetch request is pending" name="" value="0x1"/>
         <value caption="Idle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__TXTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__RXTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Full Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONFULLISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Empty Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONEMPTYISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Control Buffer Threshold Interrupt Signal Enable bit" name="SQI1INTSIGEN__CONTHRISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Done Interrupt Signal Enable bit" name="SQI1INTSIGEN__BDDONEISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Buffer Descriptor Packet Complete Interrupt Signal Enable bit" name="SQI1INTSIGEN__PKTCOMPISE">
         <value caption="Interrupt is enabled" name="" value="0x1"/>
         <value caption="Interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Bus Error Interrupt Signal Enable bit" name="SQI1INTSIGEN__DMAEISE">
         <value caption="Interrupt signal is enabled" name="" value="0x1"/>
         <value caption="Interrupt signal is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Clock Output Delay bits" name="SQI1TAPCON__CLKOUTDLY">
         <value caption="16 taps added on clock output" name="" value="0xf"/>
         <value caption="15 taps added on clock output" name="" value="0xe"/>
         <value caption="2 taps added on clock output" name="" value="0x1"/>
         <value caption="1 tap added on clock output" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Data Output Delay bits" name="SQI1TAPCON__DATAOUTDLY">
         <value caption="16 taps added on clock output" name="" value="0xf"/>
         <value caption="15 taps added on clock output" name="" value="0xe"/>
         <value caption="2 taps added on clock output" name="" value="0x1"/>
         <value caption="1 tap added on clock output" name="" value="0x0"/>
      </value-group>
      <value-group caption="SQI Clock Input Delay bits" name="SQI1TAPCON__SDRCLKINDLY">
         <value caption="64 taps added on clock input" name="" value="0x3f"/>
         <value caption="63 taps added on clock input" name="" value="0x3e"/>
         <value caption="2 taps added on clock input" name="" value="0x1"/>
         <value caption="1 tap added on clock input" name="" value="0x0"/>
      </value-group>
      <value-group caption="Number of Status Bytes bits" name="SQI1MEMSTAT__STATBYTES">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Status command/read is 2 bytes long" name="" value="0x2"/>
         <value caption="Status command/read is 1 byte long" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Status Command/Read Lane Mode bits" name="SQI1MEMSTAT__STATTYPE">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Status command and read are executed in Quad Lane mode" name="" value="0x2"/>
         <value caption="Status command and read are executed in Dual Lane mode" name="" value="0x1"/>
         <value caption="Status command and read are executed in Single Lane mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Statis Bit Position in Flash bit" name="SQI1MEMSTAT__STATPOS">
         <value caption="BUSY bit position is bit 7 in status register" name="" value="0x1"/>
         <value caption="BUSY bit position is bit 0 in status register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 1 Command Type bits" name="SQI1XCON3__INIT1TYPE">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="INIT1 commands are sent in Quad Lane mode" name="" value="0x2"/>
         <value caption="INIT1 commands are sent in Dual Lane mode" name="" value="0x1"/>
         <value caption="INIT1 commadns are sent in Single Lane mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 1 Command Count bits" name="SQI1XCON3__INIT1COUNT">
         <value caption="INIT1CMD3, INIT1CMD2, and INIT1CMD3 are sent." name="" value="0x3"/>
         <value caption="INIT1CMD1 and INIT1CMD2 are sent, but INIT1CMD3 is still pending." name="" value="0x2"/>
         <value caption="INIT1CMD1 is sent, but INIT1CMD2 and INIT1CMD3 are still pending." name="" value="0x1"/>
         <value caption="No commands are sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 1 Command Status Check bit" name="SQI1XCON3__INIT1SCHECK">
         <value caption="Check the status after executing the INIT1 command" name="" value="0x1"/>
         <value caption="Do not check the status" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 2 Command Type bits" name="SQI1XCON4__INIT2TYPE">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="INIT2 commands are sent in Quad Lane mode" name="" value="0x2"/>
         <value caption="INIT2 commands are sent in Dual Lane mode" name="" value="0x1"/>
         <value caption="INIT2 commands are sent in Single Lane mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 2 Command Count bits" name="SQI1XCON4__INIT2COUNT">
         <value caption="INIT2CMD1, INIT2CMD2, and INIT2CMD3 are sent" name="" value="0x3"/>
         <value caption="INIT2CMD1 and INIT2CMD2 are sent, but INIT2CMD3 is still pending" name="" value="0x2"/>
         <value caption="INIT2CMD1 is sent, but INIT2CMD2 and INIT2CMD3 are still pending" name="" value="0x1"/>
         <value caption="No commands are sent" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flash Initialization 2 Command Status Check bit" name="SQI1XCON4__INIT2SCHECK">
         <value caption="Check the status after executing the INIT2 command" name="" value="0x1"/>
         <value caption="Do not check the status" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00687" name="TMR1" version="1">
      <register-group name="TMR1">
         <register caption="TYPE A TIMER CONTROL REGISTER" name="T1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T1CON__TCS"/>
            <bitfield caption="Timer External Clock Input Synchronization Selection bit" mask="0x00000004" name="TSYNC" values="T1CON__TSYNC"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000030" name="TCKPS" values="T1CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T1CON__TGATE"/>
            <bitfield caption="Asynchronous Timer Write in Progress bit" mask="0x00000800" name="TWIP" values="T1CON__TWIP"/>
            <bitfield caption="Asynchronous Timer Write Disable bit" mask="0x00001000" name="TWDIS" values="T1CON__TWDIS"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T1CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T1CON__ON"/>
         </register>
         <register caption="Timer Count Register Bits" name="TMR1" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR1"/>
         </register>
         <register caption="Period Register Bits" name="PR1" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR1"/>
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T1CON__TCS">
         <value caption="External clock from T1CKI pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer External Clock Input Synchronization Selection bit" name="T1CON__TSYNC">
         <value caption="(When TCS is 1) External clock input is synchronized / (When TCS is 0) bit is ignored" name="" value="0x1"/>
         <value caption="(When TCS is 1) External clock input is not synchronized / (When TCS is 0) bit is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T1CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x3"/>
         <value caption="1:64 prescale value" name="" value="0x2"/>
         <value caption="1:8 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T1CON__TGATE">
         <value caption="(When TCS is 0) Gated time accumulation is enabled / (When TCS is 1) bit is ignored" name="" value="0x1"/>
         <value caption="(When TCS is 0) Gated time accumulation is disabled / (When TCS is 1) bit is ignored" name="" value="0x0"/>
      </value-group>
      <value-group caption="Asynchronous Timer Write in Progress bit" name="T1CON__TWIP">
         <value caption="(In Asynchronous Timer mode) Asynchronous write to TMR1 register in progress / (in synchronous mode) read as 0" name="" value="0x1"/>
         <value caption="(In Asynchronous Timer mode) Asynchronous write to TMR1 register complete / (in synchronous mode) read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Asynchronous Timer Write Disable bit" name="T1CON__TWDIS">
         <value caption="Writes to TMR1 are ignored until pending write operation completes" name="" value="0x1"/>
         <value caption="Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T1CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T1CON__ON">
         <value caption="Timer is enabled" name="" value="0x1"/>
         <value caption="Timer is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00745" name="TMR" version="1">
      <register-group name="TMR">
         <register caption="Type B Timer Control Register" name="T2CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T2CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T2CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T2CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T2CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T2CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T2CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T3CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T3CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T3CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T3CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T3CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T3CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T3CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T4CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T4CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T4CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T4CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T4CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T4CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T4CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T5CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T5CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T5CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T5CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T5CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T5CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T5CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T6CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T6CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T6CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T6CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T6CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T6CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T6CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T7CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T7CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T7CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T7CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T7CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T7CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T7CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T8CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T8CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T8CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T8CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T8CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T8CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T8CON__ON"/>
         </register>
         <register caption="Type B Timer Control Register" name="T9CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T9CON__TCS"/>
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T9CON__T32"/>
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T9CON__TCKPS"/>
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T9CON__TGATE"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T9CON__SIDL"/>
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T9CON__ON"/>
         </register>
         <register caption="Timer Count Register Bits" name="TMR2" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR2"/>
         </register>
         <register caption="" name="TMR3" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR3"/>
         </register>
         <register caption="" name="TMR4" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR4"/>
         </register>
         <register caption="" name="TMR5" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR5"/>
         </register>
         <register caption="" name="TMR6" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR6"/>
         </register>
         <register caption="" name="TMR7" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR7"/>
         </register>
         <register caption="" name="TMR8" offset="0xc10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR8"/>
         </register>
         <register caption="" name="TMR9" offset="0xe10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR9"/>
         </register>
         <register caption="Period Register Bits" name="PR2" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR2"/>
         </register>
         <register caption="" name="PR3" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR3"/>
         </register>
         <register caption="" name="PR4" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR4"/>
         </register>
         <register caption="" name="PR5" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR5"/>
         </register>
         <register caption="" name="PR6" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR6"/>
         </register>
         <register caption="" name="PR7" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR7"/>
         </register>
         <register caption="" name="PR8" offset="0xc20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR8"/>
         </register>
         <register caption="" name="PR9" offset="0xe20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR9"/>
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T2CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T2CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T2CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T2CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T2CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T2CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T3CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T3CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T3CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T3CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T3CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T3CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T4CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T4CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T4CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T4CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T4CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T4CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T5CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T5CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T5CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T5CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T5CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T5CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T6CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T6CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T6CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T6CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T6CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T6CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T7CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T7CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T7CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T7CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T7CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T7CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T8CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T8CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T8CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T8CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T8CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T8CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T9CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1"/>
         <value caption="Internal peripheral clock" name="" value="0x0"/>
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T9CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1"/>
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T9CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7"/>
         <value caption="1:64 prescale value" name="" value="0x6"/>
         <value caption="1:32 prescale value" name="" value="0x5"/>
         <value caption="1:16 prescale value" name="" value="0x4"/>
         <value caption="1:8 prescale value" name="" value="0x3"/>
         <value caption="1:4 prescale value" name="" value="0x2"/>
         <value caption="1:2 prescale value" name="" value="0x1"/>
         <value caption="1:1 prescale value" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T9CON__TGATE">
         <value caption="(When TCS is 1): Gated time accumulation is enabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x1"/>
         <value caption="(When TCS is 0): Gated time accumulation is disabled / (When TCS=0): bit is ignored and read as 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T9CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation even in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Timer On bit" name="T9CON__ON">
         <value caption="Module is enabled" name="" value="0x1"/>
         <value caption="Module is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00734" name="UART" version="1">
      <register-group name="UART">
         <register caption="UARTx Mode Register" name="U1MODE" offset="0x0" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U1MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U1MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U1MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U1MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U1MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U1MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U1MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U1MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U1MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U1MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U1MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U1MODE__ON"/>
         </register>
         <register caption="UARTx Mode Register" name="U2MODE" offset="0x200" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U2MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U2MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U2MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U2MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U2MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U2MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U2MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U2MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U2MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U2MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U2MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U2MODE__ON"/>
         </register>
         <register caption="UARTx Mode Register" name="U3MODE" offset="0x400" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U3MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U3MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U3MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U3MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U3MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U3MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U3MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U3MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U3MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U3MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U3MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U3MODE__ON"/>
         </register>
         <register caption="UARTx Mode Register" name="U4MODE" offset="0x600" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U4MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U4MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U4MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U4MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U4MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U4MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U4MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U4MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U4MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U4MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U4MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U4MODE__ON"/>
         </register>
         <register caption="UARTx Mode Register" name="U5MODE" offset="0x800" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U5MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U5MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U5MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U5MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U5MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U5MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U5MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U5MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U5MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U5MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U5MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U5MODE__ON"/>
         </register>
         <register caption="UARTx Mode Register" name="U6MODE" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U6MODE__STSEL"/>
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U6MODE__PDSEL"/>
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U6MODE__BRGH"/>
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U6MODE__RXINV"/>
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U6MODE__ABAUD"/>
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U6MODE__LPBACK"/>
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U6MODE__WAKE"/>
            <bitfield caption="UARTx Enable bits" mask="0x00000300" name="UEN" values="U6MODE__UEN"/>
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U6MODE__RTSMD"/>
            <bitfield caption="IrDA Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U6MODE__IREN"/>
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U6MODE__SIDL"/>
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U6MODE__ON"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U1STA" offset="0x10" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit" mask="0x00000001" name="URXDA" values="U1STA__URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U1STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U1STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U1STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U1STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U1STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U1STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U1STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U1STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U1STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U1STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U1STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U1STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U1STA__ADM_EN"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U2STA" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000001" name="URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U2STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U2STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U2STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U2STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U2STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U2STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U2STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U2STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U2STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U2STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U2STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U2STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U2STA__ADM_EN"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U3STA" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000001" name="URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U3STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U3STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U3STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U3STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U3STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U3STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U3STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U3STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U3STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U3STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U3STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U3STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U3STA__ADM_EN"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U4STA" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x00000001" name="URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U4STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U4STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U4STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U4STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U4STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U4STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U4STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U4STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U4STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U4STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U4STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U4STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U4STA__ADM_EN"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U5STA" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x00000001" name="URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U5STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U5STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U5STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U5STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U5STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U5STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U5STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U5STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U5STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U5STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U5STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U5STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U5STA__ADM_EN"/>
         </register>
         <register caption="UARTx Status and Control Register" name="U6STA" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="URXDA"/>
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U6STA__OERR"/>
            <bitfield caption="Framing Error Status bit" mask="0x00000004" name="FERR" values="U6STA__FERR"/>
            <bitfield caption="Parity Error Status bit" mask="0x00000008" name="PERR" values="U6STA__PERR"/>
            <bitfield caption="Receiver Idle bit" mask="0x00000010" name="RIDLE" values="U6STA__RIDLE"/>
            <bitfield caption="Address Character Detect bit" mask="0x00000020" name="ADDEN" values="U6STA__ADDEN"/>
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U6STA__URXISEL"/>
            <bitfield mask="0x00000100" name="TRMT"/>
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000200" name="UTXBF" values="U6STA__UTXBF"/>
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U6STA__UTXEN"/>
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U6STA__UTXBRK"/>
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U6STA__URXEN"/>
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U6STA__UTXINV"/>
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U6STA__UTXISEL"/>
            <bitfield mask="0x00FF0000" name="ADDR"/>
            <bitfield caption="Automatic Address Detect Mode Enable bit" mask="0x01000000" name="ADM_EN" values="U6STA__ADM_EN"/>
         </register>
         <register caption="" name="U1TXREG" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U1TXREG"/>
         </register>
         <register caption="" name="U2TXREG" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U2TXREG"/>
         </register>
         <register caption="" name="U3TXREG" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U3TXREG"/>
         </register>
         <register caption="" name="U4TXREG" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U4TXREG"/>
         </register>
         <register caption="" name="U5TXREG" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U5TXREG"/>
         </register>
         <register caption="" name="U6TXREG" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U6TXREG"/>
         </register>
         <register caption="" name="U1RXREG" offset="0x30" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U1RXREG"/>
         </register>
         <register caption="" name="U2RXREG" offset="0x230" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U2RXREG"/>
         </register>
         <register caption="" name="U3RXREG" offset="0x430" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U3RXREG"/>
         </register>
         <register caption="" name="U4RXREG" offset="0x630" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U4RXREG"/>
         </register>
         <register caption="" name="U5RXREG" offset="0x830" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U5RXREG"/>
         </register>
         <register caption="" name="U6RXREG" offset="0xa30" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U6RXREG"/>
         </register>
         <register caption="" name="U1BRG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
         <register caption="" name="U2BRG" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
         <register caption="" name="U3BRG" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
         <register caption="" name="U4BRG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
         <register caption="" name="U5BRG" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
         <register caption="" name="U6BRG" offset="0xa40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="BRG"/>
         </register>
      </register-group>
      <value-group caption="Stop Selection bit" name="U1MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U1MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3"/>
         <value caption="8-bit data, odd parity" name="" value="0x2"/>
         <value caption="8-bit data, even parity" name="" value="0x1"/>
         <value caption="8-bit data, no parity" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U1MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U1MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U1MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U1MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U1MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U1MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U1MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U1MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U1MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U1MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Selection bit" name="U2MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U2MODE__PDSEL">
         <value caption="9-bit data" name="" value="0x3"/>
         <value caption="8-bit data" name="" value="0x2"/>
         <value caption="8-bit data" name="" value="0x1"/>
         <value caption="8-bit data" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U2MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U2MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U2MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U2MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U2MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U2MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U2MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U2MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U2MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U2MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Selection bit" name="U3MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U3MODE__PDSEL">
         <value caption="9-bit data" name="" value="0x3"/>
         <value caption="8-bit data" name="" value="0x2"/>
         <value caption="8-bit data" name="" value="0x1"/>
         <value caption="8-bit data" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U3MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U3MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U3MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U3MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U3MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U3MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U3MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U3MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U3MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U3MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Selection bit" name="U4MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U4MODE__PDSEL">
         <value caption="9-bit data" name="" value="0x3"/>
         <value caption="8-bit data" name="" value="0x2"/>
         <value caption="8-bit data" name="" value="0x1"/>
         <value caption="8-bit data" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U4MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U4MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U4MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U4MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U4MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U4MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U4MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U4MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U4MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U4MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Selection bit" name="U5MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U5MODE__PDSEL">
         <value caption="9-bit data" name="" value="0x3"/>
         <value caption="8-bit data" name="" value="0x2"/>
         <value caption="8-bit data" name="" value="0x1"/>
         <value caption="8-bit data" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U5MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U5MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U5MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U5MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U5MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U5MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U5MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U5MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U5MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U5MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop Selection bit" name="U6MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1"/>
         <value caption="1 Stop bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U6MODE__PDSEL">
         <value caption="9-bit data" name="" value="0x3"/>
         <value caption="8-bit data" name="" value="0x2"/>
         <value caption="8-bit data" name="" value="0x1"/>
         <value caption="8-bit data" name="" value="0x0"/>
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U6MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1"/>
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U6MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1"/>
         <value caption="UxRX Idle state is 1" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U6MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1"/>
         <value caption="Baud rate measurement is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U6MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1"/>
         <value caption="Loopback mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U6MODE__WAKE">
         <value caption="Wake-up is enabled" name="" value="0x1"/>
         <value caption="Wake-up is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bits" name="U6MODE__UEN">
         <value caption="UxTX" name="" value="0x3"/>
         <value caption="UxTX" name="" value="0x2"/>
         <value caption="UxTX" name="" value="0x1"/>
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0"/>
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U6MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1"/>
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="IrDA Encoder and Decoder Enable bit" name="U6MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1"/>
         <value caption="IrDA is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U6MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1"/>
         <value caption="Continue operation in Idle mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="UARTx Enable bit" name="U6MODE__ON">
         <value caption="UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1"/>
         <value caption="UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Data Available bit" name="U1STA__URXDA">
         <value caption="Receive buffer has data, at least one more character can be read" name="" value="0x1"/>
         <value caption="Receive buffer is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U1STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U1STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U1STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U1STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U1STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U1STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U1STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U1STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U1STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U1STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U1STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U1STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U1STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U2STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U2STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U2STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U2STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U2STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U2STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U2STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U2STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U2STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U2STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U2STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U2STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U2STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U3STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U3STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U3STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U3STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U3STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U3STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U3STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U3STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U3STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U3STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U3STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U3STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U3STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U4STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U4STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U4STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U4STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U4STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U4STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U4STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U4STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U4STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U4STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U4STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U4STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U4STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U5STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U5STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U5STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U5STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U5STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U5STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U5STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U5STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U5STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U5STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U5STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U5STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U5STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U6STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1"/>
         <value caption="Receive buffer has not overflowed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Framing Error Status bit" name="U6STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1"/>
         <value caption="Framing error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Parity Error Status bit" name="U6STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1"/>
         <value caption="Parity error has not been detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Idle bit" name="U6STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1"/>
         <value caption="Data is being received" name="" value="0x0"/>
      </value-group>
      <value-group caption="Address Character Detect bit" name="U6STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1"/>
         <value caption="Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U6STA__URXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1"/>
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="U6STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1"/>
         <value caption="Transmit buffer is not full" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Enable bit" name="U6STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Break bit" name="U6STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1"/>
         <value caption="Break transmission is disabled or completed" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receiver Enable bit" name="U6STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1"/>
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U6STA__UTXINV">
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x1"/>
         <value caption="(If IrDA mode is disabled (i.e." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U6STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2"/>
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1"/>
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Address Detect Mode Enable bit" name="U6STA__ADM_EN">
         <value caption="Automatic Address Detect mode is enabled" name="" value="0x1"/>
         <value caption="Automatic Address Detect mode is disabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="00124" name="USB" version="1">
      <register-group name="USB">
         <register caption="USB Control Status Register 0" name="USBCSR0" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="FUNC"/>
            <bitfield caption="Suspend Mode Enable bit" mask="0x00000100" name="SUSPEN" values="USBCSR0__SUSPEN"/>
            <bitfield caption="Suspend Mode status bit" mask="0x00000200" name="SUSPMODE" values="USBCSR0__SUSPMODE"/>
            <bitfield caption="Resume from Suspend control bit" mask="0x00000400" name="RESUME" values="USBCSR0__RESUME"/>
            <bitfield caption="Module Reset Status bit" mask="0x00000800" name="RESET" values="USBCSR0__RESET"/>
            <bitfield caption="Hi-Speed Mode Status bit" mask="0x00001000" name="HSMODE" values="USBCSR0__HSMODE"/>
            <bitfield caption="Hi-Speed Enable bit" mask="0x00002000" name="HSEN" values="USBCSR0__HSEN"/>
            <bitfield caption="Soft Connect/Disconnect Feature Selection bit" mask="0x00004000" name="SOFTCONN" values="USBCSR0__SOFTCONN"/>
            <bitfield caption="ISO Update bit (" mask="0x00008000" name="ISOUPD" values="USBCSR0__ISOUPD"/>
            <bitfield caption="Endpoint 0 Interrupt bit" mask="0x00010000" name="EP0IF" values="USBCSR0__EP0IF"/>
            <bitfield caption="Endpoint 1 TX Interrupt Flag bit" mask="0x00020000" name="EP1TXIF" values="USBCSR0__EP1TXIF"/>
            <bitfield caption="Endpoint 2 TX Interrupt Flag bit" mask="0x00040000" name="EP2TXIF" values="USBCSR0__EP2TXIF"/>
            <bitfield caption="Endpoint 3 TX Interrupt Flag bit" mask="0x00080000" name="EP3TXIF" values="USBCSR0__EP3TXIF"/>
            <bitfield caption="Endpoint 4 TX Interrupt Flag bit" mask="0x00100000" name="EP4TXIF" values="USBCSR0__EP4TXIF"/>
            <bitfield caption="Endpoint 5 TX Interrupt Flag bit" mask="0x00200000" name="EP5TXIF" values="USBCSR0__EP5TXIF"/>
            <bitfield caption="Endpoint 6 TX Interrupt Flag bit" mask="0x00400000" name="EP6TXIF" values="USBCSR0__EP6TXIF"/>
            <bitfield caption="Endpoint 7 TX Interrupt Flag bit" mask="0x00800000" name="EP7TXIF" values="USBCSR0__EP7TXIF"/>
         </register>
         <register caption="USB Control Status Register 1" name="USBCSR1" offset="0x4" rw="RW" size="4">
            <bitfield caption="Endpoint 1 RX Interrupt bit" mask="0x00000002" name="EP1RXIF" values="USBCSR1__EP1RXIF"/>
            <bitfield caption="Endpoint 2 RX Interrupt bit" mask="0x00000004" name="EP2RXIF" values="USBCSR1__EP2RXIF"/>
            <bitfield caption="Endpoint 3 RX Interrupt bit" mask="0x00000008" name="EP3RXIF" values="USBCSR1__EP3RXIF"/>
            <bitfield caption="Endpoint 4 RX Interrupt bit" mask="0x00000010" name="EP4RXIF" values="USBCSR1__EP4RXIF"/>
            <bitfield caption="Endpoint 5 RX Interrupt bit" mask="0x00000020" name="EP5RXIF" values="USBCSR1__EP5RXIF"/>
            <bitfield caption="Endpoint 6 RX Interrupt bit" mask="0x00000040" name="EP6RXIF" values="USBCSR1__EP6RXIF"/>
            <bitfield caption="Endpoint 7 RX Interrupt bit" mask="0x00000080" name="EP7RXIF" values="USBCSR1__EP7RXIF"/>
            <bitfield caption="Endpoint 0 Interrupt Enable bit" mask="0x00010000" name="EP0IE" values="USBCSR1__EP0IE"/>
            <bitfield caption="Endpoint 1 Transmit Interrupt Enable bits" mask="0x00020000" name="EP1TXIE" values="USBCSR1__EP1TXIE"/>
            <bitfield caption="Endpoint 2 Transmit Interrupt Enable bits" mask="0x00040000" name="EP2TXIE" values="USBCSR1__EP2TXIE"/>
            <bitfield caption="Endpoint 3 Transmit Interrupt Enable bits" mask="0x00080000" name="EP3TXIE" values="USBCSR1__EP3TXIE"/>
            <bitfield caption="Endpoint 4 Transmit Interrupt Enable bits" mask="0x00100000" name="EP4TXIE" values="USBCSR1__EP4TXIE"/>
            <bitfield caption="Endpoint 5 Transmit Interrupt Enable bits" mask="0x00200000" name="EP5TXIE" values="USBCSR1__EP5TXIE"/>
            <bitfield caption="Endpoint 6 Transmit Interrupt Enable bits" mask="0x00400000" name="EP6TXIE" values="USBCSR1__EP6TXIE"/>
            <bitfield caption="Endpoint 7 Transmit Interrupt Enable bits" mask="0x00800000" name="EP7TXIE" values="USBCSR1__EP7TXIE"/>
         </register>
         <register caption="USB Control Status Register 2" name="USBCSR2" offset="0x8" rw="RW" size="4">
            <bitfield caption="Endpoint 1 Receive Interrupt Enable bit" mask="0x00000002" name="EP1RXIE" values="USBCSR2__EP1RXIE"/>
            <bitfield caption="Endpoint 2 Receive Interrupt Enable bit" mask="0x00000004" name="EP2RXIE" values="USBCSR2__EP2RXIE"/>
            <bitfield caption="Endpoint 3 Receive Interrupt Enable bit" mask="0x00000008" name="EP3RXIE" values="USBCSR2__EP3RXIE"/>
            <bitfield caption="Endpoint 4 Receive Interrupt Enable bit" mask="0x00000010" name="EP4RXIE" values="USBCSR2__EP4RXIE"/>
            <bitfield caption="Endpoint 5 Receive Interrupt Enable bit" mask="0x00000020" name="EP5RXIE" values="USBCSR2__EP5RXIE"/>
            <bitfield caption="Endpoint 6 Receive Interrupt Enable bit" mask="0x00000040" name="EP6RXIE" values="USBCSR2__EP6RXIE"/>
            <bitfield caption="Endpoint 7 Receive Interrupt Enable bit" mask="0x00000080" name="EP7RXIE" values="USBCSR2__EP7RXIE"/>
            <bitfield caption="Suspend Interrupt bit" mask="0x00010000" name="SUSPIF" values="USBCSR2__SUSPIF"/>
            <bitfield caption="Resume Interrupt bit" mask="0x00020000" name="RESUMEIF" values="USBCSR2__RESUMEIF"/>
            <bitfield caption="Reset/Babble Interrupt bit" mask="0x00040000" name="RESETIF" values="USBCSR2__RESETIF"/>
            <bitfield caption="Start of Frame Interrupt bit" mask="0x00080000" name="SOFIF" values="USBCSR2__SOFIF"/>
            <bitfield caption="Device Connection Interrupt bit" mask="0x00100000" name="CONNIF" values="USBCSR2__CONNIF"/>
            <bitfield caption="Device Disconnect Interrupt bit" mask="0x00200000" name="DISCONIF" values="USBCSR2__DISCONIF"/>
            <bitfield caption="Session Request Interrupt bit" mask="0x00400000" name="SESSRQIF" values="USBCSR2__SESSRQIF"/>
            <bitfield caption="Vbus Error Interrupt bit" mask="0x00800000" name="VBUSERRIF" values="USBCSR2__VBUSERRIF"/>
            <bitfield caption="Suspend Interrupt Enable bit" mask="0x01000000" name="SUSPIE" values="USBCSR2__SUSPIE"/>
            <bitfield caption="Resume Interrupt Enable bit" mask="0x02000000" name="RESUMEIE" values="USBCSR2__RESUMEIE"/>
            <bitfield caption="Reset/Babble Interrupt Enable bit" mask="0x04000000" name="RESETIE" values="USBCSR2__RESETIE"/>
            <bitfield caption="Start of Frame Interrupt Enable bit" mask="0x08000000" name="SOFIE" values="USBCSR2__SOFIE"/>
            <bitfield caption="Device Connection Interrupt Enable bit" mask="0x10000000" name="CONNIE" values="USBCSR2__CONNIE"/>
            <bitfield caption="Device Disconnect Interrupt Enable bit" mask="0x20000000" name="DISCONIE" values="USBCSR2__DISCONIE"/>
            <bitfield caption="Session Request Interrupt Enable bit" mask="0x40000000" name="SESSRQIE" values="USBCSR2__SESSRQIE"/>
            <bitfield caption="Vbus Error Interrupt Enable bit" mask="0x80000000" name="VBUSERRIE" values="USBCSR2__VBUSERRIE"/>
         </register>
         <register caption="USB Control Status Register 3" name="USBCSR3" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RFRMNUM"/>
            <bitfield caption="Endpoint Registers Select bits" mask="0x000F0000" name="ENDPOINT" values="USBCSR3__ENDPOINT"/>
            <bitfield caption="Test_SE0_NAK Test Mode Select bit" mask="0x01000000" name="NAK" values="USBCSR3__NAK"/>
            <bitfield caption="Test_J Test Mode Select bit" mask="0x02000000" name="TESTJ" values="USBCSR3__TESTJ"/>
            <bitfield caption="Test_K Test Mode Select bit" mask="0x04000000" name="TESTK" values="USBCSR3__TESTK"/>
            <bitfield caption="Test_Packet Test Mode Select bit" mask="0x08000000" name="PACKET" values="USBCSR3__PACKET"/>
            <bitfield caption="Test mode Force Hi-Speed Mode Select bit" mask="0x10000000" name="FORCEHS" values="USBCSR3__FORCEHS"/>
            <bitfield caption="Test mode Force Full-Speed Mode Select bit" mask="0x20000000" name="FORCEFS" values="USBCSR3__FORCEFS"/>
            <bitfield caption="Test Mode Endpoint 0 FIFO Transfer Force bit" mask="0x40000000" name="FIFOACC" values="USBCSR3__FIFOACC"/>
            <bitfield caption="Test Mode Force Host Select bit" mask="0x80000000" name="FORCEHST" values="USBCSR3__FORCEHST"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 0 (Endpoint 0)" name="USBIE0CSR0" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x00010000" name="RXRDY"/>
            <bitfield mask="0x00020000" name="TXRDY"/>
            <bitfield mask="0x00040000" name="STALLED"/>
            <bitfield mask="0x00080000" name="SETUP"/>
            <bitfield mask="0x00100000" name="ERROR"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="STATUS"/>
            <bitfield mask="0x00800000" name="NAKTO"/>
            <bitfield mask="0x01000000" name="FLUSH"/>
            <bitfield mask="0x02000000" name="DT"/>
            <bitfield mask="0x04000000" name="DTWE"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 0 (Endpoint 1-7)" name="USBIENCSR0" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield caption="FIFO Not Empty status bit" mask="0x00020000" name="FIFONE" values="USBIENCSR0__FIFONE"/>
            <bitfield caption="Underrun status bit" mask="0x00040000" name="ERROR" values="USBIENCSR0__ERROR"/>
            <bitfield caption="FIFO Flush control bit" mask="0x00080000" name="FLUSH" values="USBIENCSR0__FLUSH"/>
            <bitfield caption="STALL handshake transmission control bit" mask="0x00100000" name="SETUPPKT" values="USBIENCSR0__SETUPPKT"/>
            <bitfield caption="STALL handshake transmission status bit" mask="0x00200000" name="RXSTALL" values="USBIENCSR0__RXSTALL"/>
            <bitfield caption="Clear Data Toggle Control bit" mask="0x00400000" name="CLRDT" values="USBIENCSR0__CLRDT"/>
            <bitfield caption="Incomplete TX Status bit" mask="0x00800000" name="NAKTMOUT" values="USBIENCSR0__NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield caption="Endpoint DMA Request Mode Control bit" mask="0x04000000" name="DMAREQMD" values="USBIENCSR0__DMAREQMD"/>
            <bitfield caption="Force Endpoint Data Toggle Control bit" mask="0x08000000" name="FRCDATTG" values="USBIENCSR0__FRCDATTG"/>
            <bitfield caption="Endpoint DMA Request Enable bit" mask="0x10000000" name="DMAREQEN" values="USBIENCSR0__DMAREQEN"/>
            <bitfield caption="Endpoint Direction Control bit" mask="0x20000000" name="MODE" values="USBIENCSR0__MODE"/>
            <bitfield caption="Auto Set Control bit" mask="0x80000000" name="AUTOSET" values="USBIENCSR0__AUTOSET"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 1 (Endpoint 1-7)" name="USBIENCSR1" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield caption="Data Packet Reception Status bit" mask="0x00010000" name="RXPKTRDY" values="USBIENCSR1__RXPKTRDY"/>
            <bitfield caption="FIFO Full Status bit" mask="0x00020000" name="FIFOFULL" values="USBIENCSR1__FIFOFULL"/>
            <bitfield caption="Data Overrun Status bit" mask="0x00040000" name="ERROR" values="USBIENCSR1__ERROR"/>
            <bitfield caption="Data Packet Error Status bit" mask="0x00080000" name="DERRNAKT" values="USBIENCSR1__DERRNAKT"/>
            <bitfield caption="Flush FIFO Control bit" mask="0x00100000" name="FLUSH" values="USBIENCSR1__FLUSH"/>
            <bitfield caption="STALL Handshake Control bit" mask="0x00200000" name="REQPKT" values="USBIENCSR1__REQPKT"/>
            <bitfield caption="STALL Handshake Status bit" mask="0x00400000" name="RXSTALL" values="USBIENCSR1__RXSTALL"/>
            <bitfield caption="Clear Data Toggle Control bit" mask="0x00800000" name="CLRDT" values="USBIENCSR1__CLRDT"/>
            <bitfield caption="Incomplete Packet Status bit" mask="0x01000000" name="INCOMPRX" values="USBIENCSR1__INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield caption="Data Toggle Write Enable Control bit (" mask="0x04000000" name="DATATWEN" values="USBIENCSR1__DATATWEN"/>
            <bitfield caption="DMA Request Mode Selection bit" mask="0x08000000" name="DMAREQMD" values="USBIENCSR1__DMAREQMD"/>
            <bitfield caption="Disable NYET Handshakes Control/PID Error Status bit" mask="0x10000000" name="PIDERR" values="USBIENCSR1__PIDERR"/>
            <bitfield caption="DMA Request Enable Control bit" mask="0x20000000" name="DMAREQEN" values="USBIENCSR1__DMAREQEN"/>
            <bitfield caption="Isochronous Endpoint Control bit" mask="0x40000000" name="AUTORQ" values="USBIENCSR1__AUTORQ"/>
            <bitfield caption="RXPKTRDY Automatic Clear Control bit" mask="0x80000000" name="AUTOCLR" values="USBIENCSR1__AUTOCLR"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 2 (Endpoint 0)" name="USBIE0CSR2" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXCNT"/>
            <bitfield caption="Operating Speed Control bits" mask="0x00C00000" name="SPEED" values="USBIE0CSR2__SPEED"/>
            <bitfield mask="0x0F000000" name="NAKLIM"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 2 (Endpoint 1-7)" name="USBIENCSR2" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield caption="TX Endpoint Protocol Control bits" mask="0x00300000" name="PROTOCOL" values="USBIENCSR2__PROTOCOL"/>
            <bitfield caption="TX Endpoint Operating Speed Control bits (" mask="0x00C00000" name="SPEED" values="USBIENCSR2__SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 3 (Endpoint 0)" name="USBIE0CSR3" offset="0x1c" rw="R" size="4">
            <bitfield mask="0x01000000" name="UTMIDWID"/>
            <bitfield caption="Soft Connect/Disconnect Option bit" mask="0x02000000" name="SOFTCONE" values="USBIE0CSR3__SOFTCONE"/>
            <bitfield caption="Dynamic FIFO Sizing Option bit" mask="0x04000000" name="DYNFIFOS" values="USBIE0CSR3__DYNFIFOS"/>
            <bitfield caption="High-bandwidth TX ISO Option bit" mask="0x08000000" name="HBTXEN" values="USBIE0CSR3__HBTXEN"/>
            <bitfield caption="High-bandwidth RX ISO Option bit" mask="0x10000000" name="HBRXEN" values="USBIE0CSR3__HBRXEN"/>
            <bitfield caption="Byte Ordering Option bit" mask="0x20000000" name="BIGEND" values="USBIE0CSR3__BIGEND"/>
            <bitfield caption="Automatic Splitting Option bit" mask="0x40000000" name="MPTXEN" values="USBIE0CSR3__MPTXEN"/>
            <bitfield caption="Automatic Amalgamation Option bit" mask="0x80000000" name="MPRXEN" values="USBIE0CSR3__MPRXEN"/>
         </register>
         <register caption="USB Indexed Endpoint Control Status Register 3 (Endpoint 1-7)" name="USBIENCSR3" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield caption="RX Endpoint Protocol Control bits" mask="0x00000030" name="PROTOCOL" values="USBIENCSR3__PROTOCOL"/>
            <bitfield caption="RX Endpoint Operating Speed Control bits" mask="0x000000C0" name="SPEED" values="USBIENCSR3__SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield caption="Transmit FIFO Size bits" mask="0x0F000000" name="TXFIFOSZ" values="USBIENCSR3__TXFIFOSZ"/>
            <bitfield caption="Receive FIFO Size bits" mask="0xF0000000" name="RXFIFOSZ" values="USBIENCSR3__RXFIFOSZ"/>
         </register>
         <register caption="USB FIFO Data Register x (x = 0-7" name="USBFIFO0" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="USB FIFO Data Register x (x = 0-7" name="USBFIFO1" offset="0x24" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="USB FIFO Data Register x (x = 0-7" name="USBFIFO2" offset="0x28" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="USB FIFO Data Register x (x = 0-7" name="USBFIFO3" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="USB FIFO Data Register x (x = 0-7" name="USBFIFO4" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA"/>
         </register>
         <register caption="USB OTG Control/Status Register" name="USBOTG" offset="0x60" rw="RW" size="4">
            <bitfield caption="Active Session Control/Status bit" mask="0x00000001" name="SESSION" values="USBOTG__SESSION"/>
            <bitfield caption="Host Request Control bit" mask="0x00000002" name="HOSTREQ" values="USBOTG__HOSTREQ"/>
            <bitfield caption="Host Mode bit" mask="0x00000004" name="HOSTMODE" values="USBOTG__HOSTMODE"/>
            <bitfield caption="Vbus Level Detection bits" mask="0x00000018" name="VBUS" values="USBOTG__VBUS"/>
            <bitfield caption="Low-Speed Device Detection bit" mask="0x00000020" name="LSDEV" values="USBOTG__LSDEV"/>
            <bitfield caption="Full-Speed/Hi-Speed device detection bit (" mask="0x00000040" name="FSDEV" values="USBOTG__FSDEV"/>
            <bitfield caption="USB Device Type bit" mask="0x00000080" name="BDEV" values="USBOTG__BDEV"/>
            <bitfield caption="RX Endpoint DMA Assertion Control bit" mask="0x00000100" name="RXEDMA" values="USBOTG__RXEDMA"/>
            <bitfield caption="TX Endpoint DMA Assertion Control bit" mask="0x00000200" name="TXEDMA" values="USBOTG__TXEDMA"/>
            <bitfield caption="TX Endpoint FIFO packet size bits" mask="0x000F0000" name="TXFIFOSZ" values="USBOTG__TXFIFOSZ"/>
            <bitfield caption="TX Endpoint Double-packet Buffering Control bit" mask="0x00100000" name="TXDPB" values="USBOTG__TXDPB"/>
            <bitfield caption="RX Endpoint FIFO Packet Size bits" mask="0x0F000000" name="RXFIFOSZ" values="USBOTG__RXFIFOSZ"/>
            <bitfield caption="RX Endpoint Double-packet Buffering Control bit" mask="0x10000000" name="RXDPB" values="USBOTG__RXDPB"/>
         </register>
         <register caption="USB Hardware Version Register" name="USBHWVER" offset="0x6c" rw="R" size="4">
            <bitfield mask="0x000003FF" name="VERMINOR"/>
            <bitfield mask="0x00007C00" name="VERMAJOR"/>
            <bitfield caption="Release Candidate bit" mask="0x00008000" name="RC" values="USBHWVER__RC"/>
         </register>
         <register caption="USB Information Register" name="USBINFO" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TXENDPTS"/>
            <bitfield mask="0x000000F0" name="RXENDPTS"/>
            <bitfield mask="0x00000F00" name="RAMBITS"/>
            <bitfield mask="0x0000F000" name="DMACHANS"/>
            <bitfield mask="0x000F0000" name="WTID"/>
            <bitfield mask="0x00F00000" name="WTCON"/>
            <bitfield mask="0xFF000000" name="VPLEN"/>
         </register>
         <register caption="USB End-of-Frame/Soft Reset Control Register" name="USBEOFRST" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="HSEOF"/>
            <bitfield mask="0x0000FF00" name="FSEOF"/>
            <bitfield mask="0x00FF0000" name="LSEOF"/>
            <bitfield mask="0xFF000000" name="SOFRST"/>
         </register>
         <register caption="USB Endpoint 0 Transmit Address Register" name="USBE0TXA" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE0TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 0 Receive Address Register" name="USBE0RXA" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE0RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 1 Transmit Address Register" name="USBE1TXA" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE1TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 1 Receive Address Register" name="USBE1RXA" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXFADDR"/>
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE1RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 2 Transmit Address Register" name="USBE2TXA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE2TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 2 Receive Address Register" name="USBE2RXA" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXFADDR"/>
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE2RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 3 Transmit Address Register" name="USBE3TXA" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE3TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 3 Receive Address Register" name="USBE3RXA" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXFADDR"/>
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE3RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 4 Transmit Address Register" name="USBE4TXA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE4TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 4 Receive Address Register" name="USBE4RXA" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXFADDR"/>
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE4RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 5 Transmit Address Register" name="USBE5TXA" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE5TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 5 Receive Address Register" name="USBE5RXA" offset="0xac" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXFADDR"/>
            <bitfield mask="0x007F0000" name="RXHUBADD"/>
            <bitfield caption="RX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE5RXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="RXHUBPRT"/>
         </register>
         <register caption="USB Endpoint 6 Transmit Address Register" name="USBE6TXA" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="TXFADDR"/>
            <bitfield mask="0x007F0000" name="TXHUBADD"/>
            <bitfield caption="TX Hub Multiple Translators bit" mask="0x00800000" name="MULTTRAN" values="USBE6TXA__MULTTRAN"/>
            <bitfield mask="0x7F000000" name="TXHUBPRT"/>
         </register>
         <register caption="" name="USBE0CSR0" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x00010000" name="RXRDY"/>
            <bitfield mask="0x00020000" name="TXRDY"/>
            <bitfield mask="0x00040000" name="STALLED"/>
            <bitfield mask="0x00080000" name="SETUP"/>
            <bitfield mask="0x00100000" name="ERROR"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="STATUS"/>
            <bitfield mask="0x00800000" name="NAKTO"/>
            <bitfield mask="0x01000000" name="FLUSH"/>
            <bitfield mask="0x02000000" name="DT"/>
            <bitfield mask="0x04000000" name="DTWE"/>
         </register>
         <register caption="" name="USBE0CSR2" offset="0x108" rw="RW" size="4">
            <bitfield mask="0x0000007F" name="RXCNT"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0x0F000000" name="NAKLIM"/>
         </register>
         <register caption="" name="USBE0CSR3" offset="0x10c" rw="RW" size="4">
            <bitfield mask="0x01000000" name="UTMIDWID"/>
            <bitfield mask="0x02000000" name="SOFTCONE"/>
            <bitfield mask="0x04000000" name="DYNFIFOS"/>
            <bitfield mask="0x08000000" name="HBTXEN"/>
            <bitfield mask="0x10000000" name="HBRXEN"/>
            <bitfield mask="0x20000000" name="BIGEND"/>
            <bitfield mask="0x40000000" name="MPTXEN"/>
            <bitfield mask="0x80000000" name="MPRXEN"/>
         </register>
         <register caption="" name="USBE1CSR0" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE1CSR1" offset="0x114" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE1CSR2" offset="0x118" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE1CSR3" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE2CSR0" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE2CSR1" offset="0x124" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE2CSR2" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE2CSR3" offset="0x12c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE3CSR0" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE3CSR1" offset="0x134" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE3CSR2" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE3CSR3" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE4CSR0" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE4CSR1" offset="0x144" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE4CSR2" offset="0x148" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE4CSR3" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE5CSR0" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE5CSR1" offset="0x154" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE5CSR2" offset="0x158" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE5CSR3" offset="0x15c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE6CSR0" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="" name="USBE6CSR1" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="RXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="RXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFOFULL"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="DERRNAKT"/>
            <bitfield mask="0x00100000" name="FLUSH"/>
            <bitfield mask="0x00200000" name="REQPKT"/>
            <bitfield mask="0x00400000" name="RXSTALL"/>
            <bitfield mask="0x00800000" name="CLRDT"/>
            <bitfield mask="0x01000000" name="INCOMPRX"/>
            <bitfield mask="0x02000000" name="DATATGGL"/>
            <bitfield mask="0x04000000" name="DATATWEN"/>
            <bitfield mask="0x08000000" name="DMAREQMD"/>
            <bitfield mask="0x10000000" name="PIDERR"/>
            <bitfield mask="0x20000000" name="DMAREQEN"/>
            <bitfield mask="0x40000000" name="AUTORQ"/>
            <bitfield mask="0x80000000" name="AUTOCLR"/>
         </register>
         <register caption="" name="USBE6CSR2" offset="0x168" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="RXCNT"/>
            <bitfield mask="0x000F0000" name="TEP"/>
            <bitfield mask="0x00300000" name="PROTOCOL"/>
            <bitfield mask="0x00C00000" name="SPEED"/>
            <bitfield mask="0xFF000000" name="TXINTERV"/>
         </register>
         <register caption="" name="USBE6CSR3" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="TEP"/>
            <bitfield mask="0x00000030" name="PROTOCOL"/>
            <bitfield mask="0x000000C0" name="SPEED"/>
            <bitfield mask="0x0000FF00" name="RXINTERV"/>
            <bitfield mask="0x0F000000" name="TXFIFOSZ"/>
            <bitfield mask="0xF0000000" name="RXFIFOSZ"/>
         </register>
         <register caption="" name="USBE7CSR0" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="TXMAXP"/>
            <bitfield mask="0x0000F800" name="MULT"/>
            <bitfield mask="0x00010000" name="TXPKTRDY"/>
            <bitfield mask="0x00020000" name="FIFONE"/>
            <bitfield mask="0x00040000" name="ERROR"/>
            <bitfield mask="0x00080000" name="FLUSH"/>
            <bitfield mask="0x00100000" name="SETUPPKT"/>
            <bitfield mask="0x00200000" name="RXSTALL"/>
            <bitfield mask="0x00400000" name="CLRDT"/>
            <bitfield mask="0x00800000" name="NAKTMOUT"/>
            <bitfield mask="0x01000000" name="DATATGGL"/>
            <bitfield mask="0x02000000" name="DTWREN"/>
            <bitfield mask="0x04000000" name="DMAREQMD"/>
            <bitfield mask="0x08000000" name="FRCDATTG"/>
            <bitfield mask="0x10000000" name="DMAREQEN"/>
            <bitfield mask="0x20000000" name="MODE"/>
            <bitfield mask="0x80000000" name="AUTOSET"/>
         </register>
         <register caption="USB DMA Interrupt Register" name="USBDMAINT" offset="0x200" rw="RW" size="4">
            <bitfield caption="DMA Channel 1 Interrupt bit" mask="0x00000001" name="DMA1IF" values="USBDMAINT__DMA1IF"/>
            <bitfield caption="DMA Channel 2 Interrupt bit" mask="0x00000002" name="DMA2IF" values="USBDMAINT__DMA2IF"/>
            <bitfield caption="DMA Channel 3 Interrupt bit" mask="0x00000004" name="DMA3IF" values="USBDMAINT__DMA3IF"/>
            <bitfield caption="DMA Channel 4 Interrupt bit" mask="0x00000008" name="DMA4IF" values="USBDMAINT__DMA4IF"/>
            <bitfield caption="DMA Channel 5 Interrupt bit" mask="0x00000010" name="DMA5IF" values="USBDMAINT__DMA5IF"/>
            <bitfield caption="DMA Channel 6 Interrupt bit" mask="0x00000020" name="DMA6IF" values="USBDMAINT__DMA6IF"/>
            <bitfield caption="DMA Channel 7 Interrupt bit" mask="0x00000040" name="DMA7IF" values="USBDMAINT__DMA7IF"/>
            <bitfield caption="DMA Channel 8 Interrupt bit" mask="0x00000080" name="DMA8IF" values="USBDMAINT__DMA8IF"/>
         </register>
         <register caption="USB DMA Channel 1 Memory Address Register" name="USBDMA1A" offset="0x208" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 1 Count Register" name="USBDMA1N" offset="0x20c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 2 Memory Address Register" name="USBDMA2A" offset="0x218" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 2 Count Register" name="USBDMA2N" offset="0x21c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 3 Memory Address Register" name="USBDMA3A" offset="0x228" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 3 Count Register" name="USBDMA3N" offset="0x22c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 4 Memory Address Register" name="USBDMA4A" offset="0x238" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 4 Count Register" name="USBDMA4N" offset="0x23c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 5 Memory Address Register" name="USBDMA5A" offset="0x248" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 5 Count Register" name="USBDMA5N" offset="0x24c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 6 Memory Address Register" name="USBDMA6A" offset="0x258" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 6 Count Register" name="USBDMA6N" offset="0x25c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB DMA Channel 7 Memory Address Register" name="USBDMA7A" offset="0x268" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR"/>
         </register>
         <register caption="USB DMA Channel 7 Count Register" name="USBDMA7N" offset="0x26c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMACOUNT"/>
         </register>
         <register caption="USB Endpoint 1 Request Packet Count Register (Host Mode Only)" name="USBE1RPC" offset="0x304" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RQPKTCNT"/>
         </register>
         <register caption="USB Endpoint 2 Request Packet Count Register (Host Mode Only)" name="USBE2RPC" offset="0x308" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RQPKTCNT"/>
         </register>
         <register caption="USB Endpoint 3 Request Packet Count Register (Host Mode Only)" name="USBE3RPC" offset="0x30c" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RQPKTCNT"/>
         </register>
         <register caption="USB Endpoint 4 Request Packet Count Register (Host Mode Only)" name="USBE4RPC" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="RQPKTCNT"/>
         </register>
      </register-group>
      <value-group caption="Suspend Mode Enable bit" name="USBCSR0__SUSPEN">
         <value caption="Suspend mode is enabled" name="" value="0x1"/>
         <value caption="Suspend mode is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Suspend Mode status bit" name="USBCSR0__SUSPMODE">
         <value caption="The USB module is in Suspend mode" name="" value="0x1"/>
         <value caption="The USB module is in Normal operations" name="" value="0x0"/>
      </value-group>
      <value-group caption="Resume from Suspend control bit" name="USBCSR0__RESUME">
         <value caption="Generate Resume signaling when the device is in Suspend mode" name="" value="0x1"/>
         <value caption="Stop Resume signaling" name="" value="0x0"/>
      </value-group>
      <value-group caption="Module Reset Status bit" name="USBCSR0__RESET">
         <value caption="Reset signaling is present on the bus" name="" value="0x1"/>
         <value caption="Normal module operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Hi-Speed Mode Status bit" name="USBCSR0__HSMODE">
         <value caption="Hi-Speed mode successfully negotiated during USB reset" name="" value="0x1"/>
         <value caption="Module is not in Hi-Speed mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Hi-Speed Enable bit" name="USBCSR0__HSEN">
         <value caption="The USB module will negotiate for Hi-Speed mode when the device is reset by the hub" name="" value="0x1"/>
         <value caption="Module only operates in Full-Speed mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Soft Connect/Disconnect Feature Selection bit" name="USBCSR0__SOFTCONN">
         <value caption="The USB D+/D- lines are enabled and active" name="" value="0x1"/>
         <value caption="The USB D+/D- lines are disabled and are tri-stated" name="" value="0x0"/>
      </value-group>
      <value-group caption="ISO Update bit (" name="USBCSR0__ISOUPD">
         <value caption="USB module will wait for a SOF token from the time TXPKTRDY is set before sending the packet" name="" value="0x1"/>
         <value caption="No change in behavior" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 0 Interrupt bit" name="USBCSR0__EP0IF">
         <value caption="Endpoint 0 has an interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 1 TX Interrupt Flag bit" name="USBCSR0__EP1TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 2 TX Interrupt Flag bit" name="USBCSR0__EP2TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 3 TX Interrupt Flag bit" name="USBCSR0__EP3TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 4 TX Interrupt Flag bit" name="USBCSR0__EP4TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 5 TX Interrupt Flag bit" name="USBCSR0__EP5TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 6 TX Interrupt Flag bit" name="USBCSR0__EP6TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 7 TX Interrupt Flag bit" name="USBCSR0__EP7TXIF">
         <value caption="Endpoint has a transmit interrupt to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 1 RX Interrupt bit" name="USBCSR1__EP1RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 2 RX Interrupt bit" name="USBCSR1__EP2RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 3 RX Interrupt bit" name="USBCSR1__EP3RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 4 RX Interrupt bit" name="USBCSR1__EP4RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 5 RX Interrupt bit" name="USBCSR1__EP5RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 6 RX Interrupt bit" name="USBCSR1__EP6RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 7 RX Interrupt bit" name="USBCSR1__EP7RXIF">
         <value caption="Endpoint has a receive event to be serviced" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 0 Interrupt Enable bit" name="USBCSR1__EP0IE">
         <value caption="Endpoint 0 interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint 0 interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 1 Transmit Interrupt Enable bits" name="USBCSR1__EP1TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 2 Transmit Interrupt Enable bits" name="USBCSR1__EP2TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 3 Transmit Interrupt Enable bits" name="USBCSR1__EP3TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 4 Transmit Interrupt Enable bits" name="USBCSR1__EP4TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 5 Transmit Interrupt Enable bits" name="USBCSR1__EP5TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 6 Transmit Interrupt Enable bits" name="USBCSR1__EP6TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 7 Transmit Interrupt Enable bits" name="USBCSR1__EP7TXIE">
         <value caption="Endpoint Transmit interrupt events are enabled" name="" value="0x1"/>
         <value caption="Endpoint Transmit interrupt events are not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 1 Receive Interrupt Enable bit" name="USBCSR2__EP1RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 2 Receive Interrupt Enable bit" name="USBCSR2__EP2RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 3 Receive Interrupt Enable bit" name="USBCSR2__EP3RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 4 Receive Interrupt Enable bit" name="USBCSR2__EP4RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 5 Receive Interrupt Enable bit" name="USBCSR2__EP5RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 6 Receive Interrupt Enable bit" name="USBCSR2__EP6RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint 7 Receive Interrupt Enable bit" name="USBCSR2__EP7RXIE">
         <value caption="Receive interrupt is enabled for this endpoint" name="" value="0x1"/>
         <value caption="Receive interrupt is not enabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Suspend Interrupt bit" name="USBCSR2__SUSPIF">
         <value caption="Suspend signaling is detected on the bus (Device mode)" name="" value="0x1"/>
         <value caption="No suspend signaling detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Resume Interrupt bit" name="USBCSR2__RESUMEIF">
         <value caption="Resume signaling is detected on the bus while USB module is in Suspend mode" name="" value="0x1"/>
         <value caption="No Resume signaling detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reset/Babble Interrupt bit" name="USBCSR2__RESETIF">
         <value caption="(In Host mode): indicates babble is detected / (In Device mode): indicates reset signaling is detected on the bus." name="" value="0x1"/>
         <value caption="No reset/babble detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start of Frame Interrupt bit" name="USBCSR2__SOFIF">
         <value caption="A new frame has started" name="" value="0x1"/>
         <value caption="No start of frame detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Connection Interrupt bit" name="USBCSR2__CONNIF">
         <value caption="In Host mode" name="" value="0x1"/>
         <value caption="No device connection detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Disconnect Interrupt bit" name="USBCSR2__DISCONIF">
         <value caption="In Host mode" name="" value="0x1"/>
         <value caption="No device disconnect detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Session Request Interrupt bit" name="USBCSR2__SESSRQIF">
         <value caption="Session request signaling has been detected" name="" value="0x1"/>
         <value caption="No session request detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Vbus Error Interrupt bit" name="USBCSR2__VBUSERRIF">
         <value caption="Vbus has dropped below the Vbus valid threshold during a session" name="" value="0x1"/>
         <value caption="No interrupt" name="" value="0x0"/>
      </value-group>
      <value-group caption="Suspend Interrupt Enable bit" name="USBCSR2__SUSPIE">
         <value caption="Suspend signaling interrupt is enabled" name="" value="0x1"/>
         <value caption="Suspend signaling interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Resume Interrupt Enable bit" name="USBCSR2__RESUMEIE">
         <value caption="Resume signaling interrupt is enabled" name="" value="0x1"/>
         <value caption="Resume signaling interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reset/Babble Interrupt Enable bit" name="USBCSR2__RESETIE">
         <value caption="Interrupt when reset (" name="" value="0x1"/>
         <value caption="Reset/Babble interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Start of Frame Interrupt Enable bit" name="USBCSR2__SOFIE">
         <value caption="Start of Frame event interrupt is enabled" name="" value="0x1"/>
         <value caption="Start of Frame event interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Connection Interrupt Enable bit" name="USBCSR2__CONNIE">
         <value caption="Device connection interrupt is enabled" name="" value="0x1"/>
         <value caption="Device connection interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Device Disconnect Interrupt Enable bit" name="USBCSR2__DISCONIE">
         <value caption="Device disconnect interrupt is enabled" name="" value="0x1"/>
         <value caption="Device disconnect interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Session Request Interrupt Enable bit" name="USBCSR2__SESSRQIE">
         <value caption="Session request interrupt is enabled" name="" value="0x1"/>
         <value caption="Session request interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Vbus Error Interrupt Enable bit" name="USBCSR2__VBUSERRIE">
         <value caption="Vbus error interrupt is enabled" name="" value="0x1L"/>
         <value caption="Vbus error interrupt is disabled" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint Registers Select bits" name="USBCSR3__ENDPOINT">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xe"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="Reserved" name="" value="0xb"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="Reserved" name="" value="0x9"/>
         <value caption="Reserved" name="" value="0x8"/>
         <value caption="Endpoint 7" name="" value="0x7"/>
         <value caption="Endpoint 6" name="" value="0x6"/>
         <value caption="Endpoint 5" name="" value="0x5"/>
         <value caption="Endpoint 4" name="" value="0x4"/>
         <value caption="Endpoint 3" name="" value="0x3"/>
         <value caption="Endpoint 2" name="" value="0x2"/>
         <value caption="Endpoint 1" name="" value="0x1"/>
         <value caption="Endpoint 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test_SE0_NAK Test Mode Select bit" name="USBCSR3__NAK">
         <value caption="Enter Test_SE0_NAK test mode. The USB module remains in Hi-Speed mode but responds to any valid IN token with a NAK" name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test_J Test Mode Select bit" name="USBCSR3__TESTJ">
         <value caption="Enters Test_J test mode. The USB module transmits a continuous J on the bus." name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test_K Test Mode Select bit" name="USBCSR3__TESTK">
         <value caption="Enters Test_K test mode. The USB module transmits a continuous K on the bus." name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test_Packet Test Mode Select bit" name="USBCSR3__PACKET">
         <value caption="The USB module repetitively transmits on the bus a 53-byte test packet. Test packet must be loaded into the Endpoint 0 FIFO before the test mode is entered." name="" value="0x1"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test mode Force Hi-Speed Mode Select bit" name="USBCSR3__FORCEHS">
         <value caption="Forces USB module into Hi-Speed mode. Undefined behavior if FORCEFS = 1." name="" value="0x1"/>
         <value caption="If FORCEFS is 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test mode Force Full-Speed Mode Select bit" name="USBCSR3__FORCEFS">
         <value caption="Forces USB module into Full-Speed mode. Undefined behavior if FORCEHS is 1" name="" value="0x1"/>
         <value caption="(If FORCEHS is 0): places USB module into Low-Speed mode." name="" value="0x0"/>
      </value-group>
      <value-group caption="Test Mode Endpoint 0 FIFO Transfer Force bit" name="USBCSR3__FIFOACC">
         <value caption="Transfers the packet in the Endpoint 0 TX FIFO to the Endpoint 0 RX FIFO" name="" value="0x1"/>
         <value caption="No transfer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Test Mode Force Host Select bit" name="USBCSR3__FORCEHST">
         <value caption="Forces USB module into Host mode" name="" value="0x1L"/>
         <value caption="Normal operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Not Empty status bit" name="USBIENCSR0__FIFONE">
         <value caption="There is at least 1 packet in the TX FIFO" name="" value="0x1"/>
         <value caption="TX FIFO is empty" name="" value="0x0"/>
      </value-group>
      <value-group caption="Underrun status bit" name="USBIENCSR0__ERROR">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Flush control bit" name="USBIENCSR0__FLUSH">
         <value caption="Flush the latest packet from the endpoint TX FIFO. The FIFO pointer is reset" name="" value="0x1"/>
         <value caption="Do not flush the FIFO" name="" value="0x0"/>
      </value-group>
      <value-group caption="STALL handshake transmission control bit" name="USBIENCSR0__SETUPPKT">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="STALL handshake transmission status bit" name="USBIENCSR0__RXSTALL">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clear Data Toggle Control bit" name="USBIENCSR0__CLRDT">
         <value caption="Resets the endpoint data toggle to 0" name="" value="0x1"/>
         <value caption="Do not clear the data toggle" name="" value="0x0"/>
      </value-group>
      <value-group caption="Incomplete TX Status bit" name="USBIENCSR0__NAKTMOUT">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint DMA Request Mode Control bit" name="USBIENCSR0__DMAREQMD">
         <value caption="DMA Request Mode 1" name="" value="0x1"/>
         <value caption="DMA Request Mode 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Force Endpoint Data Toggle Control bit" name="USBIENCSR0__FRCDATTG">
         <value caption="Forces the endpoint data toggle to switch and the data packet to be cleared from the FIFO" name="" value="0x1"/>
         <value caption="No forced behavior" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint DMA Request Enable bit" name="USBIENCSR0__DMAREQEN">
         <value caption="DMA requests are enabled for this endpoint" name="" value="0x1"/>
         <value caption="DMA requests are disabled for this endpoint" name="" value="0x0"/>
      </value-group>
      <value-group caption="Endpoint Direction Control bit" name="USBIENCSR0__MODE">
         <value caption="Endpoint is TX" name="" value="0x1"/>
         <value caption="Endpoint is RX" name="" value="0x0"/>
      </value-group>
      <value-group caption="Auto Set Control bit" name="USBIENCSR0__AUTOSET">
         <value caption="TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the TX FIFO. If a packet of less than the maximum packet size is loaded" name="" value="0x1L"/>
         <value caption="TXPKTRDY must be set manually for all packet sizes" name="" value="0x0"/>
      </value-group>
      <value-group caption="Isochronous TX Endpoint Enable bit" name="USBIENCSR0__ISO">
         <value caption="Enables the endpoint for Isochronous transfers" name="" value="0x40000000"/>
         <value caption="Disables the endpoint for Isochronous transfers and enables it for Bulk or Interrupt transfers." name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Packet Reception Status bit" name="USBIENCSR1__RXPKTRDY">
         <value caption="A data packet has been received. An interrupt is generated." name="" value="0x1"/>
         <value caption="Written by software to clear this bit when the packet has been unloaded from the RX FIFO." name="" value="0x0"/>
      </value-group>
      <value-group caption="FIFO Full Status bit" name="USBIENCSR1__FIFOFULL">
         <value caption="No more packets can be loaded into the RX FIFO" name="" value="0x1"/>
         <value caption="The RX FIFO has at least one free space" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Overrun Status bit" name="USBIENCSR1__ERROR">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Packet Error Status bit" name="USBIENCSR1__DERRNAKT">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Flush FIFO Control bit" name="USBIENCSR1__FLUSH">
         <value caption="Flush the next packet to be read from the endpoint RX FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. This should only be used when RXPKTRDY is set. If the FIFO is double-buffered" name="" value="0x1"/>
         <value caption="Normal FIFO operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="STALL Handshake Control bit" name="USBIENCSR1__REQPKT">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="STALL Handshake Status bit" name="USBIENCSR1__RXSTALL">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="Clear Data Toggle Control bit" name="USBIENCSR1__CLRDT">
         <value caption="Reset the endpoint data toggle to 0" name="" value="0x1"/>
         <value caption="Leave endpoint data toggle alone" name="" value="0x0"/>
      </value-group>
      <value-group caption="Incomplete Packet Status bit" name="USBIENCSR1__INCOMPRX">
         <value caption="The packet in the RX FIFO during a high-bandwidth Isochronous/Interrupt transfer is incomplete because parts of the data were not received" name="" value="0x1"/>
         <value caption="Written by then software to clear this bit" name="" value="0x0"/>
      </value-group>
      <value-group caption="Data Toggle Write Enable Control bit (" name="USBIENCSR1__DATATWEN">
         <value caption="DATATGGL can be written" name="" value="0x1"/>
         <value caption="DATATGGL is not writable" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Request Mode Selection bit" name="USBIENCSR1__DMAREQMD">
         <value caption="DMA Request Mode 1" name="" value="0x1"/>
         <value caption="DMA Request Mode 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="Disable NYET Handshakes Control/PID Error Status bit" name="USBIENCSR1__PIDERR">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation." name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Request Enable Control bit" name="USBIENCSR1__DMAREQEN">
         <value caption="Enable DMA requests for the RX endpoint." name="" value="0x1"/>
         <value caption="Disable DMA requests for the RX endpoint." name="" value="0x0"/>
      </value-group>
      <value-group caption="Isochronous Endpoint Control bit" name="USBIENCSR1__AUTORQ">
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x1"/>
         <value caption="Meaning of bitfield depends on Host / Device mode of operation" name="" value="0x0"/>
      </value-group>
      <value-group caption="RXPKTRDY Automatic Clear Control bit" name="USBIENCSR1__AUTOCLR">
         <value caption="RXPKTRDY will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RX FIFO. When packets of less than the maximum packet size are unloaded" name="" value="0x1L"/>
         <value caption="No automatic clearing of RXPKTRDY" name="" value="0x0"/>
      </value-group>
      <value-group caption="Operating Speed Control bits" name="USBIE0CSR2__SPEED">
         <value caption="Low-Speed" name="" value="0x3"/>
         <value caption="Full-Speed" name="" value="0x2"/>
         <value caption="Hi-Speed" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Endpoint Protocol Control bits" name="USBIENCSR2__PROTOCOL">
         <value caption="Interrupt" name="" value="0x3"/>
         <value caption="Bulk" name="" value="0x2"/>
         <value caption="Isochronous" name="" value="0x1"/>
         <value caption="Control" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Endpoint Operating Speed Control bits (" name="USBIENCSR2__SPEED">
         <value caption="Low-Speed" name="" value="0x3"/>
         <value caption="Full-Speed" name="" value="0x2"/>
         <value caption="Hi-Speed" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Soft Connect/Disconnect Option bit" name="USBIE0CSR3__SOFTCONE">
         <value caption="Soft Connect/Disconnect is supported" name="" value="0x1"/>
         <value caption="Soft Connect/Disconnect is not supported" name="" value="0x0"/>
      </value-group>
      <value-group caption="Dynamic FIFO Sizing Option bit" name="USBIE0CSR3__DYNFIFOS">
         <value caption="Dynamic FIFO sizing is supported" name="" value="0x1"/>
         <value caption="No Dynamic FIFO sizing" name="" value="0x0"/>
      </value-group>
      <value-group caption="High-bandwidth TX ISO Option bit" name="USBIE0CSR3__HBTXEN">
         <value caption="High-bandwidth TX ISO endpoint support is selected" name="" value="0x1"/>
         <value caption="No High-bandwidth TX ISO support" name="" value="0x0"/>
      </value-group>
      <value-group caption="High-bandwidth RX ISO Option bit" name="USBIE0CSR3__HBRXEN">
         <value caption="High-bandwidth RX ISO endpoint support is selected" name="" value="0x1"/>
         <value caption="No High-bandwidth RX ISO support" name="" value="0x0"/>
      </value-group>
      <value-group caption="Byte Ordering Option bit" name="USBIE0CSR3__BIGEND">
         <value caption="Big Endian ordering" name="" value="0x1"/>
         <value caption="Little Endian ordering" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Splitting Option bit" name="USBIE0CSR3__MPTXEN">
         <value caption="Automatic splitting of bulk packets is done" name="" value="0x1"/>
         <value caption="No automatic splitting" name="" value="0x0"/>
      </value-group>
      <value-group caption="Automatic Amalgamation Option bit" name="USBIE0CSR3__MPRXEN">
         <value caption="Automatic amalgamation of bulk packets is done" name="" value="0x1L"/>
         <value caption="No automatic amalgamation" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Endpoint Protocol Control bits" name="USBIENCSR3__PROTOCOL">
         <value caption="Interrupt" name="" value="0x3"/>
         <value caption="Bulk" name="" value="0x2"/>
         <value caption="Isochronous" name="" value="0x1"/>
         <value caption="Control" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Endpoint Operating Speed Control bits" name="USBIENCSR3__SPEED">
         <value caption="Low-Speed" name="" value="0x3"/>
         <value caption="Full-Speed" name="" value="0x2"/>
         <value caption="Hi-Speed" name="" value="0x1"/>
         <value caption="Reserved" name="" value="0x0"/>
      </value-group>
      <value-group caption="Transmit FIFO Size bits" name="USBIENCSR3__TXFIFOSZ">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xe"/>
         <value caption="8192 bytes" name="" value="0xd"/>
         <value caption="4096 bytes" name="" value="0xc"/>
         <value caption="2048 bytes" name="" value="0xb"/>
         <value caption="1024 bytes" name="" value="0xa"/>
         <value caption="512 bytes" name="" value="0x9"/>
         <value caption="256 bytes" name="" value="0x8"/>
         <value caption="128 bytes" name="" value="0x7"/>
         <value caption="64 bytes" name="" value="0x6"/>
         <value caption="32 bytes" name="" value="0x5"/>
         <value caption="16 bytes" name="" value="0x4"/>
         <value caption="8 bytes" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="Reserved or endpoint has not been configured" name="" value="0x0"/>
      </value-group>
      <value-group caption="Receive FIFO Size bits" name="USBIENCSR3__RXFIFOSZ">
         <value caption="Reserved" name="" value="0xfL"/>
         <value caption="Reserved" name="" value="0xeL"/>
         <value caption="8192 bytes" name="" value="0xdL"/>
         <value caption="4096 bytes" name="" value="0xcL"/>
         <value caption="2048 bytes" name="" value="0xbL"/>
         <value caption="1024 bytes" name="" value="0xaL"/>
         <value caption="512 bytes" name="" value="0x9L"/>
         <value caption="256 bytes" name="" value="0x8L"/>
         <value caption="128 bytes" name="" value="0x7"/>
         <value caption="64 bytes" name="" value="0x6"/>
         <value caption="32 bytes" name="" value="0x5"/>
         <value caption="16 bytes" name="" value="0x4"/>
         <value caption="8 bytes" name="" value="0x3"/>
         <value caption="Reserved" name="" value="0x2"/>
         <value caption="Reserved" name="" value="0x1"/>
         <value caption="Reserved or endpoint has not been configured" name="" value="0x0"/>
      </value-group>
      <value-group caption="Active Session Control/Status bit" name="USBOTG__SESSION">
         <value caption="(A device): Start a session / (B device): Session has started or is in progress" name="" value="0x1"/>
         <value caption="(A device): End a session / (B device): When USB module is in Suspend mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="Host Request Control bit" name="USBOTG__HOSTREQ">
         <value caption="USB module initiates the Host Negotiation when Suspend mode is entered. This bit is cleared when Host Negotiation is completed." name="" value="0x1"/>
         <value caption="Host Negotiation is not taking place" name="" value="0x0"/>
      </value-group>
      <value-group caption="Host Mode bit" name="USBOTG__HOSTMODE">
         <value caption="USB module is acting as a Host" name="" value="0x1"/>
         <value caption="USB module is not acting as a Host" name="" value="0x0"/>
      </value-group>
      <value-group caption="Vbus Level Detection bits" name="USBOTG__VBUS">
         <value caption="Above Vbus Valid" name="" value="0x3"/>
         <value caption="Above AValid" name="" value="0x2"/>
         <value caption="Above Session End" name="" value="0x1"/>
         <value caption="Below Session End" name="" value="0x0"/>
      </value-group>
      <value-group caption="Low-Speed Device Detection bit" name="USBOTG__LSDEV">
         <value caption="A Low-Speed device has been detected being connected to the port" name="" value="0x1"/>
         <value caption="No Low-Speed device detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="Full-Speed/Hi-Speed device detection bit (" name="USBOTG__FSDEV">
         <value caption="A Full-Speed or Hi-Speed device has been detected being connected to the port" name="" value="0x1"/>
         <value caption="No Full-Speed or Hi-Speed device detected" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB Device Type bit" name="USBOTG__BDEV">
         <value caption="USB is operating as a B device" name="" value="0x1"/>
         <value caption="USB is operating as an A device" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Endpoint DMA Assertion Control bit" name="USBOTG__RXEDMA">
         <value caption="DMA_REQ signal for all OUT endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode." name="" value="0x1"/>
         <value caption="DMA_REQ signal for all OUT endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Endpoint DMA Assertion Control bit" name="USBOTG__TXEDMA">
         <value caption="DMA_REQ signal for all IN endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode." name="" value="0x1"/>
         <value caption="DMA_REQ signal for all IN endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode." name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Endpoint FIFO packet size bits" name="USBOTG__TXFIFOSZ">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="4096 bytes" name="" value="0x9"/>
         <value caption="2048 bytes" name="" value="0x8"/>
         <value caption="1024 bytes" name="" value="0x7"/>
         <value caption="512 bytes" name="" value="0x6"/>
         <value caption="256 bytes" name="" value="0x5"/>
         <value caption="128 bytes" name="" value="0x4"/>
         <value caption="64 bytes" name="" value="0x3"/>
         <value caption="32 bytes" name="" value="0x2"/>
         <value caption="16 bytes" name="" value="0x1"/>
         <value caption="8 bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Endpoint Double-packet Buffering Control bit" name="USBOTG__TXDPB">
         <value caption="Double-packet buffer is supported. This doubles the size set in TXFIFOSZ." name="" value="0x1"/>
         <value caption="Double-packet buffer is not supported" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Endpoint FIFO Packet Size bits" name="USBOTG__RXFIFOSZ">
         <value caption="Reserved" name="" value="0xf"/>
         <value caption="Reserved" name="" value="0xe"/>
         <value caption="Reserved" name="" value="0xd"/>
         <value caption="Reserved" name="" value="0xc"/>
         <value caption="Reserved" name="" value="0xb"/>
         <value caption="Reserved" name="" value="0xa"/>
         <value caption="4096 bytes" name="" value="0x9"/>
         <value caption="2048 bytes" name="" value="0x8"/>
         <value caption="1024 bytes" name="" value="0x7"/>
         <value caption="512 bytes" name="" value="0x6"/>
         <value caption="256 bytes" name="" value="0x5"/>
         <value caption="128 bytes" name="" value="0x4"/>
         <value caption="64 bytes" name="" value="0x3"/>
         <value caption="32 bytes" name="" value="0x2"/>
         <value caption="16 bytes" name="" value="0x1"/>
         <value caption="8 bytes" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Endpoint Double-packet Buffering Control bit" name="USBOTG__RXDPB">
         <value caption="Double-packet buffer is supported. This doubles the size set in RXFIFOSZ." name="" value="0x1"/>
         <value caption="Double-packet buffer is not supported" name="" value="0x0"/>
      </value-group>
      <value-group caption="Release Candidate bit" name="USBHWVER__RC">
         <value caption="USB module was created using a release candidate" name="" value="0x1"/>
         <value caption="USB module was created using a full release" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE0TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE0RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE1TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE1RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE2TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE2RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE3TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE3RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE4TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE4RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE5TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="RX Hub Multiple Translators bit" name="USBE5RXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="TX Hub Multiple Translators bit" name="USBE6TXA__MULTTRAN">
         <value caption="The USB 2.0 hub has multiple transaction translators" name="" value="0x1"/>
         <value caption="The USB 2.0 hub has a single transaction translator" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 1 Interrupt bit" name="USBDMAINT__DMA1IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 2 Interrupt bit" name="USBDMAINT__DMA2IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 3 Interrupt bit" name="USBDMAINT__DMA3IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 4 Interrupt bit" name="USBDMAINT__DMA4IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 5 Interrupt bit" name="USBDMAINT__DMA5IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 6 Interrupt bit" name="USBDMAINT__DMA6IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 7 Interrupt bit" name="USBDMAINT__DMA7IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
      <value-group caption="DMA Channel 8 Interrupt bit" name="USBDMAINT__DMA8IF">
         <value caption="The DMA channel has an interrupt event" name="" value="0x1"/>
         <value caption="No interrupt event" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02831" name="USBCLKRST" version="2">
      <register-group name="USBCLKRST">
         <register caption="USB Clock/Reset Control Register" name="USBCRCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="USB Activity Detection Interrupt Enable bit" mask="0x00000001" name="USBWKUPEN" values="USBCRCON__USBWKUPEN"/>
            <bitfield caption="USB Resume Interrupt Enable bit" mask="0x00000002" name="USBRIE" values="USBCRCON__USBRIE"/>
            <bitfield caption="USB General Interrupt Enable bit" mask="0x00000004" name="USBIE" values="USBCRCON__USBIE"/>
            <bitfield caption="Session End Vbus Monitoring for OTG Enable bit" mask="0x00000008" name="SENDMONEN" values="USBCRCON__SENDMONEN"/>
            <bitfield caption="B-Device Vbus Monitoring for OTG Enable bit" mask="0x00000010" name="BSVALMONEN" values="USBCRCON__BSVALMONEN"/>
            <bitfield caption="A-Device Vbus Monitoring for OTG Enable bit" mask="0x00000020" name="ASVALMONEN" values="USBCRCON__ASVALMONEN"/>
            <bitfield caption="Vbus Monitoring for OTG Enable bit" mask="0x00000040" name="VBUSMONEN" values="USBCRCON__VBUSMONEN"/>
            <bitfield caption="PHY ID Monitoring Enable bit" mask="0x00000080" name="PHYIDEN" values="USBCRCON__PHYIDEN"/>
            <bitfield caption="USB ID Value bit" mask="0x00000100" name="USBIDVAL" values="USBCRCON__USBIDVAL"/>
            <bitfield caption="USB ID Override Enable bit" mask="0x00000200" name="USBIDOVEN" values="USBCRCON__USBIDOVEN"/>
            <bitfield caption="USB Activity Status bit" mask="0x01000000" name="USBWK" values="USBCRCON__USBWK"/>
            <bitfield caption="USB Resume Flag bit" mask="0x02000000" name="USBRF" values="USBCRCON__USBRF"/>
            <bitfield caption="USB General Interrupt Flag bit" mask="0x04000000" name="USBIF" values="USBCRCON__USBIF"/>
         </register>
      </register-group>
      <value-group caption="USB Activity Detection Interrupt Enable bit" name="USBCRCON__USBWKUPEN">
         <value caption="Enable interrupt for detection of activity on USB bus in Sleep mode" name="" value="0x1"/>
         <value caption="Disable interrupt for detection of activity on USB bus in Sleep mode" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB Resume Interrupt Enable bit" name="USBCRCON__USBRIE">
         <value caption="Enable remote resume from suspend Interrupt" name="" value="0x1"/>
         <value caption="Disable interrupt to a Remote Devices USB resume signaling" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB General Interrupt Enable bit" name="USBCRCON__USBIE">
         <value caption="Enables general interrupt from USB module" name="" value="0x1"/>
         <value caption="Disables general interrupt from USB module" name="" value="0x0"/>
      </value-group>
      <value-group caption="Session End Vbus Monitoring for OTG Enable bit" name="USBCRCON__SENDMONEN">
         <value caption="Enable monitoring for Vbus in Session End range (between 0.2V and 0.8V)" name="" value="0x1"/>
         <value caption="Disable monitoring for Vbus in Session End range" name="" value="0x0"/>
      </value-group>
      <value-group caption="B-Device Vbus Monitoring for OTG Enable bit" name="USBCRCON__BSVALMONEN">
         <value caption="Enable monitoring for Vbus in Session Valid range for B-device (between 0.8V and 4.0V)" name="" value="0x1"/>
         <value caption="Disable monitoring for Vbus in Session Valid range for B-device" name="" value="0x0"/>
      </value-group>
      <value-group caption="A-Device Vbus Monitoring for OTG Enable bit" name="USBCRCON__ASVALMONEN">
         <value caption="Enable monitoring for Vbus in Session Valid range for A-device (between 0.8V and 2.0V)" name="" value="0x1"/>
         <value caption="Disable monitoring for Vbus in Session Valid range for A-device" name="" value="0x0"/>
      </value-group>
      <value-group caption="Vbus Monitoring for OTG Enable bit" name="USBCRCON__VBUSMONEN">
         <value caption="Enable monitoring for Vbus in VBUS Valid range (between 4.4V and 4.75V)" name="" value="0x1"/>
         <value caption="Disable monitoring for Vbus in VBUS Valid range" name="" value="0x0"/>
      </value-group>
      <value-group caption="PHY ID Monitoring Enable bit" name="USBCRCON__PHYIDEN">
         <value caption="Enable monitoring of the ID bit from the USB PHY" name="" value="0x1"/>
         <value caption="Disable monitoring of the ID bit from the USB PHY" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB ID Value bit" name="USBCRCON__USBIDVAL">
         <value caption="ID override value is 1" name="" value="0x1"/>
         <value caption="ID override value is 0" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB ID Override Enable bit" name="USBCRCON__USBIDOVEN">
         <value caption="Enable use of USBIDVAL bit" name="" value="0x1"/>
         <value caption="Disable use of USBIDVAL and instead use the PHY value" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB Activity Status bit" name="USBCRCON__USBWK">
         <value caption="Connect" name="" value="0x1"/>
         <value caption="No activity detected on USB" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB Resume Flag bit" name="USBCRCON__USBRF">
         <value caption="Resume from Suspend state. Device wake-up activity can be started." name="" value="0x1"/>
         <value caption="No Resume activity detected during Suspend" name="" value="0x0"/>
      </value-group>
      <value-group caption="USB General Interrupt Flag bit" name="USBCRCON__USBIF">
         <value caption="An event on the USB Bus has occurred" name="" value="0x1"/>
         <value caption="No interrupt from USB module or interrupts have not been enabled" name="" value="0x0"/>
      </value-group>
   </module>
   <module caption="" id="02674" name="WDT" version="">
      <register-group name="WDT">
         <register caption="Watchdog Timer Control Register" name="WDTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Watchdog Timer Window Enable bit" mask="0x00000001" name="WDTWINEN" values="WDTCON__WDTWINEN"/>
            <bitfield mask="0x0000003E" name="SLPDIV"/>
            <bitfield mask="0x000000C0" name="CLKSEL"/>
            <bitfield mask="0x00001F00" name="RUNDIV"/>
            <bitfield caption="Watchdog Timer Enable bit" mask="0x00008000" name="ON" values="WDTCON__ON"/>
            <bitfield mask="0xFFFF0000" name="WDTCLRKEY"/>
         </register>
      </register-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="WDTCON__WDTWINEN">
         <value caption="Enable windowed Watchdog Timer" name="" value="0x1"/>
         <value caption="Disable windowed Watchdog Timer" name="" value="0x0"/>
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="WDTCON__ON">
         <value caption="The WDT is enabled" name="" value="0x1"/>
         <value caption="The WDT is disabled" name="" value="0x0"/>
      </value-group>
   </module>
</modules>
<pinouts/>
</avr-tools-device-file>
