INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:28:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 buffer166/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            load3/data_tehb/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.196ns (15.410%)  route 6.565ns (84.590%))
  Logic Levels:           13  (LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2449, unset)         0.508     0.508    buffer166/fifo/clk
    SLICE_X18Y79         FDRE                                         r  buffer166/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y79         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer166/fifo/Empty_reg/Q
                         net (fo=23, routed)          0.868     1.630    buffer123/control/dataReg_reg[2]_0
    SLICE_X19Y73         LUT5 (Prop_lut5_I3_O)        0.053     1.683 r  buffer123/control/outputValid_i_5__5/O
                         net (fo=1, routed)           0.418     2.100    buffer123/control/outputValid_i_5__5_n_0
    SLICE_X19Y73         LUT5 (Prop_lut5_I0_O)        0.131     2.231 r  buffer123/control/outputValid_i_3__12/O
                         net (fo=26, routed)          0.705     2.936    buffer176/fifo/Memory_reg[0][0]_0
    SLICE_X19Y86         LUT3 (Prop_lut3_I0_O)        0.048     2.984 r  buffer176/fifo/memEnd_valid_i_4__1/O
                         net (fo=5, routed)           0.352     3.336    buffer184/fifo/ctrlEnd_ready_reg_0
    SLICE_X22Y87         LUT6 (Prop_lut6_I4_O)        0.129     3.465 r  buffer184/fifo/fullReg_i_2__42/O
                         net (fo=12, routed)          0.472     3.937    buffer184/fifo/fullReg_reg_0
    SLICE_X23Y82         LUT2 (Prop_lut2_I0_O)        0.043     3.980 r  buffer184/fifo/transmitValue_i_3__32/O
                         net (fo=8, routed)           0.361     4.341    control_merge6/tehb/control/transmitValue_reg_23
    SLICE_X20Y82         LUT4 (Prop_lut4_I2_O)        0.049     4.390 r  control_merge6/tehb/control/fullReg_i_3__34/O
                         net (fo=9, routed)           0.421     4.811    control_merge6/tehb/control/fullReg_reg_3
    SLICE_X20Y80         LUT2 (Prop_lut2_I0_O)        0.126     4.937 r  control_merge6/tehb/control/fullReg_i_2__28/O
                         net (fo=15, routed)          0.324     5.262    control_merge6/tehb/control/fullReg_i_2__28_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I5_O)        0.043     5.305 f  control_merge6/tehb/control/D_storeEn_INST_0_i_9/O
                         net (fo=3, routed)           0.419     5.723    buffer87/control/fullReg_reg_3
    SLICE_X23Y75         LUT2 (Prop_lut2_I1_O)        0.043     5.766 r  buffer87/control/D_storeEn_INST_0_i_4/O
                         net (fo=14, routed)          0.466     6.232    buffer101/fifo/Full_reg_1
    SLICE_X27Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.275 r  buffer101/fifo/D_storeEn_INST_0_i_2/O
                         net (fo=44, routed)          0.377     6.653    muli2/oehb/control/q2_reg
    SLICE_X21Y71         LUT2 (Prop_lut2_I1_O)        0.054     6.707 f  muli2/oehb/control/q0_reg_i_1__1/O
                         net (fo=55, routed)          0.518     7.225    fork47/control/generateBlocks[0].regblock/dataReg_reg[31]_0
    SLICE_X25Y78         LUT6 (Prop_lut6_I4_O)        0.131     7.356 r  fork47/control/generateBlocks[0].regblock/fullReg_i_2__11/O
                         net (fo=2, routed)           0.306     7.662    mem_controller3/read_arbiter/data/anyBlockStop
    SLICE_X25Y76         LUT3 (Prop_lut3_I1_O)        0.049     7.711 r  mem_controller3/read_arbiter/data/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.558     8.269    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X41Y78         FDRE                                         r  load3/data_tehb/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2449, unset)         0.483    12.683    load3/data_tehb/clk
    SLICE_X41Y78         FDRE                                         r  load3/data_tehb/dataReg_reg[12]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X41Y78         FDRE (Setup_fdre_C_CE)      -0.280    12.367    load3/data_tehb/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.098    




