

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_191_2'
================================================================
* Date:           Sun Oct 12 09:48:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98315|    98315|  0.983 ms|  0.983 ms|  98315|  98315|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_191_2  |    98313|    98313|        13|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|     237|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     237|     251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U24  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln191_fu_170_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln191_fu_146_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11             |   9|          2|   16|         32|
    |ap_sig_allocacmp_var_load_1       |   9|          2|   32|         64|
    |grp_fu_125_opcode                 |  14|          3|    2|          6|
    |grp_fu_125_p0                     |  14|          3|   32|         96|
    |grp_fu_125_p1                     |  14|          3|   32|         96|
    |i_fu_56                           |   9|          2|   16|         32|
    |var_fu_52                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 161|         35|  170|        408|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_reg_265                      |  32|   0|   32|          0|
    |i_11_reg_230                      |  16|   0|   16|          0|
    |i_fu_56                           |  16|   0|   16|          0|
    |icmp_ln191_reg_236                |   1|   0|    1|          0|
    |mul_i3_reg_271                    |  32|   0|   32|          0|
    |tmp_10_reg_260                    |  32|   0|   32|          0|
    |var_fu_52                         |  32|   0|   32|          0|
    |icmp_ln191_reg_236                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 237|  32|  174|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_608_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_608_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_608_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_608_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_608_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_613_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_613_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_613_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_613_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|x_address0           |  out|   13|   ap_memory|                                                 x|         array|
|x_ce0                |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                 |   in|   32|   ap_memory|                                                 x|         array|
|x_2_address0         |  out|   13|   ap_memory|                                               x_2|         array|
|x_2_ce0              |  out|    1|   ap_memory|                                               x_2|         array|
|x_2_q0               |   in|   32|   ap_memory|                                               x_2|         array|
|x_4_address0         |  out|   13|   ap_memory|                                               x_4|         array|
|x_4_ce0              |  out|    1|   ap_memory|                                               x_4|         array|
|x_4_q0               |   in|   32|   ap_memory|                                               x_4|         array|
|x_6_address0         |  out|   13|   ap_memory|                                               x_6|         array|
|x_6_ce0              |  out|    1|   ap_memory|                                               x_6|         array|
|x_6_q0               |   in|   32|   ap_memory|                                               x_6|         array|
|mean                 |   in|   32|     ap_none|                                              mean|        scalar|
|var_1_out            |  out|   32|      ap_vld|                                         var_1_out|       pointer|
|var_1_out_ap_vld     |  out|    1|      ap_vld|                                         var_1_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

