Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_7 -L axi_bram_ctrl_v4_1_3 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_23 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L dist_mem_gen_v8_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_fifo_v1_0_14 -L axi_quad_spi_v3_2_20 -L axi_uartlite_v2_0_25 -L blk_mem_gen_v8_4_4 -L axi_protocol_converter_v2_1_21 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m3_for_arty_a7_wrapper_behav xil_defaultlib.m3_for_arty_a7_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 27 for port 'm_axi_arprot' [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:5178]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 27 for port 'm_axi_awprot' [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:5182]
WARNING: [VRFC 10-5021] port 'cfgclk' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:3555]
WARNING: [VRFC 10-5021] port 'bus_struct_reset' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:88]
WARNING: [VRFC 10-5021] port 'bus_struct_reset' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:97]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'gpio_io_t' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:566]
WARNING: [VRFC 10-5021] port 'sck_t' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:755]
WARNING: [VRFC 10-5021] port 'sck_t' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:793]
WARNING: [VRFC 10-5021] port 'sck_t' is not connected on this instance [V:/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:825]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "V:/hardware/m3_for_arty_a7/block_diagram/tri_io_buf.v" Line 1. Module tri_io_buf_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "V:/hardware/m3_for_arty_a7/block_diagram/tri_io_buf.v" Line 1. Module tri_io_buf_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_3.axi_bram_ctrl_funcs
Compiling package ieee.std_logic_signed
Compiling package axi_quad_spi_v3_2_20.comp_defs
Compiling package xil_defaultlib.m3_for_arty_a7_xadc_wiz_0_0_ipif...
Compiling package xil_defaultlib.m3_for_arty_a7_xadc_wiz_0_0_proc...
Compiling package xil_defaultlib.m3_for_arty_a7_xadc_wiz_0_0_fami...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_interconnect_ar...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_dbgresetn_0
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_sysresetn1_...
Compiling module xil_defaultlib.m3_for_arty_a7_i_peripheral_ares...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_sysresetn_or_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture m3_for_arty_a7_proc_sys_reset_daplink_0_arch of entity xil_defaultlib.m3_for_arty_a7_proc_sys_reset_DAPLink_0 [m3_for_arty_a7_proc_sys_reset_da...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture m3_for_arty_a7_proc_sys_reset_base_0_arch of entity xil_defaultlib.m3_for_arty_a7_proc_sys_reset_base_0 [m3_for_arty_a7_proc_sys_reset_ba...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_0
Compiling module xil_defaultlib.Clocks_and_Resets_imp_1WLR2TP
