# system info clock_reset on 2023.05.05.14:59:07
system_info:
name,value
DEVICE,1SX280HH3F55I1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for clock_reset on 2023.05.05.14:59:07
files:
filepath,kind,attributes,module,is_top
sim/clock_reset.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,clock_reset,true
hls_sim_clock_reset_10/sim/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
clock_reset.clock_reset,hls_sim_clock_reset
