Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/configuration_chain","auto_openfpga/connection_patterns","auto_openfpga/create_clock_tree","auto_openfpga/extract_configuration_order","auto_openfpga/floorplan_rendering","auto_openfpga/fpga_arch_parse","auto_openfpga/fpga_basic_elements","auto_openfpga/index","auto_openfpga/initial_placement","auto_openfpga/rename_modules","auto_openfpga/render_routing_box","auto_openfpga/sg_execution_times","auto_openfpga/switch_partition_01","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/configuration_chain.rst","auto_openfpga/connection_patterns.rst","auto_openfpga/create_clock_tree.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/floorplan_rendering.rst","auto_openfpga/fpga_arch_parse.rst","auto_openfpga/fpga_basic_elements.rst","auto_openfpga/index.rst","auto_openfpga/initial_placement.rst","auto_openfpga/rename_modules.rst","auto_openfpga/render_routing_box.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/switch_partition_01.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[36,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[36,1,1,""],get_verilog_index:[36,1,1,""],size:[36,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[37,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[37,1,1,""],check_concat:[37,1,1,""],connect_instance_port:[37,1,1,""],connect_port:[37,1,1,""],is_port_cable:[37,2,1,""],size:[37,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[38,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[38,1,1,""],OptWires:[38,1,1,""],combine_cables:[38,1,1,""],combine_ports:[38,1,1,""],create_feedthrough:[38,1,1,""],create_feedthrough_multiple:[38,1,1,""],create_feedthroughs_ports:[38,1,1,""],create_ft_multiple:[38,1,1,""],create_ft_ports:[38,1,1,""],duplicate_port:[38,1,1,""],flatten_instance:[38,1,1,""],merge_instance:[38,1,1,""],merge_multiple_instance:[38,1,1,""],remove_port:[38,1,1,""]},"spydrnet_physical.ir.element":{Element:[39,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[39,2,1,""],get_verilog_index:[39,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[41,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[41,1,1,""]},"spydrnet_physical.ir.library":{Library:[42,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[42,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[43,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[43,2,1,""],port:[43,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[44,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[44,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[55,0,1,""],RoutingRender:[57,0,1,""],Tile01:[58,0,1,""],get_attr:[59,3,1,""],get_names:[60,3,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[55,1,1,""],create_cb_bus:[55,1,1,""],create_grid_clb_bus:[55,1,1,""],create_grid_clb_feedthroughs:[55,1,1,""],create_grid_io_bus:[55,1,1,""],create_placement:[55,1,1,""],create_sb_bus:[55,1,1,""],create_tiles:[55,1,1,""],design_top_stat:[55,1,1,""],library:[55,2,1,""],place_pins:[55,1,1,""],register_config_generator:[55,1,1,""],register_placement_creator:[55,1,1,""],register_tile_generator:[55,1,1,""],remove_config_chain:[55,1,1,""],remove_undriven_nets:[55,1,1,""],render_floorplan:[55,1,1,""],save_netlist:[55,1,1,""],top_module:[55,2,1,""]},"spydrnet_physical.util.RoutingRender":{extract_info:[57,1,1,""],get_stats:[57,1,1,""],render_connection_box:[57,1,1,""],render_switch_pattern:[57,1,1,""],report_incoming_channels:[57,1,1,""],report_outgoing_channels:[57,1,1,""],save:[57,1,1,""],update_dimensions:[57,1,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[58,1,1,""],_bottom_right_tile:[58,1,1,""],_bottom_tile:[58,1,1,""],_left_tile:[58,1,1,""],_main_tile:[58,1,1,""],_right_tile:[58,1,1,""],_top_left_tile:[58,1,1,""],_top_right_tile:[58,1,1,""],_top_tile:[58,1,1,""],create_tiles:[58,1,1,""],merge_and_update:[58,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,28,38],"00":[7,21],"001":[4,5,7,9,13,19,21],"002":[15,21],"01":56,"012":[2,7],"015":[0,7],"017":[14,21,22],"021":[7,8],"028":[16,21],"03":21,"031":[11,21],"035":[1,7],"04":21,"054":[12,21],"086":[6,7],"091":[18,21],"1":[1,6,10,11,12,16,18,20,22,23,24,25,28,42],"10":[6,12,14,20,22],"100":[6,12],"102":21,"1096":18,"11":[6,20,22],"12":[18,20,22,23],"125":12,"1296":18,"13":[20,22],"14":[6,20,21,22],"1496":18,"15":[20,22],"150":[12,14,20,22],"16":[18,20,22,23],"1696":18,"17":[20,22],"171":7,"1750":10,"18":[6,20,22],"19":[20,22],"2":[1,6,11,20,22,23,25,28],"20":[6,12,14,20,22],"200":[12,18,20,22],"21":[20,22],"22":[20,22],"23":[20,22],"238":[20,21],"24":[20,22],"25":[20,22],"250":[12,14],"26":[20,22],"27":[20,22],"28":[20,22],"284":[21,23],"29":[20,22],"296":18,"3":[1,6,10,11,16,18,20,22,23,25,28],"30":[12,14,20,22],"300":12,"31":[20,22],"32":[20,22],"33":[20,22],"34":[20,22],"340":[10,21],"35":[12,20,22],"36":[20,22],"37":[20,22],"38":[20,22],"39":[20,22],"4":[1,6,10,11,12,14,16,18,20,22,23],"40":[12,14],"400":12,"496":18,"4x4":15,"5":[6,11,12,20,22],"50":[6,10,14,18,20,22],"500":12,"6":[6,11,15,20,22],"696":18,"7":[20,22],"700":12,"8":[20,22],"896":18,"9":[6,18,20,22,23],"90":11,"96":18,"97":[18,23],"boolean":22,"case":22,"class":[2,8,12,20,22,36,37,38,39,41,42,43,44,55,56,57,58],"default":[11,36,37,38,39,41,42,43,44],"do":[38,43],"export":33,"final":14,"float":[38,55],"function":[3,7,31,33,38,42,45,55,56],"import":[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23,40],"int":[22,36,37],"new":[38,42],"return":[12,20,22,36,37,38,39,41,42,43,55,59,60],"short":38,"switch":[17,21,22,51,57,58],"true":[0,1,2,6,8,10,11,12,14,16,18,22,23,37,38,55],"try":1,"while":[37,38],As:43,By:11,For:[1,33],IN:[1,38],If:[38,40],In:22,It:[20,38,51],On:14,The:[14,38,40,58],To:[33,51],_0__:18,_1:42,_:[10,16,23,28,38,55],_____:20,____________________:22,________________________________________:20,_____________________________________l__:20,_____________________________________t__:20,____________________________________b___:20,____________________________________r___:20,___________________________________l____:20,___________________________________t____:20,__________________________________b_____:20,__________________________________r_____:20,_________________________________l______:20,_________________________________t______:20,________________________________b_______:20,________________________________r_______:20,_____________________________l__________:20,_____________________________t__________:20,____________________________b___________:20,____________________________r___________:20,___________________________l____________:20,___________________________t____________:20,__________________________b_____________:20,__________________________r_____________:20,_________________________l______________:20,_________________________t______________:20,________________________b_______________:20,________________________r_______________:20,_____________________l__________________:20,_____________________t__________________:20,____________________b___________________:20,____________________r___________________:20,___________________l____________________:20,___________________t____________________:20,__________________b_____________________:20,__________________r_____________________:20,__________________rr:22,_________________l______________________:20,_________________t______________________:20,________________b_______________________:20,________________r_______________________:20,________________rr__:22,______________bb____:22,______________bb__bb:22,______________rr____:22,______________tt__tt:22,_____________l__________________________:20,_____________t__________________________:20,____________b___________________________:20,____________bb______:22,____________bb__bb__:22,____________r___________________________:20,____________rr______:22,____________tt__tt__:22,___________l____________________________:20,___________l_____________l___________l__:20,___________t____________________________:20,___________t_____________t___________t__:20,__________b_____________________________:20,__________b_____________b___________b___:20,__________bb__________bb__________bb__bb:22,__________bb__________bb__bb__________bb:22,__________bb______bb:22,__________bb__bb__bb:22,__________ll________:22,__________ll__________ll__________ll__ll:22,__________ll__________ll__ll__________ll:22,__________r_____________________________:20,__________r_____________r___________r___:20,__________rr______rr:22,__________rr__rr__________rr__________rr:22,__________tt__tt____:22,__________tt__tt__________tt__________tt:22,_________l______________________________:20,_________l___________l_____________l____:20,_________t______________________________:20,_________t___________t_____________t____:20,_________tb__________t__b______t___tb_b_:20,________b_______________________________:20,________b___________b_____________b_____:20,________b__t________b____t____b___b__t_t:20,________bb__________bb__________bb__bb__:22,________bb__________bb__bb__________bb__:22,________bb______bb__:22,________bb__bb__bb__:22,________ll__________:22,________ll__________ll__________ll__ll__:22,________ll__________ll__ll__________ll__:22,________r_______________________________:20,________r___________r_____________r_____:20,________rl__________rl________rl__rl____:20,________rr______rr__:22,________rr__rr__________rr__________rr__:22,________tt__tt______:22,________tt__tt__________tt__________tt__:22,______bb__________bb:22,______bb__________bb__________bb__bb____:22,______bb__________bb__bb__________bb____:22,______ll____________:22,______ll__________ll__________ll__ll____:22,______ll__________ll__ll__________ll____:22,______ll__ll______ll:22,______rr______rr____:22,______rr______rr__rr:22,______rr__rr__________rr__________rr____:22,______tt____________:22,______tt______tt____:22,______tt__tt__________tt__________tt____:22,_____l__________________________________:20,_____l_____________l_____________l______:20,_____l____r________l___lr________l__r_r_:20,_____t__________________________________:20,_____t_____________t_____________t______:20,____b___________________________________:20,____b_____________b_____________b_______:20,____bb__________bb__:22,____bb__________bb__________bb__bb______:22,____bb__________bb__bb__________bb______:22,____bt____________bt__bt________bt______:20,____ll______________:22,____ll__________ll__________ll__ll______:22,____ll__________ll__ll__________ll______:22,____ll__ll______ll__:22,____r___________________________________:20,____r_____________r_____________r_______:20,____r______l______r___r__l______r____l_l:20,____rl____________rl__rl________rl______:20,____rr______rr______:22,____rr______rr__rr__:22,____rr__rr__________rr__________rr______:22,____tt______________:22,____tt______tt______:22,____tt__tt__________tt__________tt______:22,____x:20,___l____________________________________:20,___l_____________l___________l__________:20,___l____r______l_l__r________lr___r_____:20,___t____________________________________:20,___t_____________t___________t__________:20,___t____b______t_t__b________tb___b_____:20,___x_:20,__b_____________________________________:20,__b_____________b___________b___________:20,__b______t____b_b____t______b__t___t____:20,__bb__________bb__________bb__bb________:22,__bb______bb__bb____:22,__bb__bb____________:22,__bt__________btbt__________bt__________:20,__ll__________ll____:22,__ll__________ll__________ll__ll________:22,__ll______ll________:22,__ll__ll______ll____:22,__ll__ll______ll__ll:22,__ll__ll__ll______ll:22,__main__:[10,16,18,20,22,23],__name__:[10,16,18,20,22,23],__pin_i_0_:55,__pin_i_:55,__pin_inpad_0_:55,__pin_o_0_:55,__pin_o_:55,__pin_outpad_0_:55,__pin_outpad_:55,__r_____________________________________:20,__r_____________r___________r___________:20,__r______l____r_r____l______r__l___l____:20,__rr__________rr__________rr__________rr:22,__rr__________rr__rr__________rr________:22,__rr______rr______rr:22,__rr______rr__rr__rr:22,__rr__rr__________rr__________rr________:22,__rr__rr__rr__rr____:22,__tt__________tt__________tt__________tt:22,__tt__________tt__tt__________tt________:22,__tt______tt________:22,__tt______tt______tt:22,__tt__tt____________:22,__tt__tt__________tt:22,__tt__tt__________tt__________tt________:22,__x__:20,_annotate_netlist:14,_basic_hierarchy_floorplan:14,_bottom_left_til:58,_bottom_right_til:58,_bottom_til:58,_cbx_1__1_:20,_cbx_1__1_split:20,_cbx_1__2_:20,_clock_tree_floorplan:12,_dup:38,_external_metis_run:6,_fabric_kei:10,_feedthrough_design:12,_fishbone_pattern:11,_fishbone_pattern_0:12,_fishbone_pattern_90:11,_fishbone_pattern_margin:11,_fishbone_pattern_merg:11,_fishbone_pattern_scaling1:11,_fishbone_pattern_scaling2:11,_fpga_configuration_chain:10,_fpga_initial_plac:18,_ft_:38,_i_1:1,_in:38,_includ:16,_initial_design:[0,2,8],_inst:1,_l______________________________________:20,_l___________l_____________l____________:20,_l_____l__r__l__________r__l________r_r_:20,_left_til:58,_lr____l_____lr_r__________lr___________:20,_main_til:58,_offset:14,_out:38,_output:23,_output_2:18,_output_3:10,_output_bu:8,_output_wir:8,_partition_experiments_01:6,_pymetis_run:6,_right_til:58,_sb_1__1_:20,_side:14,_square_grid_design:12,_t______________________________________:20,_t___________t_____________t____________:20,_t_____t__b__t__________b__t________b_b_:20,_t__b__t_____t____b___b____t____b_______:20,_task:16,_tmp:16,_top_left_til:58,_top_right_til:58,_top_til:58,_ungrouped_design:2,_verilog:[10,16,18,20,22,23],_wrapper:42,_x___:20,about:38,absorb:38,across:51,ad:[17,21,38],add:[6,10,22,31,40,55],add_configuration_schem:[10,55],add_edg:6,add_nod:6,add_subgraph:6,adjnci:6,adn:20,affili:1,after:[23,34,55,58],aim:6,alia:38,align:12,all:[1,3,17,20,38,57,58],allow:[34,58],also:[1,20],altern:42,an:[1,40],analyz:40,anchor:11,ani:[37,38,44],annot:14,anyth:38,api:30,append:[10,16,22,23],ar:[6,22,38,40,55],arch:15,architectur:[17,21],arg:[38,55],arrai:22,assign:[37,38,55],assign_c:37,associ:43,attr:59,attribut:59,auto_bas:7,auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga:21,auto_openfpga_jupyt:17,auto_openfpga_python:17,b:22,b_______________________________________:20,b___________b_____________b_____________:20,b_____b____tb____________tb__________t_t:20,b____tb_____b______t___t__b______t______:20,base:[22,36,37,38,39,41,42,43,44,58],base_dir:[10,18,23],basenam:[20,22],basic:[11,17,21,29,56],basic_hierarchi:[0,8,14,26],bb__________bb__________bb__bb__________:22,bb______bb__bb______:22,bb__bb______________:22,becaus:1,beetween:[22,37,38],befor:[23,55],belong:37,below:58,between:1,bias:58,bleed:33,block:[38,56],bool:[20,37,38],both:22,bottom:[12,14,20,22,58],bottom_chan:22,bottom_grid_top_width_0_height_0_subtile_:55,bottom_left_grid_right_width_0_height_0_subtile_:55,bottom_left_til:23,bottom_right_grid_left_width_0_height_0_subtile_:55,bottom_right_til:23,bottom_til:23,bottom_width_0_height_0_subtile_:55,box:[17,21,51,55,57,58],browser:33,bu:[16,18,23,38,55],bufg:1,bundl:40,bus_in:[8,14,24],bus_out:[14,24],buse:[56,58],byu:1,c:1,cabl:[8,10,16,23,38,40,41,59,60],cable0:8,cable_list:[10,16,23],cable_nam:38,calcul:22,call:[6,40],callabl:[38,42],can:[1,11,20,22,38,40],cannot:43,cb:[10,18,23,55],cbx11:16,cbx:[22,55,58],cbx_1__0_:[18,23],cbx_1__1_:[16,18,23],cbx_1__4_:[18,23],cby:[22,58],cby_0__1_:[18,23],cby_0__2_:18,cby_0__3_:18,cby_0__4_:18,cby_1__1_:[18,23],cby_4__1_:[18,23],ccff:10,ccff_head:10,ccff_tail:10,ccl:1,ce:1,cell:[3,7],celldefin:27,center:12,central:51,chain:[16,17,21,23,55],chan_map:20,chang:38,chani:[20,57],channel:[20,22,57],channel_map:[20,57],chanx:[20,57],chanx_l:20,chanx_r:20,chany_b:20,chany_t:20,check:[37,44],check_all_scalar_connect:[10,16,23],check_concat:37,checked_previous_inst:1,child:1,children:1,circuit:[6,40],cl:55,clb:[15,55,58],cleanup:10,click:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],clk:[1,12,28],clk_bottom_in:12,clk_cabl:12,clk_clk_ft_assign:12,clk_ft:12,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:12,clk_left_out:12,clk_right_in:12,clk_right_out:12,clk_top_out:12,clock:[17,21],clock_tree_insert:[9,21],clockwis:14,clr:1,cluster:6,code:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],color:6,com:33,combin:[38,51],combine_c:[10,16,23,38],combine_port:38,command:[33,34],compon:14,compos:[0,2,8,10,12,14,18],concaten:37,config_chain_simpl:10,config_cr:10,configur:[17,21,55],configuration_chain:[10,21],connect:[0,1,2,8,17,20,21,33,37,38,44,51,55,57,58],connect_instance_port:37,connect_port:37,connection_pattern:[11,12,21],connectionpattern:[11,12],consid:[14,37,38,55],constraint:[38,58],contain:60,convert:[6,16,18,23,55,56,58],copi:43,corner:[51,58],corrospond:43,count:[1,18,22,23],crear:38,creat:[1,6,10,11,16,17,20,21,22,33,37,38,40,42,55,57,58,62],create_c:12,create_cb_bu:[10,16,18,23,55],create_clock_tre:[12,21],create_feedthrough:[8,38],create_feedthrough_multipl:38,create_feedthroughs_port:38,create_ft_connect:12,create_ft_multipl:38,create_ft_port:[12,38],create_grid_clb_bu:[10,16,18,23,55],create_grid_clb_feedthrough:[10,16,23,55],create_grid_io_bu:[10,16,18,23,55],create_librari:40,create_plac:[10,18,55],create_sb_bu:[10,16,18,23,55],create_til:[23,55,58],create_top_wrapp:42,create_unconn_wir:[2,8,12],creation:[23,55],crop_edg:11,cross:22,csr:6,cur:22,current:[33,42],current_inst:1,current_netlist:1,custom:[38,62],custommodul:16,cut:[6,22],d:1,debug:[20,22],def:[1,10,12,16,18,20,22,23],definit:[1,2,8,12,14,37,40,42,55,59,60],definition_nam:38,demonst:[10,16,18,23],demonstr:[4,5,6,9,11,13,17,19,21,22],demostr:[0,2,8,20],depth:1,design:[1,3,5,7,8,18,23,31,55,58],design_top_stat:[18,23,55],desir:11,detail:[33,51],develop:33,diagram:12,dict:38,diff:22,differ:[11,14,22,38],difffer:22,digon:55,dimens:[14,57],direct:[1,14,38,57,62],directli:[33,43],displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:40,doe:38,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],draw:6,driver:38,dry_run:38,dryrun:38,dummi:12,duplic:38,duplicate_port:38,dwg:[10,12,14,18],e:22,each:[1,6,22,38,55],eachv:[10,16,18,23],edf:40,edg:[6,33],edif:40,element:[17,21,36,40,43],els:[6,20,38],embed:[17,21],empti:40,enabl:1,enable_file_log:[2,10,16,18,20,22,23],enable_ibuf_inst:1,encod:[10,16,18,23],end:43,endcelldefin:27,endmodul:[24,25,27,28],enumer:[6,20,22],equal:22,error:38,evalu:6,even:1,eweight:6,exampl:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,30,40,55],exampleir:40,exceed:1,execut:[6,7,21],exist:38,expect:[38,56],experiment:[3,7],extend:[11,20,36,37,38,39,41,43,44],extern:[6,38],extract:[17,21,22,57],extract_configuration_ord:[13,21],extract_info:57,f:[6,10,12,16,20,22,23],fabric:[17,21,51],fals:[10,18,22,37,38,44,57],fdce:1,feedthough:[8,38],feedthrough:[0,2,3,7,38,55],few:38,fig:40,file:[6,7,10,16,18,21,23,33,40,55,57],file_out:0,filenam:[6,20,57],filter:[1,10,16,23,38],filter_c:10,find:22,first:[14,38],fishbon:11,fishbone_pattern:[11,12],fix:[10,16,18,23],flag:22,flat:58,flatten_inst:[2,38],flattern:38,floorplan:[17,21],floorplan_rend:[14,21],floorplanviz:[10,12,14,18],florrplan:10,follow:[6,12,33,38,40,55],form:58,format:[20,38,57],found:44,four_bit_count:40,fourbitcount:1,fp:[10,12,14,16,18,23],fpga44_gsb:[20,22],fpga44_task:[15,16],fpga44_verilog:16,fpga:[10,17,21,55],fpga_arch:15,fpga_arch_pars:[15,21],fpga_basic_el:[16,21],fpga_top:[10,16,18,23,55],fpv:[10,16,18,23],fro:38,from:[0,1,2,3,4,5,6,7,9,10,11,12,13,14,15,16,17,19,20,21,22,33,38,43,55,57],ft:38,fucntion:[37,55],full:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],ganeshgor:33,gener:[0,1,2,3,4,5,6,8,9,10,12,13,14,15,16,17,18,19,20,21,22,23,55,56,57,58],genrat:[3,7,11],get:[31,55],get_bia:22,get_cabl:[8,12],get_cable_nam:38,get_definit:[1,12,14,16],get_edge_list:6,get_fishbon:[11,12],get_floorplan:[10,12,14,18],get_index:[36,39,43],get_inst:[1,2,8,10,12,14,16,23],get_layout:15,get_librari:1,get_nod:6,get_node_attribut:6,get_pin:1,get_pin_nam:38,get_port:[10,12,14],get_port_nam:38,get_refer:12,get_stat:[20,57],get_svg:[10,12,14,18],get_top_inst:12,get_verilog_index:[36,39],get_weight:6,getlogg:[2,10,16,18,20,22,23],git:33,github:[1,33],given:[0,2,8,37,38,57,58],glob:[10,16,18,20,22,23],global:[11,33],gpio:56,gpmeti:6,graph:6,graph_dot2:6,graph_dot:6,green:6,grid:[10,16,17,18,21,23,55,58],grid_bottom_in:55,grid_bottom_out:55,grid_clb:[10,16,18,23,51,55],grid_exampl:26,grid_io:[10,16,23,55],grid_io_bottom:[18,23],grid_io_left:[18,23],grid_io_left_0__1_:18,grid_io_left_0__2_:18,grid_io_left_0__3_:18,grid_io_left_0__4_:18,grid_io_right:[18,23],grid_io_top:[18,23],grid_left_in:55,grid_left_out:55,grid_right_in:55,grid_right_out:55,grid_top_in:55,grid_top_out:55,gridio:10,group:[3,7,38],group_ungroup_cel:[2,7],gsb_xml:57,h:[17,21],have:[38,43],hdi_primit:1,hdl:12,height:[12,14,18,58],help:38,here:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23,40],hi:1,hierarch:[3,7],hierarchi:1,hmeti:6,homogen:[17,21],homogeneous_fabr:[10,15,16,18,20,22,23],horizont:55,how:[0,2,4,5,6,8,9,10,11,13,16,17,18,19,20,21,22,23],html:0,htmlcompos:0,htree:11,http:33,i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,16,22,23],ibuf:1,imag:1,in0:[12,14,24,25,27,28],in1:[14,24,25,27],in_0:12,in_1:12,in_2:12,in_3:12,in_coming_pin:1,inc_dec:1,inc_dec_ibuf_inst:1,includ:16,incom:[20,57],indent:[1,10,11,12,14,18],index:[6,20,22,30,36,39,41,43,57],indx:[20,22,38],info:[2,10,16,18,23],inform:[3,7,20,22,33,55,57],initi:8,initial_plac:[18,21],initial_port:38,inlineconstraint:14,inner:43,inner_pin:[1,43],innerconnect:37,innerpin:[37,40,43],inport:38,input:[1,24,25,27,28,38,55,56],insert:[17,21],insform:57,inspect:38,inst1:[8,38],inst2:8,inst:2,inst_1:38,inst_1_0:[2,8,14,24,27],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[12,25,28],inst_1_12:[12,25,28],inst_1_13:[12,28],inst_1_14:[12,28],inst_1_1:[2,8,14,24,27],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[12,25,28],inst_1_22:[12,25,28],inst_1_23:[12,28],inst_1_24:[12,28],inst_1_31:[12,28],inst_1_32:[12,28],inst_1_33:[12,28],inst_1_34:[12,28],inst_1_41:[12,28],inst_1_42:[12,28],inst_1_43:[12,28],inst_1_44:[12,28],inst_1_:12,inst_2:38,inst_2_0:[8,14,24],inst_2_11:25,inst_2_12:25,inst_2_1:[8,14,24],inst_2_21:25,inst_2_22:25,inst_n:38,inst_nam:42,instal:[31,34],instanc:[1,2,3,7,12,14,16,18,23,37,38,42,43,55,58,59,60],instance_count:1,instance_list:58,instance_nam:38,instances_list:38,instances_list_tupl:38,instead:33,instn:38,inter0:25,inter1:25,interfac:31,intermedi:40,intern:[27,37,38,58],introduct:30,inv:1,inv_buf_passg:16,io:15,io_bottom_in:55,io_bottom_out:55,io_left_in:55,io_left_out:55,io_right_in:55,io_right_out:55,io_top_in:55,io_top_out:55,ipin_b:20,ipin_l:20,ipin_r:20,ipin_t:20,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],ir:[2,8,12,16,36,37,38,39,40,41,42,43,44,55],is_connect:44,is_downto:37,is_leaf:1,is_port_c:37,is_scalar:37,itertool:[10,16,23],its:[1,14],jensrestemei:1,join:[10,15,16,18,23],json_graph:6,jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],just:[12,38],k6_n10_openfpga:15,k6_n10_tileabl:15,kei:22,keyword:55,kwarg:[38,55],l0:20,l1:20,l2:20,l3:20,l4:20,l5:20,l6:20,l7:20,l8:20,l9:20,l:22,label:6,lambda:[1,10,16,20,22,23,38],larg:1,latest:33,launch_shel:[10,18],lb:[10,16,18,23],lbl:20,left:[12,14,20,22,55,58],left_bottom_grid_top_width_0_height_0_subtile_:55,left_chan:22,left_grid_right_width_0_height_0_subtile_:55,left_til:23,left_top_grid_bottom_width_0_height_0_subtile_:55,left_tre:11,left_width_0_height_0_subtile_:55,level:[1,16,23,55],librari:[1,6,11,16,40,55,58],libraries_definit:1,like:[11,33,34,40,56,58],linewidth:[20,22],list:[1,6,16,38,58,59,60],ll__________ll______:22,ll__________ll__________ll__ll__________:22,ll______ll__________:22,ll__ll______ll______:22,ll__ll______ll__ll__:22,ll__ll__ll______ll__:22,load:[34,38],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,12,14],loc_i:[12,14,18],loc_x:[12,14,18],local:33,locat:[14,38,55],locatt:22,log:[2,10,16,18,20,22,23,62],log_level:[2,10,16,18,20,22,23],logger:[2,10,16,18,20,22,23],lower:37,lower_index:37,lut1:1,lut3:1,lut4:1,lut5:1,m:33,made:[38,40],mai:1,main:[10,16,18,20,22,23,58],manipul:58,map:[22,38],margin:11,matplotlib:6,maximum:1,mb:[7,21],mem:16,membership:6,memori:[16,40],merg:[3,7,11,12,38,56,58],merge_and_upd:58,merge_inst:[4,7,38],merge_multiple_inst:[5,7,38],method:[6,38,55],meti:6,mid11:25,mid12:25,mid21:25,mid22:25,minconn:6,minim:[1,58],minut:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],mnimum:20,modif:58,modifi:43,modul:[2,12,14,17,18,20,21,22,24,25,27,28,30,33,55,56,58],module1:[8,12,14,24,25,27,28],module2:[2,8,14,24,25,27],module2_0:27,module2_1:27,more:[12,33],multipl:[10,16,18,22,23,38],must:38,mux:[16,20,22,57],my_netlist:1,n:[16,20],n_cut:6,name:[1,2,8,10,12,16,18,23,37,38,42,55,57,60],namedtemporaryfil:[10,16,18,23],nbottom:20,ncut:6,need:[12,38],neighbor:[56,58],nested_hierarchi:[2,26],net:[16,23,55],netlist:[2,3,6,7,8,10,12,13,14,16,18,22,23,30,31,33,40,55,56,58],netlistsvg:12,networkx:6,new_cabl:38,new_cable_nam:38,new_definition_nam:38,new_instance_nam:38,new_port:38,newli:38,newport:38,next:[1,2,8,10,12,14,16],next_inst:1,nforamt:55,niter:6,nleft:20,no_driv:38,no_load:38,node:6,node_nam:6,none:[1,20,37,38,42,43,57],noprint:57,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],notimpl:[4,5,9,13,19],np:[20,22],nright:20,ntop:20,number:[1,22,37,41],numpi:[20,22],nx:6,nx_pydot:6,o:1,object:[14,38,43,57,59,60],objtyp:6,obtain:[10,16,18,23],obuf:1,offset:[10,12,14],one:[33,38],onl:55,onli:38,open:[0,10,16,18,23],openfpga:[10,12,16,21,29,45,58],openfpga_arch:15,openfpga_bas:56,opin_b:[20,57],opin_l:[20,57],opin_r:[20,57],opin_t:[20,57],optim:38,optimis:38,option:[6,11,12,38],optpin:38,optwir:38,order:[17,21,38],origin:[11,14],os:[0,2,4,5,8,9,10,12,13,14,15,16,18,19,20,22,23],other:[37,38],out0:[12,14,24,25,27,28],out1:25,out:[1,2,4,5,6,8,9,12,13,14,15,18,19,20,22,23,24,25,27,28,38],out_0:12,out_1:12,out_2:12,out_3:12,out_going_pin:1,out_obuf:1,out_reg:1,outer:43,outerpin:40,outgo:20,outlin:51,outport:38,output1:[2,8],output2:8,output:[1,11,24,25,27,28,38,55],outsid:1,overrid:38,overview:40,p:[10,16,23],p_manag:[11,12],packag:33,page:30,pair:38,paramet:[37,38,42,58,59,60],parent:[2,8,12,41],parrent:14,pars:[10,16,17,18,21,23,40],parser:40,part1:6,part2:6,part:43,part_graph:6,partit:[3,7,17,20,21],partitioning_experi:[6,7],partitionong:20,pass:[38,59,60],path:[0,2,4,5,8,9,10,12,13,14,15,16,18,19,20,22,23,58],patten:55,pattern:[12,17,21,22],pb_type:15,perform:[31,38,58],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62],pin2:1,pin:[10,16,23,38,40,43,55],pin_map:38,pin_nam:38,pinmap:[20,57],pip:33,place:14,place_pin:55,placement:55,placement_cr:10,placment:55,pleas:33,plt:6,plugin:31,point:[14,22],port:[1,10,14,16,23,37,38,42,43,59,60],port_map:42,port_nam:38,post:[6,38],pp:12,pprint:[12,14],pre:22,prepare_graph_from_nx:6,pretti:[10,11,12,14,18],previous_inst:1,primit:1,primitives_librari:1,print:[1,4,5,6,9,12,13,15,19,20,22,57],print_connect:1,print_head:[20,57],proj:[20,22],project:31,properti:[10,12,14,36,37,38,39,42,43,44,55,60],propperti:60,provid:[37,38,56,57],proxi:55,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23],pydot:6,pymeti:6,pyplot:6,python3:33,python:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,34,36,39,40,43],q:1,quiet:38,r0:20,r1:20,r2:20,r3:20,r4:20,r5:20,r6:20,r7:20,r8:20,r9:20,r:[10,16,18,22,23],r_______________________________________:20,r___________r_____________r_____________:20,r_____r____lr____________lr__________l_l:20,r__l__r_____r__l_l________r__l__________:20,rais:38,rang:[12,22],read:[10,16,18,23],readlin:[10,16,18,23],readwrit:6,rectangular:14,recurs:1,red:6,refer:[0,1,2,8,10,12,14,16,18,23,30,38],regist:55,register_config_gener:[10,55],register_placement_cr:55,register_tile_gener:[23,55],relat:[29,31,33,56],releas:33,remain:38,remov:[16,23,38,55],remove_child:16,remove_config_chain:[10,16,23,55],remove_port:38,remove_undriven_net:[10,16,23,55],renam:[17,21],rename_modul:[19,21],render:[6,17,21,22,33,55,56],render_connection_box:[20,57],render_floorplan:55,render_ipin:22,render_pattern:[11,12],render_routing_box:[20,21],render_switch_pattern:[20,57],repeat:51,repo:33,report:20,report_incoming_channel:[20,57],report_ipin:22,report_outgoing_channel:[20,57],repositori:1,repres:40,represent:[38,40],reset:11,respect:14,restructur:[13,29],result:62,reus:38,revers:37,right:[10,12,14,20,22,51,58],right_bottom_grid_top_width_0_height_0_subtile_:55,right_chan:22,right_grid_left_width_0_height_0_subtile_:55,right_til:23,right_top_grid_bottom_width_0_height_0_subtile_:55,right_tre:11,right_width_0_height_0_subtile_:55,rotat:11,rout:[10,11,16,18,20,22,23,56],routingrend:[20,22,57],row1:[12,28],row2:[12,28],row3:[12,28],row4:[12,28],rr__________rr__________rr__________rr__:22,rr__________rr__rr__________rr__________:22,rr______rr______rr__:22,rr______rr__rr__rr__:22,rr__rr__________rr__________rr__________:22,rr__rr__rr__rr______:22,rst:1,rst_ibuf_inst:1,run:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23,33,55],run_meti:6,s:1,same:[38,40],sampl:30,save:[10,18,20,23,55,57],save_netlist:[10,16,18,23,55],savea:[10,11,12,14,18],sb:[10,18,20,22,23,55,58],sb_0__0_:[18,23],sb_0__1_:[18,23],sb_0__2_:18,sb_0__3_:18,sb_0__4_:[18,23],sb_1__0_:[18,23],sb_1__1_:[18,20,22,23],sb_1__4_:[18,23],sb_4__0_:[18,23],sb_4__1_:[18,23],sb_4__4_:[18,23],sb_:[10,16,23],sb_bottom_l_in:55,sb_bottom_r_in:55,sb_left_b_in:55,sb_left_t_in:55,sb_render:[20,22],sb_right_b_in:55,sb_right_t_in:55,sb_top_l_in:55,sb_top_r_in:55,scalar:[0,2,8,38],scale:[11,20,22,57],schemat:[0,16],scheme:[20,58],script:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],sdn:[0,1,2,4,5,8,9,10,12,13,14,16,18,19,20,22,23,38,40],sdn_verilog_assignment_1:12,sdnphy:[0,2,4,5,8,9,12,13,14,19,34],search:30,second:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23],section:12,see:1,seek:[10,16,18,23],select:1,self:37,separ:0,seq:22,set:58,set_color:6,set_label:6,set_printopt:[20,22],shape:[22,55],shell:[10,18,31],show:[20,22,40],show_placement_data:18,shown:[55,58],side:[10,12,14,20,55,57,58],signal:11,simpl:[6,10,20,40],simpler:1,simplifi:12,singl:[3,7,38],size:[10,16,23,36,37],skip_connect:18,skip_constraint:[0,2,8,10,12,18,55],skip_pin:[10,18],some:1,sort:22,sort_input_channel:22,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,36,37,38,39,41,42,43,44,55,57,58,59,60],source_fil:[10,16,18,23],space:[20,22,57],specif:[38,59],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23],split:[12,20,22],split_port:12,splitext:[20,22],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62],spydrnet_log:[2,10,16,18,20,22,23],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23,33,36,37,38,39,41,42,43,44,55,57,58],square_grid:[12,26],src:16,standard_cell_primit:16,standard_cell_wrapp:16,start:31,stat:[18,20,23],statist:[55,57],str:[1,6,10,16,18,20,23,38,42,59,60],strcutur:[10,16,18,23],structur:[16,18,23,38,55,58],sub_modul:[10,16,18,23],subgraph:6,sufffix:38,suffix:[10,16,18,23,38],sum:22,summari:45,support:11,svg:[6,10,11,12,14,18,20,33,57],svgwrite:33,sw:22,sw_bottom:22,sw_left:22,sw_right:22,sw_top:22,switch_mat:22,switch_partition_01:[21,22],switchbox:20,system:6,t:[1,22],tech:22,techmap:6,tempfil:[10,16,18,23],temporari:[10,16,18,23],test:30,thee:22,thei:38,them:22,thi:[0,2,4,5,6,8,9,10,11,13,16,18,20,22,23,36,37,38,39,40,41,43,44,55,56,57,58],through:38,tighter:58,tilabl:[17,21],tile01:[16,23,58],tile:[10,16,17,21,55],tile_1__1_:25,tile_1__2_:25,tile_1__:28,tile_2__1_:25,tile_2__2_:25,tile_2__:28,tile_3__:28,tile_4__:28,tile_cr:[21,23,55],tile_nam:58,tileabl:9,time:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,22,23,58],titl:[11,12],to_numpy_arrai:6,to_pydot:6,todo:[4,5,9,13,19,20],togther:38,tool:[1,40],top:[0,2,8,12,14,16,20,22,23,24,25,27,28,42,51,55,58],top_chan:22,top_definit:12,top_grid_bottom_width_0_height_0_subtile_:55,top_inst:[0,1,2,8,12,14,42],top_left_grid_right_width_0_height_0_subtile_:55,top_left_til:23,top_modul:[10,16,18,23,55,58],top_right_grid_left_width_0_height_0_subtile_:55,top_right_til:23,top_til:23,top_width_0_height_0_subtile_:55,topsid:51,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23],toward:58,transal:11,transform:[11,31,40,45],translat:11,tree:[6,17,21],tt__________tt__________tt__________tt__:22,tt__________tt__tt__________tt__________:22,tt______tt__________:22,tt______tt______tt__:22,tt__tt______________:22,tt__tt__________tt__:22,tt__tt__________tt__________tt__________:22,tupl:38,two:[3,7,20,38],type:[12,37,38,42,59,60],unchang:38,under:33,undriven:[16,23,55],ungroup:[3,7],uniqu:38,unit:30,updat:[57,58],update_dimens:57,upper:[20,37],us:[1,6,38,40],user:[33,43],usign:16,usng:11,util:[1,6,10,11,12,14,15,16,18,20,22,23,45,55,57,58],v:[0,2,8,10,12,14,16,18,20,22,23],vector:[0,2,8,38],verilog:[10,12,14,16,17,21,30,36,39,55],version:33,vertic:[22,55],viewbox:57,visit:33,visual:31,visualis:[3,7,10],vpr_arch:15,vstack:22,vweight:6,w:16,wai:40,websock:33,websocket:33,weight:6,what:1,where:22,which:[11,20,31,38],whihc:14,width:[12,14,18,58],window:0,wire0:[8,24,27],wire:[0,1,2,8,10,12,16,18,23,24,25,27,28,37,38,41,44,56,58],wire_bu:24,wire_feedthrough:[7,8],without:38,work:[1,55],would:40,wrapper:42,write:[10,16,18,23],write_blackbox:12,write_fabric_kei:10,write_metis_graph:6,write_svg:6,written:51,x:[1,10,12,16,20,22,23],x____:20,x_margin:11,xadj:6,xml:[10,15,20,22],y:12,yaml:12,yosi:16,you:[34,40],zip:[3,17]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Adding configuration chain to the fabric","Connection Pattern Generation","Create Clock Tree Embedding","Extract configuration chain order","Demonstrate how to render basic floorplan","OpenFPGA architecture Parsing","Render FPGA Basic Elements","OpenFPGA Related Restructuring","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Rendering Switch Box","Computation times","Partitioning Connection Box","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":58,"function":[1,61],"switch":20,ad:10,api:[40,45,56],architectur:15,base:[55,56],basic:[3,14,16,40],basic_hierarchi:24,bottom:[46,47,48],box:[20,22],bundl:36,cabl:37,cell:2,chain:[10,13],clock:12,comput:[7,21],configur:[10,13,56],connect:[11,22],creat:[12,18,23],definit:38,demonstr:14,depend:33,descript:51,design:4,detail:58,displai:1,document:30,each:58,element:[16,39],embed:12,exampl:[3,29],experiment:6,extract:13,fabric:10,feedthrough:8,floorplan:14,fpga:[9,16,18,19,23],from:[8,18,23],gener:11,genrat:8,get:32,get_attr:59,get_nam:60,grid:9,grid_exampl:25,group:[2,5],h:9,hierarch:0,homogen:19,how:14,indic:30,inform:1,innerpin:41,insert:9,instal:33,instanc:[4,5,8],interfac:34,introduct:31,io:51,left:[46,49,52],librari:42,merg:[4,5],method:58,modul:19,nested_hierarchi:27,netlist:[0,1,26],object:40,openfpga:[15,17,18,23,55,56],order:13,outerpin:43,overview:[36,37,38,39,41,42,43,44,55,57,61],pars:15,partit:[6,22],pattern:11,physic:[30,40],pin:44,refer:45,relat:17,renam:19,render:[14,16,20,57],restructur:[3,17],right:[47,50,53],rout:57,sampl:26,sdc:56,shell:34,singl:8,spydrnet:[30,40],spydrnet_phys:[59,60],square_grid:28,start:32,summari:40,tabl:30,test:62,tilabl:9,tile:[18,23,46,47,48,49,50,51,52,53,54,56,58],time:[7,21],top:[52,53,54],transform:56,tree:[9,12],two:4,type:40,ungroup:2,unit:62,util:[59,60,61],verif:56,verilog:[18,23,26],visual:35,visualis:0}})