Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: PowderToy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PowderToy.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PowderToy"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : PowderToy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/VGADriver.vhd" in Library work.
Architecture behavioral of Entity vgadriver is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderSimulator.vhd" in Library work.
Entity <powdersimulator> compiled.
Entity <powdersimulator> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderToy.vhf" in Library work.
Architecture behavioral of Entity powdertoy is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PowderToy> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGADriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PowderSimulator> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PowderToy> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderToy.vhf" line 97: Unconnected output port 'E0' of component 'PS2_Kbd'.
WARNING:Xst:753 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderToy.vhf" line 97: Unconnected output port 'DO_Rdy' of component 'PS2_Kbd'.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderToy.vhf" line 97: Instantiating black box module <PS2_Kbd>.
Entity <PowderToy> analyzed. Unit <PowderToy> generated.

Analyzing Entity <VGADriver> in library <work> (Architecture <behavioral>).
Entity <VGADriver> analyzed. Unit <VGADriver> generated.

Analyzing Entity <PowderSimulator> in library <work> (Architecture <behavioral>).
INFO:Xst:1432 - Contents of array <pixel_screen> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <pixel_screen> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <pixel_screen> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <pixel_screen> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <pixel_screen> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <pixel_screen> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderSimulator.vhd" line 299: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cursor_x>, <cursor_y>, <pixel_screen>
Entity <PowderSimulator> analyzed. Unit <PowderSimulator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGADriver>.
    Related source file is "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/VGADriver.vhd".
WARNING:Xst:1780 - Signal <color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_25>.
    Found 32-bit up counter for signal <h_cnt>.
    Found 32-bit comparator less for signal <h_cnt$cmp_lt0000> created at line 44.
    Found 10-bit subtractor for signal <PIX_X$addsub0000> created at line 85.
    Found 32-bit comparator greatequal for signal <PIX_X$cmp_ge0000> created at line 78.
    Found 32-bit comparator greatequal for signal <PIX_X$cmp_ge0001> created at line 78.
    Found 32-bit comparator lessequal for signal <PIX_X$cmp_le0000> created at line 78.
    Found 32-bit comparator lessequal for signal <PIX_X$cmp_le0001> created at line 78.
    Found 9-bit subtractor for signal <PIX_Y$addsub0000> created at line 86.
    Found 32-bit up counter for signal <v_cnt>.
    Found 32-bit comparator less for signal <v_cnt$cmp_lt0000> created at line 49.
    Found 32-bit comparator less for signal <VGA_HS$cmp_lt0000> created at line 60.
    Found 32-bit comparator less for signal <VGA_VS$cmp_lt0000> created at line 69.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGADriver> synthesized.


Synthesizing Unit <PowderSimulator>.
    Related source file is "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderSimulator.vhd".
WARNING:Xst:1780 - Signal <y_plus_idx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_check> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sandSide> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <put_sand_idx<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <put_sand_flag_proc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <isSandMoved> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <isRightEmpty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <isLeftEmpty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <grav_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <f_i<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderSimulator.vhd" line 307: The result of a 32x7-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderSimulator.vhd" line 192: The result of a 32x7-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:737 - Found 1-bit latch for signal <key_a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <key_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <key_f>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <key_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <key_x>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <key_w>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <clk_grav>.
    Found 1-bit register for signal <clk_main>.
    Found 32-bit up counter for signal <clock_counter>.
    Found 32-bit comparator greater for signal <clock_counter$cmp_gt0000> created at line 89.
    Found 32-bit up counter for signal <clock_grav_counter>.
    Found 32-bit comparator greater for signal <clock_grav_counter$cmp_gt0000> created at line 94.
    Found 32-bit register for signal <cursor_x>.
    Found 32-bit comparator greater for signal <cursor_x$cmp_gt0000> created at line 184.
    Found 32-bit comparator less for signal <cursor_x$cmp_lt0000> created at line 178.
    Found 32-bit 4-to-1 multiplexer for signal <cursor_x$mux0002>.
    Found 32-bit addsub for signal <cursor_x$share0000>.
    Found 32-bit register for signal <cursor_y>.
    Found 32-bit comparator greater for signal <cursor_y$cmp_gt0000> created at line 171.
    Found 32-bit comparator less for signal <cursor_y$cmp_lt0000> created at line 165.
    Found 32-bit 4-to-1 multiplexer for signal <cursor_y$mux0002>.
    Found 32-bit addsub for signal <cursor_y$share0000>.
    Found 32-bit adder for signal <f_i>.
    Found 32x7-bit multiplier for signal <f_i$mult0000> created at line 307.
    Found 32-bit register for signal <fc_i>.
    Found 32-bit adder for signal <fc_i$add0000> created at line 202.
    Found 32x7-bit multiplier for signal <fc_i$mult0000> created at line 192.
    Found 520-bit register for signal <pixel_screen>.
    Found 1-bit register for signal <put_sand_flag>.
    Found 32-bit register for signal <put_sand_idx>.
    Found 1-bit register for signal <remove_sand_flag<0>>.
    Found 32-bit adder for signal <RGB$addsub0000> created at line 310.
    Found 32-bit adder for signal <RGB$addsub0001> created at line 310.
    Found 32-bit adder for signal <RGB$addsub0002> created at line 310.
    Found 32-bit adder for signal <RGB$addsub0003> created at line 310.
    Found 32-bit adder for signal <RGB$addsub0004> created at line 311.
    Found 32-bit adder for signal <RGB$addsub0005> created at line 311.
    Found 32-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 314.
    Found 32-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 314.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0000> created at line 310.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0001> created at line 310.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0002> created at line 311.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0003> created at line 311.
    Found 32-bit comparator less for signal <RGB$cmp_lt0000> created at line 310.
    Found 32-bit comparator less for signal <RGB$cmp_lt0001> created at line 310.
    Found 32-bit comparator less for signal <RGB$cmp_lt0002> created at line 311.
    Found 32-bit comparator less for signal <RGB$cmp_lt0003> created at line 311.
    Found 32-bit comparator less for signal <RGB$cmp_lt0004> created at line 314.
    Found 32-bit comparator less for signal <RGB$cmp_lt0005> created at line 314.
    Found 32-bit subtractor for signal <x_i>.
    Found 32-bit adder for signal <x_i$add0000>.
    Found 32-bit adder for signal <x_i$addsub0000>.
    Found 11-bit subtractor for signal <x_i$sub0001> created at line 305.
    Found 32-bit register for signal <xc_i>.
    Found 32-bit adder for signal <xc_i$add0000>.
    Found 32-bit adder for signal <xc_i$addsub0000>.
    Found 32-bit subtractor for signal <xc_i$sub0000> created at line 190.
    Found 32-bit subtractor for signal <xc_i$sub0001> created at line 200.
    Found 32-bit adder for signal <y_i$add0000>.
    Found 32-bit adder for signal <y_i$addsub0000>.
    Found 10-bit subtractor for signal <y_i$sub0001> created at line 306.
    Found 32-bit register for signal <yc_i>.
    Found 32-bit adder for signal <yc_i$add0000>.
    Found 32-bit adder for signal <yc_i$addsub0000>.
    Found 32-bit subtractor for signal <yc_i$sub0000> created at line 191.
INFO:Xst:738 - HDL ADVISOR - 520 flip-flops were inferred for signal <pixel_screen>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Counter(s).
	inferred 716 D-type flip-flop(s).
	inferred  24 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  18 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <PowderSimulator> synthesized.


Synthesizing Unit <PowderToy>.
    Related source file is "C:/Users/lab/Desktop/238902/ProjektUCiSW-PowderToy/PowderToy.vhf".
Unit <PowderToy> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x7-bit multiplier                                   : 2
# Adders/Subtractors                                   : 26
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 32-bit adder                                          : 16
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 4
 9-bit subtractor                                      : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 531
 1-bit register                                        : 525
 32-bit register                                       : 6
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 26
 32-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 12
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 1-bit 520-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <PS2_Kbd.ngc>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_2>.
WARNING:Xst:2677 - Node <fc_i_10> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_11> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_12> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_13> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_14> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_15> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_16> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_17> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_18> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_19> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_20> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_21> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_22> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_23> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_24> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_25> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_26> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_27> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_28> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_29> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_30> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <fc_i_31> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_10> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_11> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_12> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_13> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_14> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_15> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_16> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_17> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_18> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_19> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_20> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_21> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_22> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_23> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_24> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_25> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_26> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_27> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_28> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_29> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_30> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <put_sand_idx_31> of sequential type is unconnected in block <XLXI_6>.

Synthesizing (advanced) Unit <PowderSimulator>.
	Found pipelined multiplier on signal <fc_i_mult0000>:
		- 1 pipeline level(s) found in a register on signal <yc_i>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_fc_i_mult0000 by adding 2 register level(s).
Unit <PowderSimulator> synthesized (advanced).
WARNING:Xst:2677 - Node <fc_i_10> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_11> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_12> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_13> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_14> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_15> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_16> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_17> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_18> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_19> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_20> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_21> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_22> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_23> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_24> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_25> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_26> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_27> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_28> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_29> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_30> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <fc_i_31> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_10> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_11> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_12> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_13> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_14> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_15> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_16> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_17> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_18> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_19> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_20> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_21> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_22> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_23> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_24> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_25> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_26> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_27> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_28> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_29> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_30> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <put_sand_idx_31> of sequential type is unconnected in block <PowderSimulator>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x7-bit multiplier                                   : 1
 32x7-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 32-bit adder                                          : 15
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 4
 9-bit subtractor                                      : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 641
 Flip-Flops                                            : 641
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 26
 32-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 12
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 1-bit 520-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <xc_i_10> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_11> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_12> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_13> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_14> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_15> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_16> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_17> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_18> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_19> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_20> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_21> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_22> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_23> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_24> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_25> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_26> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_27> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_28> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_29> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_30> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <xc_i_31> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <Mmult_f_i_mult00001> of sequential type is unconnected in block <PowderSimulator>.
WARNING:Xst:2677 - Node <Mmult_fc_i_mult00001> of sequential type is unconnected in block <PowderSimulator>.

Optimizing unit <PowderToy> ...

Optimizing unit <VGADriver> ...

Optimizing unit <PowderSimulator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PowderToy, actual ratio is 57.

Final Macro Processing ...

Processing Unit <PowderToy> :
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_9>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_8>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_7>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_6>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_5>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_4>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_3>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_2>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_1>.
	Found 2-bit shift register for signal <XLXI_6/put_sand_idx_0>.
Unit <PowderToy> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 727
 Flip-Flops                                            : 727
# Shift Registers                                      : 10
 2-bit shift register                                  : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PowderToy.ngr
Top Level Output File Name         : PowderToy
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 6864
#      GND                         : 2
#      INV                         : 264
#      LUT1                        : 342
#      LUT2                        : 1102
#      LUT2_D                      : 16
#      LUT3                        : 679
#      LUT4                        : 2428
#      LUT4_D                      : 4
#      LUT4_L                      : 9
#      MUXCY                       : 958
#      MUXF5                       : 304
#      MUXF6                       : 67
#      MUXF7                       : 33
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 638
# FlipFlops/Latches                : 780
#      FD                          : 11
#      FDE                         : 622
#      FDR                         : 100
#      FDRE                        : 41
#      LD                          : 6
# Shift Registers                  : 10
#      SRL16E                      : 10
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2542  out of   4656    54%  
 Number of Slice Flip Flops:            780  out of   9312     8%  
 Number of 4 input LUTs:               4854  out of   9312    52%  
    Number used as logic:              4844
    Number used as Shift registers:      10
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
CLK50                                         | BUFGP                  | 104   |
XLXI_1/clk_251                                | BUFG                   | 64    |
XLXI_6/clk_main1                              | BUFG                   | 97    |
XLXI_6/key_a_not0001(XLXI_6/key_a_not0001:O)  | NONE(*)(XLXI_6/key_a)  | 1     |
XLXI_6/key_d_not0001(XLXI_6/key_d_not0001:O)  | NONE(*)(XLXI_6/key_d)  | 1     |
XLXI_6/key_f_not0001(XLXI_6/key_f_not0001:O)  | NONE(*)(XLXI_6/key_f)  | 1     |
XLXI_6/key_s_not0001(XLXI_6/key_s_not0001:O)  | NONE(*)(XLXI_6/key_s)  | 1     |
XLXI_6/key_x_not0001(XLXI_6/key_x_not0001:O)  | NONE(*)(XLXI_6/key_x)  | 1     |
XLXI_6/key_w_not0001(XLXI_6/key_w_not000130:O)| NONE(*)(XLXI_6/key_w)  | 1     |
XLXI_6/clk_grav1                              | BUFG                   | 520   |
----------------------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.671ns (Maximum Frequency: 85.682MHz)
   Minimum input arrival time before clock: 3.980ns
   Maximum output required time after clock: 34.770ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50'
  Clock period: 6.846ns (frequency: 146.081MHz)
  Total number of paths / destination ports: 3535 / 203
-------------------------------------------------------------------------
Delay:               6.846ns (Levels of Logic = 16)
  Source:            XLXI_6/clock_counter_0 (FF)
  Destination:       XLXI_6/clock_counter_31 (FF)
  Source Clock:      CLK50 rising
  Destination Clock: CLK50 rising

  Data Path: XLXI_6/clock_counter_0 to XLXI_6/clock_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_6/clock_counter_0 (XLXI_6/clock_counter_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_lut<0> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<0> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<1> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<2> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<3> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<4> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<5> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<6> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<7> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<8> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<9> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<10> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<11> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<12> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.459   0.420  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<13> (XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<13>)
     INV:I->O             33   0.704   1.263  XLXI_6/Mcompar_clock_counter_cmp_gt0000_cy<13>_inv_INV_0 (XLXI_6/clock_counter_cmp_gt0000)
     FDR:R                     0.911          XLXI_6/clock_counter_0
    ----------------------------------------
    Total                      6.846ns (4.541ns logic, 2.305ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk_251'
  Clock period: 8.164ns (frequency: 122.491MHz)
  Total number of paths / destination ports: 5056 / 160
-------------------------------------------------------------------------
Delay:               8.164ns (Levels of Logic = 12)
  Source:            XLXI_1/h_cnt_4 (FF)
  Destination:       XLXI_1/v_cnt_31 (FF)
  Source Clock:      XLXI_1/clk_251 rising
  Destination Clock: XLXI_1/clk_251 rising

  Data Path: XLXI_1/h_cnt_4 to XLXI_1/v_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.277  XLXI_1/h_cnt_4 (XLXI_1/h_cnt_4)
     LUT1:I0->O            1   0.704   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>_1_rt (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>_1_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<2>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<2>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<3>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<3>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<4>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<4>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<5>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<5>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<6>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<6>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<7>_1 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<7>2)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<8>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<8>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<9>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<9>)
     MUXCY:CI->O          65   0.331   1.448  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<10> (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<10>)
     LUT2:I0->O           32   0.704   1.262  XLXI_1/v_cnt_and00001 (XLXI_1/v_cnt_and0000)
     FDRE:R                    0.911          XLXI_1/v_cnt_0
    ----------------------------------------
    Total                      8.164ns (4.177ns logic, 3.987ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/clk_main1'
  Clock period: 11.671ns (frequency: 85.682MHz)
  Total number of paths / destination ports: 26023 / 111
-------------------------------------------------------------------------
Delay:               11.671ns (Levels of Logic = 21)
  Source:            XLXI_6/cursor_x_0 (FF)
  Destination:       XLXI_6/xc_i_9 (FF)
  Source Clock:      XLXI_6/clk_main1 rising
  Destination Clock: XLXI_6/clk_main1 rising

  Data Path: XLXI_6/cursor_x_0 to XLXI_6/xc_i_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  XLXI_6/cursor_x_0 (XLXI_6/cursor_x_0)
     LUT1:I0->O            1   0.704   0.000  XLXI_6/Msub_xc_i_sub0000_cy<0>_rt (XLXI_6/Msub_xc_i_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Msub_xc_i_sub0000_cy<0> (XLXI_6/Msub_xc_i_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Msub_xc_i_sub0000_cy<1> (XLXI_6/Msub_xc_i_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Msub_xc_i_sub0000_cy<2> (XLXI_6/Msub_xc_i_sub0000_cy<2>)
     XORCY:CI->O           1   0.804   0.420  XLXI_6/Msub_xc_i_sub0000_xor<3> (XLXI_6/xc_i_sub0000<3>)
     INV:I->O              1   0.704   0.000  XLXI_6/Madd_xc_i_not0000<3>1_INV_0 (XLXI_6/Madd_xc_i_not0000<3>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_xc_i_add0000_cy<3> (XLXI_6/Madd_xc_i_add0000_cy<3>)
     XORCY:CI->O           1   0.804   0.595  XLXI_6/Madd_xc_i_add0000_xor<4> (XLXI_6/xc_i_add0000<4>)
     LUT1:I0->O            1   0.704   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<0>_rt (XLXI_6/Madd_xc_i_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<0> (XLXI_6/Madd_xc_i_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<1> (XLXI_6/Madd_xc_i_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<2> (XLXI_6/Madd_xc_i_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<3> (XLXI_6/Madd_xc_i_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<4> (XLXI_6/Madd_xc_i_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<5> (XLXI_6/Madd_xc_i_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<6> (XLXI_6/Madd_xc_i_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_xc_i_addsub0000_cy<7> (XLXI_6/Madd_xc_i_addsub0000_cy<7>)
     XORCY:CI->O           1   0.804   0.455  XLXI_6/Madd_xc_i_addsub0000_xor<8> (XLXI_6/xc_i_addsub0000<8>)
     LUT3:I2->O            1   0.704   0.000  XLXI_6/Msub_xc_i_sub0001_lut<8> (XLXI_6/Msub_xc_i_sub0001_lut<8>)
     MUXCY:S->O            0   0.464   0.000  XLXI_6/Msub_xc_i_sub0001_cy<8> (XLXI_6/Msub_xc_i_sub0001_cy<8>)
     XORCY:CI->O           1   0.804   0.000  XLXI_6/Msub_xc_i_sub0001_xor<9> (XLXI_6/xc_i_sub0001<9>)
     FDE:D                     0.308          XLXI_6/xc_i_9
    ----------------------------------------
    Total                     11.671ns (9.318ns logic, 2.353ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/clk_grav1'
  Clock period: 7.621ns (frequency: 131.216MHz)
  Total number of paths / destination ports: 8810 / 640
-------------------------------------------------------------------------
Delay:               7.621ns (Levels of Logic = 5)
  Source:            XLXI_6/pixel_screen_60 (FF)
  Destination:       XLXI_6/pixel_screen_62 (FF)
  Source Clock:      XLXI_6/clk_grav1 rising
  Destination Clock: XLXI_6/clk_grav1 rising

  Data Path: XLXI_6/pixel_screen_60 to XLXI_6/pixel_screen_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.591   1.175  XLXI_6/pixel_screen_60 (XLXI_6/pixel_screen_60)
     LUT2_D:I0->O          4   0.704   0.666  XLXI_6/pixel_screen_62_not000119 (XLXI_6/N305)
     LUT4:I1->O            2   0.704   0.622  XLXI_6/N15191 (XLXI_6/N1519)
     LUT4:I0->O            1   0.704   0.000  XLXI_6/pixel_screen_62_not0001100_SW02 (XLXI_6/pixel_screen_62_not0001100_SW01)
     MUXF5:I0->O           1   0.321   0.455  XLXI_6/pixel_screen_62_not0001100_SW0_f5 (N81)
     LUT4:I2->O            1   0.704   0.420  XLXI_6/pixel_screen_62_not0001100 (XLXI_6/pixel_screen_62_not0001)
     FDE:CE                    0.555          XLXI_6/pixel_screen_62
    ----------------------------------------
    Total                      7.621ns (4.283ns logic, 3.338ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK50'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.980ns (Levels of Logic = 4)
  Source:            PS2_Data (PAD)
  Destination:       XLXI_2/ByteRdy (FF)
  Destination Clock: CLK50 rising

  Data Path: PS2_Data to XLXI_2/ByteRdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  PS2_Data_IBUF (PS2_Data_IBUF)
     begin scope: 'XLXI_2'
     LUT2:I0->O            1   0.704   0.424  ByteRdy_and0000_SW0_SW0 (N6)
     LUT4:I3->O            1   0.704   0.000  ByteRdy_and0000 (ByteRdy_and0000)
     FDR:D                     0.308          ByteRdy
    ----------------------------------------
    Total                      3.980ns (2.934ns logic, 1.046ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk_251'
  Total number of paths / destination ports: 631848933 / 5
-------------------------------------------------------------------------
Offset:              34.770ns (Levels of Logic = 42)
  Source:            XLXI_1/h_cnt_4 (FF)
  Destination:       G (PAD)
  Source Clock:      XLXI_1/clk_251 rising

  Data Path: XLXI_1/h_cnt_4 to G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.277  XLXI_1/h_cnt_4 (XLXI_1/h_cnt_4)
     LUT1:I0->O            1   0.704   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<0>_0_rt (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<0>_0_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<0>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<2>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<3>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<4>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<5>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<6>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<7>_0 (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<8> (XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.459   0.595  XLXI_1/Mcompar_VGA_HS_cmp_lt0000_cy<9> (XLXI_1/PIX_X_cmp_ge0000)
     LUT4:I0->O           97   0.704   1.458  XLXI_1/PIX_X<9>11 (XLXI_1/N2)
     LUT2:I0->O            1   0.704   0.000  XLXI_1/PIX_Y<0>11 (XLXI_1/PIX_Y<0>1)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Msub_y_i_sub0001_cy<0> (XLXI_6/Msub_y_i_sub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Msub_y_i_sub0001_cy<1> (XLXI_6/Msub_y_i_sub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Msub_y_i_sub0001_cy<2> (XLXI_6/Msub_y_i_sub0001_cy<2>)
     XORCY:CI->O           1   0.804   0.420  XLXI_6/Msub_y_i_sub0001_xor<3> (XLXI_6/y_i_sub0001<3>)
     INV:I->O              1   0.704   0.000  XLXI_6/Madd_y_i_not0000<3>1_INV_0 (XLXI_6/Madd_y_i_not0000<3>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_y_i_add0000_cy<3> (XLXI_6/Madd_y_i_add0000_cy<3>)
     XORCY:CI->O           1   0.804   0.595  XLXI_6/Madd_y_i_add0000_xor<4> (XLXI_6/y_i_add0000<4>)
     LUT1:I0->O            1   0.704   0.000  XLXI_6/Madd_y_i_addsub0000_cy<0>_rt (XLXI_6/Madd_y_i_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_y_i_addsub0000_cy<0> (XLXI_6/Madd_y_i_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_y_i_addsub0000_cy<1> (XLXI_6/Madd_y_i_addsub0000_cy<1>)
     XORCY:CI->O           2   0.804   0.482  XLXI_6/Madd_y_i_addsub0000_xor<2> (XLXI_6/y_i_addsub0000<2>)
     LUT3:I2->O            1   0.704   0.420  XLXI_6/y_i<2>1 (XLXI_6/y_i<2>)
     MULT18X18SIO:A2->P2    1   3.657   0.499  XLXI_6/Mmult_f_i_mult0000 (XLXI_6/Mmult_f_i_mult0000_P_to_Adder_A_2)
     LUT2:I1->O            1   0.704   0.000  XLXI_6/Madd_f_i_Madd_lut<2> (XLXI_6/Madd_f_i_Madd_lut<2>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_f_i_Madd_cy<2> (XLXI_6/Madd_f_i_Madd_cy<2>)
     XORCY:CI->O         256   0.804   1.508  XLXI_6/Madd_f_i_Madd_xor<3> (XLXI_6/f_i<3>)
     LUT3:I0->O            1   0.704   0.000  XLXI_6/Mmux__varindex0000<0>_15 (XLXI_6/Mmux__varindex0000<0>_15)
     MUXF5:I1->O           1   0.321   0.000  XLXI_6/Mmux__varindex0000<0>_14_f5 (XLXI_6/Mmux__varindex0000<0>_14_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_13_f6 (XLXI_6/Mmux__varindex0000<0>_13_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_12_f7 (XLXI_6/Mmux__varindex0000<0>_12_f7)
     MUXF8:I1->O           1   0.521   0.499  XLXI_6/Mmux__varindex0000<0>_11_f8 (XLXI_6/Mmux__varindex0000<0>_11_f8)
     LUT3:I1->O            1   0.704   0.000  XLXI_6/Mmux__varindex0000<0>_8 (XLXI_6/Mmux__varindex0000<0>_8)
     MUXF5:I1->O           1   0.321   0.000  XLXI_6/Mmux__varindex0000<0>_7_f5 (XLXI_6/Mmux__varindex0000<0>_7_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_6_f6 (XLXI_6/Mmux__varindex0000<0>_6_f6)
     MUXF7:I1->O           1   0.521   0.499  XLXI_6/Mmux__varindex0000<0>_5_f7 (XLXI_6/Mmux__varindex0000<0>_5_f7)
     LUT3:I1->O            1   0.704   0.595  XLXI_6/RGB<2>_SW2 (N99)
     LUT4:I0->O            1   0.704   0.000  XLXI_1/VGA_R11 (XLXI_1/VGA_R1)
     MUXF5:I1->O           2   0.321   0.447  XLXI_1/VGA_R1_f5 (G_OBUF)
     OBUF:I->O                 3.272          G_OBUF (G)
    ----------------------------------------
    Total                     34.770ns (25.476ns logic, 9.294ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/clk_main1'
  Total number of paths / destination ports: 15750 / 3
-------------------------------------------------------------------------
Offset:              13.764ns (Levels of Logic = 36)
  Source:            XLXI_6/cursor_y_2 (FF)
  Destination:       G (PAD)
  Source Clock:      XLXI_6/clk_main1 rising

  Data Path: XLXI_6/cursor_y_2 to G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.932  XLXI_6/cursor_y_2 (XLXI_6/cursor_y_2)
     LUT1:I0->O            1   0.704   0.000  XLXI_6/Madd_RGB_addsub0005_cy<2>_rt (XLXI_6/Madd_RGB_addsub0005_cy<2>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Madd_RGB_addsub0005_cy<2> (XLXI_6/Madd_RGB_addsub0005_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<3> (XLXI_6/Madd_RGB_addsub0005_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<4> (XLXI_6/Madd_RGB_addsub0005_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<5> (XLXI_6/Madd_RGB_addsub0005_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<6> (XLXI_6/Madd_RGB_addsub0005_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<7> (XLXI_6/Madd_RGB_addsub0005_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<8> (XLXI_6/Madd_RGB_addsub0005_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<9> (XLXI_6/Madd_RGB_addsub0005_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<10> (XLXI_6/Madd_RGB_addsub0005_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<11> (XLXI_6/Madd_RGB_addsub0005_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<12> (XLXI_6/Madd_RGB_addsub0005_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<13> (XLXI_6/Madd_RGB_addsub0005_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<14> (XLXI_6/Madd_RGB_addsub0005_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<15> (XLXI_6/Madd_RGB_addsub0005_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<16> (XLXI_6/Madd_RGB_addsub0005_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<17> (XLXI_6/Madd_RGB_addsub0005_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<18> (XLXI_6/Madd_RGB_addsub0005_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<19> (XLXI_6/Madd_RGB_addsub0005_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<20> (XLXI_6/Madd_RGB_addsub0005_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<21> (XLXI_6/Madd_RGB_addsub0005_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<22> (XLXI_6/Madd_RGB_addsub0005_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<23> (XLXI_6/Madd_RGB_addsub0005_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<24> (XLXI_6/Madd_RGB_addsub0005_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<25> (XLXI_6/Madd_RGB_addsub0005_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<26> (XLXI_6/Madd_RGB_addsub0005_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<27> (XLXI_6/Madd_RGB_addsub0005_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_6/Madd_RGB_addsub0005_cy<28> (XLXI_6/Madd_RGB_addsub0005_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_6/Madd_RGB_addsub0005_xor<29> (XLXI_6/RGB_addsub0005<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_6/Mcompar_RGB_cmp_gt0003_lut<14> (XLXI_6/Mcompar_RGB_cmp_gt0003_lut<14>)
     MUXCY:S->O            1   0.464   0.000  XLXI_6/Mcompar_RGB_cmp_gt0003_cy<14> (XLXI_6/Mcompar_RGB_cmp_gt0003_cy<14>)
     MUXCY:CI->O           1   0.459   0.499  XLXI_6/Mcompar_RGB_cmp_gt0003_cy<15> (XLXI_6/Mcompar_RGB_cmp_gt0003_cy<15>)
     LUT4:I1->O            3   0.704   0.566  XLXI_6/RGB_and00011 (XLXI_6/RGB_and0001)
     LUT3:I2->O            1   0.704   0.000  XLXI_1/VGA_R12 (XLXI_1/VGA_R11)
     MUXF5:I0->O           2   0.321   0.447  XLXI_1/VGA_R1_f5 (G_OBUF)
     OBUF:I->O                 3.272          G_OBUF (G)
    ----------------------------------------
    Total                     13.764ns (10.725ns logic, 3.039ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/clk_grav1'
  Total number of paths / destination ports: 1040 / 2
-------------------------------------------------------------------------
Offset:              13.530ns (Levels of Logic = 13)
  Source:            XLXI_6/pixel_screen_83 (FF)
  Destination:       G (PAD)
  Source Clock:      XLXI_6/clk_grav1 rising

  Data Path: XLXI_6/pixel_screen_83 to G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.591   1.243  XLXI_6/pixel_screen_83 (XLXI_6/pixel_screen_83)
     LUT3:I1->O            1   0.704   0.000  XLXI_6/Mmux__varindex0000<0>_1839 (XLXI_6/Mmux__varindex0000<0>_1839)
     MUXF5:I1->O           1   0.321   0.000  XLXI_6/Mmux__varindex0000<0>_17_f5_20 (XLXI_6/Mmux__varindex0000<0>_17_f521)
     MUXF6:I0->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_15_f6_10 (XLXI_6/Mmux__varindex0000<0>_15_f611)
     MUXF7:I1->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_14_f7_5 (XLXI_6/Mmux__varindex0000<0>_14_f76)
     MUXF8:I0->O           1   0.521   0.499  XLXI_6/Mmux__varindex0000<0>_12_f8_2 (XLXI_6/Mmux__varindex0000<0>_12_f83)
     LUT3:I1->O            1   0.704   0.000  XLXI_6/Mmux__varindex0000<0>_92 (XLXI_6/Mmux__varindex0000<0>_92)
     MUXF5:I1->O           1   0.321   0.000  XLXI_6/Mmux__varindex0000<0>_8_f5_0 (XLXI_6/Mmux__varindex0000<0>_8_f51)
     MUXF6:I1->O           1   0.521   0.000  XLXI_6/Mmux__varindex0000<0>_7_f6 (XLXI_6/Mmux__varindex0000<0>_7_f6)
     MUXF7:I0->O           1   0.521   0.499  XLXI_6/Mmux__varindex0000<0>_5_f7 (XLXI_6/Mmux__varindex0000<0>_5_f7)
     LUT3:I1->O            1   0.704   0.595  XLXI_6/RGB<2>_SW2 (N99)
     LUT4:I0->O            1   0.704   0.000  XLXI_1/VGA_R11 (XLXI_1/VGA_R1)
     MUXF5:I1->O           2   0.321   0.447  XLXI_1/VGA_R1_f5 (G_OBUF)
     OBUF:I->O                 3.272          G_OBUF (G)
    ----------------------------------------
    Total                     13.530ns (10.247ns logic, 3.283ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================


Total REAL time to Xst completion: 503.00 secs
Total CPU time to Xst completion: 502.48 secs
 
--> 

Total memory usage is 370516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :   16 (   0 filtered)

