
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584401 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584402 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10417997 heartbeat IPC: 1.27655 cumulative IPC: 1.27655 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17813525 heartbeat IPC: 1.35217 cumulative IPC: 1.31327 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25773979 heartbeat IPC: 1.25621 cumulative IPC: 1.29368 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 33373320 heartbeat IPC: 1.3159 cumulative IPC: 1.29917 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 41002165 heartbeat IPC: 1.31081 cumulative IPC: 1.30148 (Simulation time: 0 hr 2 min 47 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 48885907 heartbeat IPC: 1.26843 cumulative IPC: 1.29585 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 56376872 heartbeat IPC: 1.33494 cumulative IPC: 1.3013 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 63687220 heartbeat IPC: 1.36792 cumulative IPC: 1.30927 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 71334464 heartbeat IPC: 1.30766 cumulative IPC: 1.30909 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 79853111 heartbeat IPC: 1.1739 cumulative IPC: 1.29418 (Simulation time: 0 hr 5 min 19 sec) 
Finished CPU 0 instructions: 100000001 cycles: 77268710 cumulative IPC: 1.29418 (Simulation time: 0 hr 5 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.29418 instructions: 100000001 cycles: 77268710
cpu0_DTLB TOTAL     ACCESS:   16181536  HIT:   16072738  MISS:     108798
cpu0_DTLB LOAD      ACCESS:   15029875  HIT:   14927011  MISS:     102864
cpu0_DTLB RFO       ACCESS:    1151661  HIT:    1145727  MISS:       5934
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.271 cycles
cpu0_ITLB TOTAL     ACCESS:    9524118  HIT:    9524076  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9524118  HIT:    9524076  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.881 cycles
cpu0_L1I TOTAL     ACCESS:     299284  HIT:     297714  MISS:       1570
cpu0_L1I LOAD      ACCESS:     299284  HIT:     297714  MISS:       1570
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 178.028 cycles
cpu0_STLB TOTAL     ACCESS:     108840  HIT:      69719  MISS:      39121
cpu0_STLB LOAD      ACCESS:     102906  HIT:      64877  MISS:      38029
cpu0_STLB RFO       ACCESS:       5934  HIT:       4842  MISS:       1092
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.8565 cycles
cpu0_L1D TOTAL     ACCESS:   12225466  HIT:   10726297  MISS:    1499169
cpu0_L1D LOAD      ACCESS:   10429505  HIT:    9051441  MISS:    1378064
cpu0_L1D RFO       ACCESS:    1758976  HIT:    1638378  MISS:     120598
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      36985  HIT:      36478  MISS:        507
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 84.2385 cycles
cpu0_L2C TOTAL     ACCESS:    1642827  HIT:     358285  MISS:    1284542
cpu0_L2C LOAD      ACCESS:    1379624  HIT:     204268  MISS:    1175356
cpu0_L2C RFO       ACCESS:     120596  HIT:      11961  MISS:     108635
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142100  HIT:     141837  MISS:        263
cpu0_L2C TRANSLATION ACCESS:        507  HIT:        219  MISS:        288
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 85.6405 cycles
LLC TOTAL     ACCESS:    1413630  HIT:     960384  MISS:     453246
LLC LOAD      ACCESS:    1175348  HIT:     739914  MISS:     435434
LLC RFO       ACCESS:     108635  HIT:      98344  MISS:      10291
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129359  HIT:     121864  MISS:       7495
LLC TRANSLATION ACCESS:        288  HIT:        262  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.205 cycles
OPTgen accesses: 22033
OPTgen hits: 12162
OPTgen hit rate: 55.199


Insertion Distribution: 
	LOAD 13701 0 92177 410840 
	RFO 3519 0 9591 2574 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 8445 
	TRANSLATION 4 0 37 9 
Total Prefetch Downgrades: 0
DIP stats:
h_count: 207107(0.132778)
s_count: 1352691(0.867222)
total: 1559798
hm_count: 13089
sm_count: 9065

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50828  ROW_BUFFER_MISS:     394835
 DBUS AVG_CONGESTED_CYCLE:    3.77984
 WQ ROW_BUFFER_HIT:       5612  ROW_BUFFER_MISS:      11609  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 175.138
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

