

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop4'
================================================================
* Date:           Mon Jun 26 15:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.661 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                              |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |squared_sum_V_1_macply_fu_73  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%squared_sum_V = alloca i32 1"   --->   Operation 5 'alloca' 'squared_sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_2_4_2_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_2_4_2_reload"   --->   Operation 6 'read' 'r_in_V_2_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_4_2_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_1_4_2_reload"   --->   Operation 7 'read' 'r_in_V_1_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_in_V_0_4_2_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_0_4_2_reload"   --->   Operation 8 'read' 'r_in_V_0_4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %squared_sum_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 24.6>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [src/runge_kutta_45.cpp:35]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp_eq  i2 %i_2, i2 3" [src/runge_kutta_45.cpp:35]   --->   Operation 13 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%add_ln35 = add i2 %i_2, i2 1" [src/runge_kutta_45.cpp:35]   --->   Operation 15 'add' 'add_ln35' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body12.i.i.split, void %for.cond.cleanup11.i.i.exitStub" [src/runge_kutta_45.cpp:35]   --->   Operation 16 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%squared_sum_V_load_1 = load i177 %squared_sum_V" [src/runge_kutta_45.cpp:38]   --->   Operation 17 'load' 'squared_sum_V_load_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:36]   --->   Operation 18 'specpipeline' 'specpipeline_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/runge_kutta_45.cpp:35]   --->   Operation 19 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.70ns)   --->   "%tmp_s = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_4_2_reload_read, i86 %r_in_V_1_4_2_reload_read, i86 %r_in_V_2_4_2_reload_read, i2 %i_2"   --->   Operation 20 'mux' 'tmp_s' <Predicate = (!icmp_ln35)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i86 %tmp_s"   --->   Operation 21 'trunc' 'trunc_ln859' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (21.3ns)   --->   "%squared_sum_V_1 = call i177 @macply, i177 %squared_sum_V_load_1, i85 %trunc_ln859, i85 %trunc_ln859" [src/runge_kutta_45.cpp:38]   --->   Operation 22 'call' 'squared_sum_V_1' <Predicate = (!icmp_ln35)> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln35 = store i177 %squared_sum_V_1, i177 %squared_sum_V" [src/runge_kutta_45.cpp:35]   --->   Operation 23 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln35 = store i2 %add_ln35, i2 %i" [src/runge_kutta_45.cpp:35]   --->   Operation 24 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body12.i.i" [src/runge_kutta_45.cpp:35]   --->   Operation 25 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%squared_sum_V_load = load i177 %squared_sum_V"   --->   Operation 26 'load' 'squared_sum_V_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %squared_sum_V_3_0_out, i177 %squared_sum_V_load"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_in_V_0_4_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_4_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_4_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ squared_sum_V_3_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 011]
squared_sum_V            (alloca           ) [ 011]
r_in_V_2_4_2_reload_read (read             ) [ 011]
r_in_V_1_4_2_reload_read (read             ) [ 011]
r_in_V_0_4_2_reload_read (read             ) [ 011]
store_ln0                (store            ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_2                      (load             ) [ 000]
icmp_ln35                (icmp             ) [ 011]
speclooptripcount_ln0    (speclooptripcount) [ 000]
add_ln35                 (add              ) [ 000]
br_ln35                  (br               ) [ 000]
squared_sum_V_load_1     (load             ) [ 000]
specpipeline_ln36        (specpipeline     ) [ 000]
specloopname_ln35        (specloopname     ) [ 000]
tmp_s                    (mux              ) [ 000]
trunc_ln859              (trunc            ) [ 000]
squared_sum_V_1          (call             ) [ 000]
store_ln35               (store            ) [ 000]
store_ln35               (store            ) [ 000]
br_ln35                  (br               ) [ 000]
squared_sum_V_load       (load             ) [ 000]
write_ln0                (write            ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_in_V_0_4_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_4_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_in_V_1_4_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_4_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_in_V_2_4_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_4_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="squared_sum_V_3_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="squared_sum_V_3_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i86"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i86.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macply"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i177P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="squared_sum_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="squared_sum_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="r_in_V_2_4_2_reload_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="86" slack="0"/>
<pin id="50" dir="0" index="1" bw="86" slack="0"/>
<pin id="51" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_4_2_reload_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_in_V_1_4_2_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="86" slack="0"/>
<pin id="56" dir="0" index="1" bw="86" slack="0"/>
<pin id="57" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_4_2_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_in_V_0_4_2_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="86" slack="0"/>
<pin id="62" dir="0" index="1" bw="86" slack="0"/>
<pin id="63" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_4_2_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="177" slack="0"/>
<pin id="69" dir="0" index="2" bw="177" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="squared_sum_V_1_macply_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="177" slack="0"/>
<pin id="75" dir="0" index="1" bw="177" slack="0"/>
<pin id="76" dir="0" index="2" bw="85" slack="0"/>
<pin id="77" dir="0" index="3" bw="85" slack="0"/>
<pin id="78" dir="1" index="4" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="squared_sum_V_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="177" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_2_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln35_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln35_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="squared_sum_V_load_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="177" slack="1"/>
<pin id="107" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="squared_sum_V_load_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="86" slack="0"/>
<pin id="111" dir="0" index="1" bw="86" slack="1"/>
<pin id="112" dir="0" index="2" bw="86" slack="1"/>
<pin id="113" dir="0" index="3" bw="86" slack="1"/>
<pin id="114" dir="0" index="4" bw="2" slack="0"/>
<pin id="115" dir="1" index="5" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln859_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="86" slack="0"/>
<pin id="120" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln859/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln35_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="177" slack="0"/>
<pin id="126" dir="0" index="1" bw="177" slack="1"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln35_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="1"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="squared_sum_V_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="177" slack="1"/>
<pin id="136" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="squared_sum_V_load/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="145" class="1005" name="squared_sum_V_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="177" slack="0"/>
<pin id="147" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opset="squared_sum_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="r_in_V_2_4_2_reload_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="86" slack="1"/>
<pin id="155" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_2_4_2_reload_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_in_V_1_4_2_reload_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="86" slack="1"/>
<pin id="160" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_1_4_2_reload_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="r_in_V_0_4_2_reload_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="86" slack="1"/>
<pin id="165" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_0_4_2_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="105" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="90" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="121"><net_src comp="109" pin="5"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="73" pin=3"/></net>

<net id="128"><net_src comp="73" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="99" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="141"><net_src comp="40" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="148"><net_src comp="44" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="156"><net_src comp="48" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="161"><net_src comp="54" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="166"><net_src comp="60" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: squared_sum_V_3_0_out | {2 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_sq_sum_loop4 : r_in_V_0_4_2_reload | {1 }
	Port: runge_kutta_45_Pipeline_sq_sum_loop4 : r_in_V_1_4_2_reload | {1 }
	Port: runge_kutta_45_Pipeline_sq_sum_loop4 : r_in_V_2_4_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
		tmp_s : 1
		trunc_ln859 : 2
		squared_sum_V_1 : 3
		store_ln35 : 4
		store_ln35 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   call   |     squared_sum_V_1_macply_fu_73    |    15   |    0    |   294   |
|----------|-------------------------------------|---------|---------|---------|
|    mux   |             tmp_s_fu_109            |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|
|    add   |            add_ln35_fu_99           |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln35_fu_93           |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          | r_in_V_2_4_2_reload_read_read_fu_48 |    0    |    0    |    0    |
|   read   | r_in_V_1_4_2_reload_read_read_fu_54 |    0    |    0    |    0    |
|          | r_in_V_0_4_2_reload_read_read_fu_60 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_66        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln859_fu_118         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    15   |    0    |   326   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            i_reg_138           |    2   |
|r_in_V_0_4_2_reload_read_reg_163|   86   |
|r_in_V_1_4_2_reload_read_reg_158|   86   |
|r_in_V_2_4_2_reload_read_reg_153|   86   |
|      squared_sum_V_reg_145     |   177  |
+--------------------------------+--------+
|              Total             |   437  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   326  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   437  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   437  |   326  |
+-----------+--------+--------+--------+
