

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_14'
================================================================
* Date:           Tue Jul  7 16:27:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.171|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7204|  7204|  7204|  7204|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  7202|  7202|         5|          2|          1|  3600|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    152|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     739|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     739|    296|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_6_fu_127_p2                     |     +    |      0|  0|  39|           1|          32|
    |t_9_fu_115_p2                     |     +    |      0|  0|  12|          12|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state3     |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_109_p2                |   icmp   |      0|  0|  13|          12|          10|
    |tmp_fu_121_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_133_p2                   |   icmp   |      0|  0|  18|          32|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_138_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 152|         100|          59|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_o_phi_fu_73_p4              |   9|          2|   32|         64|
    |ap_phi_mux_t_phi_fu_84_p4              |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100  |  15|          3|  128|        384|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91   |  15|          3|  128|        384|
    |in_V_V_blk_n                           |   9|          2|    1|          2|
    |o_reg_69                               |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_V_V_din                            |  15|          3|   32|         96|
    |t_reg_80                               |   9|          2|   12|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         30|  381|       1053|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    4|   0|    4|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91   |  128|   0|  128|          0|
    |ei_V_1_fu_52                           |   96|   0|   96|          0|
    |ei_V_fu_48                             |   96|   0|   96|          0|
    |exitcond_reg_210                       |    1|   0|    1|          0|
    |exitcond_reg_210_pp0_iter1_reg         |    1|   0|    1|          0|
    |o_6_reg_223                            |   32|   0|   32|          0|
    |o_reg_69                               |   32|   0|   32|          0|
    |p_s_reg_234                            |   32|   0|   32|          0|
    |t_9_reg_214                            |   12|   0|   12|          0|
    |t_reg_80                               |   12|   0|   12|          0|
    |tmp_V_81_reg_254                       |   32|   0|   32|          0|
    |tmp_V_82_reg_229                       |  128|   0|  128|          0|
    |tmp_reg_219                            |    1|   0|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  739|   0|  739|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Resid_StreamingDataW.14 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |          in_V_V         |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |         out_V_V         |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V         |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V         |    pointer   |
+----------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ei_V = alloca i96"   --->   Operation 8 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ei_V_1 = alloca i96"   --->   Operation 9 'alloca' 'ei_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%o = phi i32 [ 0, %0 ], [ %p_s, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 13 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i12 [ 0, %0 ], [ %t_9, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.99ns)   --->   "%exitcond = icmp eq i12 %t, -496" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3600, i64 3600, i64 3600)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%t_9 = add i12 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 17 'add' 't_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %o, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 19 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%o_6 = add i32 1, %o" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:182]   --->   Operation 20 'add' 'o_6' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%tmp_V_82 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 21 'read' 'tmp_V_82' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_3 : Operation 22 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %o_6, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_s, i32 0, i32 %o_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 23 'select' 'p_s' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ei_V_load = load i96* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 24 'load' 'ei_V_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ei_V_1_load = load i96* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 25 'load' 'ei_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ei_V_1_cast = zext i96 %ei_V_1_load to i128" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 26 'zext' 'ei_V_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_0_cast = zext i96 %ei_V_load to i128" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 27 'zext' 'ei_V_0_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "br i1 %tmp, label %.preheader.0, label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 28 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_83 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 29 'read' 'tmp_V_83' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (!exitcond & tmp)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%ei_V_1_1 = phi i128 [ %tmp_V_83, %.preheader.0 ], [ %ei_V_1_cast, %2 ]"   --->   Operation 31 'phi' 'ei_V_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ei_V_0_1 = phi i128 [ %tmp_V_82, %.preheader.0 ], [ %ei_V_0_cast, %2 ]"   --->   Operation 32 'phi' 'ei_V_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V = trunc i128 %ei_V_0_1 to i32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 33 'trunc' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 34 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ei_0_V_7_cast = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %ei_V_0_1, i32 32, i32 127)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 35 'partselect' 'ei_0_V_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_81 = trunc i128 %ei_V_1_1 to i32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 36 'trunc' 'tmp_V_81' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ei_1_V_7_cast = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %ei_V_1_1, i32 32, i32 127)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 37 'partselect' 'ei_1_V_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "store i96 %ei_1_V_7_cast, i96* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 38 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "store i96 %ei_0_V_7_cast, i96* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 39 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str149)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 40 'specregionbegin' 'tmp_208' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:167]   --->   Operation 41 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_81)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 42 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str149, i32 %tmp_208)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:187]   --->   Operation 43 'specregionend' 'empty_1227' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 44 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei_V          (alloca           ) [ 00111110]
ei_V_1        (alloca           ) [ 00111110]
StgValue_10   (specinterface    ) [ 00000000]
StgValue_11   (specinterface    ) [ 00000000]
StgValue_12   (br               ) [ 01111110]
o             (phi              ) [ 00100000]
t             (phi              ) [ 00100000]
exitcond      (icmp             ) [ 00111110]
empty         (speclooptripcount) [ 00000000]
t_9           (add              ) [ 01111110]
StgValue_18   (br               ) [ 00000000]
tmp           (icmp             ) [ 00111110]
o_6           (add              ) [ 00010000]
tmp_V_82      (read             ) [ 00111100]
tmp_s         (icmp             ) [ 00000000]
p_s           (select           ) [ 01111110]
ei_V_load     (load             ) [ 00000000]
ei_V_1_load   (load             ) [ 00000000]
ei_V_1_cast   (zext             ) [ 00111110]
ei_V_0_cast   (zext             ) [ 00111110]
StgValue_28   (br               ) [ 00111110]
tmp_V_83      (read             ) [ 00111110]
StgValue_30   (br               ) [ 00111110]
ei_V_1_1      (phi              ) [ 00010100]
ei_V_0_1      (phi              ) [ 00010100]
tmp_V         (trunc            ) [ 00000000]
StgValue_34   (write            ) [ 00000000]
ei_0_V_7_cast (partselect       ) [ 00000000]
tmp_V_81      (trunc            ) [ 00100010]
ei_1_V_7_cast (partselect       ) [ 00000000]
StgValue_38   (store            ) [ 00000000]
StgValue_39   (store            ) [ 00000000]
tmp_208       (specregionbegin  ) [ 00000000]
StgValue_41   (specpipeline     ) [ 00000000]
StgValue_42   (write            ) [ 00000000]
empty_1227    (specregionend    ) [ 00000000]
StgValue_44   (br               ) [ 01111110]
StgValue_45   (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="ei_V_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ei_V_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_82/3 tmp_V_83/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/5 StgValue_42/6 "/>
</bind>
</comp>

<comp id="69" class="1005" name="o_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="o_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="t_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="1"/>
<pin id="82" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="t_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="ei_V_1_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="93" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="ei_V_1_1_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="96" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_1_1/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="ei_V_0_1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="ei_V_0_1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="128" slack="2"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="96" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_0_1/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="12" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="t_9_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_9/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="o_6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="ei_V_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="96" slack="3"/>
<pin id="147" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_load/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ei_V_1_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="96" slack="3"/>
<pin id="150" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_1_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ei_V_1_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="96" slack="0"/>
<pin id="153" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ei_V_1_cast/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="ei_V_0_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="96" slack="0"/>
<pin id="157" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ei_V_0_cast/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ei_0_V_7_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ei_0_V_7_cast/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_81_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_81/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ei_1_V_7_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="96" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ei_1_V_7_cast/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_38_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="96" slack="0"/>
<pin id="190" dir="0" index="1" bw="96" slack="4"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_39_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="96" slack="0"/>
<pin id="195" dir="0" index="1" bw="96" slack="4"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="ei_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="96" slack="3"/>
<pin id="200" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="ei_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="ei_V_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="96" slack="3"/>
<pin id="206" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="ei_V_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="exitcond_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="214" class="1005" name="t_9_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="t_9 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="223" class="1005" name="o_6_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_V_82_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="2"/>
<pin id="231" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_82 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_s_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="239" class="1005" name="ei_V_1_cast_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="128" slack="1"/>
<pin id="241" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ei_V_1_cast "/>
</bind>
</comp>

<comp id="244" class="1005" name="ei_V_0_cast_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="1"/>
<pin id="246" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ei_V_0_cast "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_V_83_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="128" slack="1"/>
<pin id="251" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_83 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_V_81_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_81 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="113"><net_src comp="84" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="84" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="73" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="73" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="103" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="103" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="94" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="94" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="164" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="48" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="207"><net_src comp="52" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="213"><net_src comp="109" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="115" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="222"><net_src comp="121" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="127" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="232"><net_src comp="56" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="237"><net_src comp="138" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="242"><net_src comp="151" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="247"><net_src comp="155" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="252"><net_src comp="56" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="257"><net_src comp="174" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: Resid_StreamingDataW.14 : in_V_V | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		t_9 : 1
		StgValue_18 : 2
		tmp : 1
		o_6 : 1
	State 3
		p_s : 1
	State 4
		ei_V_1_cast : 1
		ei_V_0_cast : 1
	State 5
		tmp_V : 1
		StgValue_34 : 2
		ei_0_V_7_cast : 1
		tmp_V_81 : 1
		ei_1_V_7_cast : 1
		StgValue_38 : 2
		StgValue_39 : 2
	State 6
		empty_1227 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      t_9_fu_115      |    0    |    12   |
|          |      o_6_fu_127      |    0    |    39   |
|----------|----------------------|---------|---------|
|          |    exitcond_fu_109   |    0    |    13   |
|   icmp   |      tmp_fu_121      |    0    |    18   |
|          |     tmp_s_fu_133     |    0    |    18   |
|----------|----------------------|---------|---------|
|  select  |      p_s_fu_138      |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_56    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_62   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |  ei_V_1_cast_fu_151  |    0    |    0    |
|          |  ei_V_0_cast_fu_155  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_V_fu_159     |    0    |    0    |
|          |    tmp_V_81_fu_174   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| ei_0_V_7_cast_fu_164 |    0    |    0    |
|          | ei_1_V_7_cast_fu_178 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   132   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  ei_V_0_1_reg_100 |   128  |
|ei_V_0_cast_reg_244|   128  |
|  ei_V_1_1_reg_91  |   128  |
|ei_V_1_cast_reg_239|   128  |
|   ei_V_1_reg_204  |   96   |
|    ei_V_reg_198   |   96   |
|  exitcond_reg_210 |    1   |
|    o_6_reg_223    |   32   |
|      o_reg_69     |   32   |
|    p_s_reg_234    |   32   |
|    t_9_reg_214    |   12   |
|      t_reg_80     |   12   |
|  tmp_V_81_reg_254 |   32   |
|  tmp_V_82_reg_229 |   128  |
|  tmp_V_83_reg_249 |   128  |
|    tmp_reg_219    |    1   |
+-------------------+--------+
|       Total       |  1114  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1114  |   141  |
+-----------+--------+--------+--------+
