

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Fri Apr  4 02:23:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.619 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262158|   262158|  1.311 ms|  1.311 ms|  262159|  262159|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loopjj_loopi_loopk  |   262156|   262156|        21|          8|          1|  32768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 8, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kk = alloca i32 1"   --->   Operation 27 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten61 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 29 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten115 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm.c:10]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln15 = store i16 0, i16 %indvar_flatten115" [gemm.c:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %jj" [gemm.c:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln15 = store i14 0, i14 %indvar_flatten61" [gemm.c:15]   --->   Operation 40 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %kk" [gemm.c:15]   --->   Operation 41 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln15 = store i11 0, i11 %indvar_flatten" [gemm.c:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %i" [gemm.c:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln15 = store i4 0, i4 %k" [gemm.c:15]   --->   Operation 44 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopj" [gemm.c:15]   --->   Operation 45 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%jj_1 = load i7 %jj" [gemm.c:23]   --->   Operation 46 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten115_load = load i16 %indvar_flatten115" [gemm.c:15]   --->   Operation 47 'load' 'indvar_flatten115_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %jj_1" [gemm.c:23]   --->   Operation 48 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln15 = icmp_eq  i16 %indvar_flatten115_load, i16 32768" [gemm.c:15]   --->   Operation 49 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln15 = add i16 %indvar_flatten115_load, i16 1" [gemm.c:15]   --->   Operation 50 'add' 'add_ln15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc36, void %for.end38" [gemm.c:15]   --->   Operation 51 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [gemm.c:11]   --->   Operation 52 'load' 'k_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [gemm.c:17]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kk_load = load i7 %kk" [gemm.c:11]   --->   Operation 54 'load' 'kk_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten61_load = load i14 %indvar_flatten61" [gemm.c:16]   --->   Operation 55 'load' 'indvar_flatten61_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln16 = icmp_eq  i14 %indvar_flatten61_load, i14 4096" [gemm.c:16]   --->   Operation 56 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.30ns)   --->   "%select_ln11 = select i1 %icmp_ln16, i7 0, i7 %kk_load" [gemm.c:11]   --->   Operation 57 'select' 'select_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln15_1 = add i7 %jj_1, i7 8" [gemm.c:15]   --->   Operation 58 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i7 %add_ln15_1" [gemm.c:23]   --->   Operation 59 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.29ns)   --->   "%select_ln11_1 = select i1 %icmp_ln16, i6 %trunc_ln23_1, i6 %trunc_ln23" [gemm.c:11]   --->   Operation 60 'select' 'select_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%xor_ln11 = xor i1 %icmp_ln16, i1 1" [gemm.c:11]   --->   Operation 61 'xor' 'xor_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.65ns)   --->   "%icmp_ln18 = icmp_eq  i4 %k_load, i4 8" [gemm.c:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%and_ln11 = and i1 %icmp_ln18, i1 %xor_ln11" [gemm.c:11]   --->   Operation 63 'and' 'and_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp_eq  i11 %indvar_flatten_load, i11 512" [gemm.c:17]   --->   Operation 64 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln11_1 = and i1 %icmp_ln17, i1 %xor_ln11" [gemm.c:11]   --->   Operation 65 'and' 'and_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln16 = add i7 %select_ln11, i7 8" [gemm.c:16]   --->   Operation 66 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%xor_ln11_1 = xor i1 %icmp_ln17, i1 1" [gemm.c:11]   --->   Operation 67 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%or_ln11_1 = or i1 %icmp_ln16, i1 %xor_ln11_1" [gemm.c:11]   --->   Operation 68 'or' 'or_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln11_2 = and i1 %and_ln11, i1 %or_ln11_1" [gemm.c:11]   --->   Operation 69 'and' 'and_ln11_2' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.30ns)   --->   "%select_ln16 = select i1 %and_ln11_1, i7 %add_ln16, i7 %select_ln11" [gemm.c:16]   --->   Operation 70 'select' 'select_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_5)   --->   "%or_ln11_2 = or i1 %and_ln11_2, i1 %and_ln11_1" [gemm.c:11]   --->   Operation 71 'or' 'or_ln11_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_5)   --->   "%or_ln11_10 = or i1 %or_ln11_2, i1 %icmp_ln16" [gemm.c:11]   --->   Operation 72 'or' 'or_ln11_10' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln11_5 = select i1 %or_ln11_10, i4 0, i4 %k_load" [gemm.c:11]   --->   Operation 73 'select' 'select_ln11_5' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %select_ln11_5" [gemm.c:20]   --->   Operation 74 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln16, i32 3, i32 5" [gemm.c:23]   --->   Operation 75 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln23_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp, i3 %trunc_ln20, i6 %select_ln11_1" [gemm.c:23]   --->   Operation 76 'bitconcatenate' 'add_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %add_ln23_1" [gemm.c:23]   --->   Operation 77 'zext' 'zext_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln23" [gemm.c:23]   --->   Operation 78 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:23]   --->   Operation 79 'load' 'm2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln23 = or i12 %add_ln23_1, i12 1" [gemm.c:23]   --->   Operation 80 'or' 'or_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i12 %or_ln23" [gemm.c:23]   --->   Operation 81 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_1" [gemm.c:23]   --->   Operation 82 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:23]   --->   Operation 83 'load' 'm2_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln18 = add i4 %select_ln11_5, i4 1" [gemm.c:18]   --->   Operation 84 'add' 'add_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln18 = store i16 %add_ln15, i16 %indvar_flatten115" [gemm.c:18]   --->   Operation 85 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln16, i7 %kk" [gemm.c:18]   --->   Operation 86 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %k" [gemm.c:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 88 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 89 'trunc' 'empty' <Predicate = (!icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 %trunc_ln23" [gemm.c:24]   --->   Operation 90 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%add_ln_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %trunc_ln23_1" [gemm.c:24]   --->   Operation 92 'bitconcatenate' 'add_ln_mid' <Predicate = (!icmp_ln15 & icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%zext_ln11_8 = zext i7 %add_ln_mid" [gemm.c:11]   --->   Operation 93 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln15 & icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%select_ln11_2 = select i1 %icmp_ln16, i12 %zext_ln11_8, i12 %add_ln" [gemm.c:11]   --->   Operation 94 'select' 'select_ln11_2' <Predicate = (!icmp_ln15 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln11 = or i1 %and_ln11_1, i1 %icmp_ln16" [gemm.c:11]   --->   Operation 95 'or' 'or_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns)   --->   "%select_ln11_3 = select i1 %or_ln11, i7 0, i7 %i_1" [gemm.c:11]   --->   Operation 96 'select' 'select_ln11_3' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%add_ln_mid2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %select_ln11_1" [gemm.c:24]   --->   Operation 97 'bitconcatenate' 'add_ln_mid2' <Predicate = (!icmp_ln15 & and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%zext_ln11_9 = zext i7 %add_ln_mid2" [gemm.c:11]   --->   Operation 98 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln15 & and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11_4 = select i1 %and_ln11_1, i12 %zext_ln11_9, i12 %select_ln11_2" [gemm.c:11]   --->   Operation 99 'select' 'select_ln11_4' <Predicate = (!icmp_ln15 & !and_ln11_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %select_ln11_3, i7 1" [gemm.c:17]   --->   Operation 100 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_6)   --->   "%empty_9 = trunc i7 %add_ln17" [gemm.c:17]   --->   Operation 101 'trunc' 'empty_9' <Predicate = (!icmp_ln15 & and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_6)   --->   "%add_ln_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_9, i6 %select_ln11_1" [gemm.c:24]   --->   Operation 102 'bitconcatenate' 'add_ln_mid1' <Predicate = (!icmp_ln15 & and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11_6 = select i1 %and_ln11_2, i12 %add_ln_mid1, i12 %select_ln11_4" [gemm.c:11]   --->   Operation 103 'select' 'select_ln11_6' <Predicate = (!icmp_ln15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %and_ln11_2, i7 %add_ln17, i7 %select_ln11_3" [gemm.c:17]   --->   Operation 104 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i7 %select_ln17" [gemm.c:21]   --->   Operation 105 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln21_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3, i6 %trunc_ln21, i3 %tmp, i3 %trunc_ln20" [gemm.c:21]   --->   Operation 106 'bitconcatenate' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i12 %add_ln21_1" [gemm.c:21]   --->   Operation 107 'zext' 'zext_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln21" [gemm.c:21]   --->   Operation 108 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:21]   --->   Operation 109 'load' 'm1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 110 [1/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:23]   --->   Operation 110 'load' 'm2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 111 [1/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:23]   --->   Operation 111 'load' 'm2_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i12 %add_ln23_1, i12 2" [gemm.c:23]   --->   Operation 112 'or' 'or_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i12 %or_ln23_1" [gemm.c:23]   --->   Operation 113 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_2" [gemm.c:23]   --->   Operation 114 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:23]   --->   Operation 115 'load' 'm2_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i12 %add_ln23_1, i12 3" [gemm.c:23]   --->   Operation 116 'or' 'or_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i12 %or_ln23_2" [gemm.c:23]   --->   Operation 117 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_3" [gemm.c:23]   --->   Operation 118 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:23]   --->   Operation 119 'load' 'm2_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 120 [1/1] (0.73ns)   --->   "%add_ln17_1 = add i11 %indvar_flatten_load, i11 1" [gemm.c:17]   --->   Operation 120 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %or_ln11, i11 1, i11 %add_ln17_1" [gemm.c:17]   --->   Operation 121 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln18 = store i11 %select_ln17_1, i11 %indvar_flatten" [gemm.c:18]   --->   Operation 122 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln17, i7 %i" [gemm.c:18]   --->   Operation 123 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 124 [1/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:21]   --->   Operation 124 'load' 'm1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 125 [1/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:23]   --->   Operation 125 'load' 'm2_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 126 [1/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:23]   --->   Operation 126 'load' 'm2_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i12 %add_ln23_1, i12 4" [gemm.c:23]   --->   Operation 127 'or' 'or_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i12 %or_ln23_3" [gemm.c:23]   --->   Operation 128 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_4" [gemm.c:23]   --->   Operation 129 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:23]   --->   Operation 130 'load' 'm2_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln23_4 = or i12 %add_ln23_1, i12 5" [gemm.c:23]   --->   Operation 131 'or' 'or_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i12 %or_ln23_4" [gemm.c:23]   --->   Operation 132 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_5" [gemm.c:23]   --->   Operation 133 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:23]   --->   Operation 134 'load' 'm2_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [gemm.c:21]   --->   Operation 135 'bitcast' 'temp_x' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %m2_load" [gemm.c:23]   --->   Operation 136 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 137 [5/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 137 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:23]   --->   Operation 138 'load' 'm2_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 139 [1/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:23]   --->   Operation 139 'load' 'm2_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln23_5 = or i12 %add_ln23_1, i12 6" [gemm.c:23]   --->   Operation 140 'or' 'or_ln23_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i12 %or_ln23_5" [gemm.c:23]   --->   Operation 141 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_6" [gemm.c:23]   --->   Operation 142 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:23]   --->   Operation 143 'load' 'm2_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln23_6 = or i12 %add_ln23_1, i12 7" [gemm.c:23]   --->   Operation 144 'or' 'or_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i12 %or_ln23_6" [gemm.c:23]   --->   Operation 145 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_7" [gemm.c:23]   --->   Operation 146 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:23]   --->   Operation 147 'load' 'm2_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 148 [4/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 148 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %m2_load_1" [gemm.c:23]   --->   Operation 149 'bitcast' 'bitcast_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 150 [5/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 150 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:23]   --->   Operation 151 'load' 'm2_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 152 [1/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:23]   --->   Operation 152 'load' 'm2_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 153 [3/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 153 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [4/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 154 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %m2_load_2" [gemm.c:23]   --->   Operation 155 'bitcast' 'bitcast_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 156 [5/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 156 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i12 %select_ln11_6" [gemm.c:11]   --->   Operation 157 'zext' 'zext_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 158 [2/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 158 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln11" [gemm.c:24]   --->   Operation 159 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [gemm.c:24]   --->   Operation 160 'load' 'prod_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 161 [3/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 161 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 162 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %m2_load_3" [gemm.c:23]   --->   Operation 163 'bitcast' 'bitcast_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 164 [5/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 164 'dmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 165 [1/1] (0.30ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i7 %add_ln15_1, i7 %jj_1" [gemm.c:15]   --->   Operation 165 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln11_3 = or i12 %select_ln11_6, i12 1" [gemm.c:11]   --->   Operation 166 'or' 'or_ln11_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i12 %or_ln11_3" [gemm.c:11]   --->   Operation 167 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 168 [1/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 168 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [gemm.c:24]   --->   Operation 169 'load' 'prod_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 170 [2/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 170 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_1" [gemm.c:24]   --->   Operation 171 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (1.64ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [gemm.c:24]   --->   Operation 172 'load' 'prod_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 173 [3/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 173 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [4/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 174 'dmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %m2_load_4" [gemm.c:23]   --->   Operation 175 'bitcast' 'bitcast_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 176 [5/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 176 'dmul' 'mul_4' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln16_1 = add i14 %indvar_flatten61_load, i14 1" [gemm.c:16]   --->   Operation 177 'add' 'add_ln16_1' <Predicate = (!icmp_ln15 & !icmp_ln16)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.34ns)   --->   "%select_ln16_1 = select i1 %icmp_ln16, i14 1, i14 %add_ln16_1" [gemm.c:16]   --->   Operation 178 'select' 'select_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln15, i7 %jj" [gemm.c:18]   --->   Operation 179 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_8 : Operation 180 [1/1] (0.38ns)   --->   "%store_ln18 = store i14 %select_ln16_1, i14 %indvar_flatten61" [gemm.c:18]   --->   Operation 180 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln11_4 = or i12 %select_ln11_6, i12 2" [gemm.c:11]   --->   Operation 181 'or' 'or_ln11_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i12 %or_ln11_4" [gemm.c:11]   --->   Operation 182 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %prod_load" [gemm.c:24]   --->   Operation 183 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [5/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 184 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 185 'dmul' 'mul_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/2] (1.64ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [gemm.c:24]   --->   Operation 186 'load' 'prod_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 187 [2/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 187 'dmul' 'mul_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_2" [gemm.c:24]   --->   Operation 188 'getelementptr' 'prod_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [2/2] (1.64ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [gemm.c:24]   --->   Operation 189 'load' 'prod_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 190 [3/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 190 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [4/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 191 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %m2_load_5" [gemm.c:23]   --->   Operation 192 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [5/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 193 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln11_5 = or i12 %select_ln11_6, i12 3" [gemm.c:11]   --->   Operation 194 'or' 'or_ln11_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i12 %or_ln11_5" [gemm.c:11]   --->   Operation 195 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [4/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 196 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln24_8 = bitcast i64 %prod_load_1" [gemm.c:24]   --->   Operation 197 'bitcast' 'bitcast_ln24_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [5/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 198 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 199 'dmul' 'mul_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/2] (1.64ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [gemm.c:24]   --->   Operation 200 'load' 'prod_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 201 [2/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 201 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_3" [gemm.c:24]   --->   Operation 202 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [2/2] (1.64ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [gemm.c:24]   --->   Operation 203 'load' 'prod_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 204 [3/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 204 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [4/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 205 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i64 %m2_load_6" [gemm.c:23]   --->   Operation 206 'bitcast' 'bitcast_ln23_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [5/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 207 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln11_6 = or i12 %select_ln11_6, i12 4" [gemm.c:11]   --->   Operation 208 'or' 'or_ln11_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i12 %or_ln11_6" [gemm.c:11]   --->   Operation 209 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [3/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 210 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [4/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 211 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i64 %prod_load_2" [gemm.c:24]   --->   Operation 212 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [5/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 213 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 214 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/2] (1.64ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [gemm.c:24]   --->   Operation 215 'load' 'prod_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 216 [2/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 216 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_4" [gemm.c:24]   --->   Operation 217 'getelementptr' 'prod_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (1.64ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [gemm.c:24]   --->   Operation 218 'load' 'prod_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 219 [3/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 219 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [4/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 220 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %m2_load_7" [gemm.c:23]   --->   Operation 221 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [5/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 222 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln11_7 = or i12 %select_ln11_6, i12 5" [gemm.c:11]   --->   Operation 223 'or' 'or_ln11_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i12 %or_ln11_7" [gemm.c:11]   --->   Operation 224 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [2/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 225 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [3/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 226 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [4/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 227 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln24_3 = bitcast i64 %prod_load_3" [gemm.c:24]   --->   Operation 228 'bitcast' 'bitcast_ln24_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [5/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 229 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 230 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/2] (1.64ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [gemm.c:24]   --->   Operation 231 'load' 'prod_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 232 [2/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 232 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_5" [gemm.c:24]   --->   Operation 233 'getelementptr' 'prod_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (1.64ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [gemm.c:24]   --->   Operation 234 'load' 'prod_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 235 [3/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 235 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [4/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 236 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln11_8 = or i12 %select_ln11_6, i12 6" [gemm.c:11]   --->   Operation 237 'or' 'or_ln11_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i12 %or_ln11_8" [gemm.c:11]   --->   Operation 238 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 239 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [2/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 240 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 241 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 242 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln24_4 = bitcast i64 %prod_load_4" [gemm.c:24]   --->   Operation 243 'bitcast' 'bitcast_ln24_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [5/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 244 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 245 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/2] (1.64ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [gemm.c:24]   --->   Operation 246 'load' 'prod_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 247 [2/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 247 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_6" [gemm.c:24]   --->   Operation 248 'getelementptr' 'prod_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [2/2] (1.64ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [gemm.c:24]   --->   Operation 249 'load' 'prod_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 250 [3/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 250 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [gemm.c:30]   --->   Operation 313 'ret' 'ret_ln30' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln11_9 = or i12 %select_ln11_6, i12 7" [gemm.c:11]   --->   Operation 251 'or' 'or_ln11_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i12 %or_ln11_9" [gemm.c:11]   --->   Operation 252 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %add" [gemm.c:24]   --->   Operation 253 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_1, i12 %prod_addr" [gemm.c:24]   --->   Operation 254 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 255 [1/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 255 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [2/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 256 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [3/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 257 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [4/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 258 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln24_5 = bitcast i64 %prod_load_5" [gemm.c:24]   --->   Operation 259 'bitcast' 'bitcast_ln24_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [5/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 260 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 261 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/2] (1.64ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [gemm.c:24]   --->   Operation 262 'load' 'prod_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 263 [2/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 263 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_7" [gemm.c:24]   --->   Operation 264 'getelementptr' 'prod_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [2/2] (1.64ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [gemm.c:24]   --->   Operation 265 'load' 'prod_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln24_9 = bitcast i64 %add_1" [gemm.c:24]   --->   Operation 266 'bitcast' 'bitcast_ln24_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_9, i12 %prod_addr_1" [gemm.c:24]   --->   Operation 267 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 268 [1/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 268 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [2/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 269 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [3/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 270 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [4/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 271 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln24_6 = bitcast i64 %prod_load_6" [gemm.c:24]   --->   Operation 272 'bitcast' 'bitcast_ln24_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [5/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 273 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 274 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/2] (1.64ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [gemm.c:24]   --->   Operation 275 'load' 'prod_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln24_10 = bitcast i64 %add_2" [gemm.c:24]   --->   Operation 276 'bitcast' 'bitcast_ln24_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_10, i12 %prod_addr_2" [gemm.c:24]   --->   Operation 277 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 278 [1/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 278 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [2/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 279 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [3/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 280 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [4/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 281 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln24_7 = bitcast i64 %prod_load_7" [gemm.c:24]   --->   Operation 282 'bitcast' 'bitcast_ln24_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [5/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 283 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln24_11 = bitcast i64 %add_3" [gemm.c:24]   --->   Operation 284 'bitcast' 'bitcast_ln24_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_11, i12 %prod_addr_3" [gemm.c:24]   --->   Operation 285 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 286 [1/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 286 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [2/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 287 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [3/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 288 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [4/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 289 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln24_12 = bitcast i64 %add_4" [gemm.c:24]   --->   Operation 290 'bitcast' 'bitcast_ln24_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_12, i12 %prod_addr_4" [gemm.c:24]   --->   Operation 291 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 292 [1/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 292 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [2/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 293 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [3/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 294 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln24_13 = bitcast i64 %add_5" [gemm.c:24]   --->   Operation 295 'bitcast' 'bitcast_ln24_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_13, i12 %prod_addr_5" [gemm.c:24]   --->   Operation 296 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 297 [1/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 297 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [2/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 298 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln24_14 = bitcast i64 %add_6" [gemm.c:24]   --->   Operation 299 'bitcast' 'bitcast_ln24_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_14, i12 %prod_addr_6" [gemm.c:24]   --->   Operation 300 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 301 [1/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 301 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.64>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopjj_loopi_loopk_str"   --->   Operation 302 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 303 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopkk_loopi_loopk_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 306 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopi_loopk_str"   --->   Operation 307 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.c:11]   --->   Operation 309 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln24_15 = bitcast i64 %add_7" [gemm.c:24]   --->   Operation 310 'bitcast' 'bitcast_ln24_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_15, i12 %prod_addr_7" [gemm.c:24]   --->   Operation 311 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln18 = br void %loopj" [gemm.c:18]   --->   Operation 312 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.62ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten61') [8]  (0 ns)
	'load' operation ('indvar_flatten61_load', gemm.c:16) on local variable 'indvar_flatten61' [41]  (0 ns)
	'icmp' operation ('icmp_ln16', gemm.c:16) [44]  (0.652 ns)
	'select' operation ('select_ln11', gemm.c:11) [45]  (0.308 ns)
	'add' operation ('add_ln16', gemm.c:16) [59]  (0.706 ns)
	'select' operation ('select_ln16', gemm.c:16) [70]  (0.308 ns)
	'getelementptr' operation ('m2_addr', gemm.c:23) [107]  (0 ns)
	'load' operation ('m2_load', gemm.c:23) on array 'm2' [108]  (1.65 ns)

 <State 2>: 3.09ns
The critical path consists of the following:
	'or' operation ('or_ln11', gemm.c:11) [61]  (0.122 ns)
	'select' operation ('select_ln11_3', gemm.c:11) [62]  (0.308 ns)
	'add' operation ('add_ln17', gemm.c:17) [71]  (0.706 ns)
	'select' operation ('select_ln17', gemm.c:17) [95]  (0.308 ns)
	'getelementptr' operation ('m1_addr', gemm.c:21) [102]  (0 ns)
	'load' operation ('m1_load', gemm.c:21) on array 'm1' [103]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('m1_load', gemm.c:21) on array 'm1' [103]  (1.65 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', gemm.c:23) [110]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', gemm.c:23) [110]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', gemm.c:23) [110]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', gemm.c:23) [110]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', gemm.c:23) [110]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_1', gemm.c:23) [122]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_2', gemm.c:23) [134]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_3', gemm.c:23) [146]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_4', gemm.c:23) [158]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_5', gemm.c:23) [170]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_6', gemm.c:23) [182]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_7', gemm.c:23) [194]  (3.33 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', gemm.c:24) [150]  (2.9 ns)

 <State 17>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', gemm.c:24) [162]  (2.9 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', gemm.c:24) [174]  (2.9 ns)

 <State 19>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', gemm.c:24) [186]  (2.9 ns)

 <State 20>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', gemm.c:24) [198]  (2.9 ns)

 <State 21>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln24', gemm.c:24) of variable 'bitcast_ln24_15', gemm.c:24 on array 'prod' [200]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
