{
    "code": "module TopModule (\n    input logic clk,     // Clock signal\n    input logic d,       // Data input\n    input logic reset,   // Synchronous reset\n    output logic q       // Data output\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 1'b0;  // Reset state\n        end else begin\n            q <= d;     // Capture input\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}