Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 05 Dec 2018 08:39:09 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id EA6F8580375
	for <like.xu@linux.intel.com>; Tue,  4 Dec 2018 05:49:01 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 04 Dec 2018 05:49:01 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A7CmqMBYlFQknR4JYK2Olmzr/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZps67bB7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyJPDIOi?=
 =?us-ascii?q?YYUMAeoOMvpXoJT/qFQAohWwGBGsCeHtxDJHm3P707E20/4/HgHdxwEgA8sOvW?=
 =?us-ascii?q?7IoNnpLqofU+a4x7TIwzXZaPNW3C/w5obSfRAnoPGDQ7ZwetfLx0U1CgjIk0uf?=
 =?us-ascii?q?qZb/PzyP0OQNvHKc5PdnWO20lWEnsRtxrSKpxscjlIbEnZgVxU7Z+iV52ok1Oc?=
 =?us-ascii?q?e0R1J8Yd6hCZZdsTyROYVxQsMnWW5ouSA6x6UdtpGlZigK0o4oxxjQa/OZaYSH?=
 =?us-ascii?q?/hXjVOOJLTd2gHJlea6whxWo8US61uL8Ucy03E5OripEidbMqHEN1wbP6sSdTf?=
 =?us-ascii?q?t95Eih1S6R2ADV9uFLO0Y0laXfK5E/27IwjpoTsUPfHi/xgkn2i7WWdko89uin?=
 =?us-ascii?q?7eTnf6/qppiGN497kg3+M6IumtejAesiPQgORXKU+eGm2LL/+k35RbNHheA1nK?=
 =?us-ascii?q?nBqJ3WO9gXq62jDwNIz4ou6AyzAymo3dkYh3ULMVBIdAqZg4T1P1zCOu30APmh?=
 =?us-ascii?q?j1i2jTtmxP7LMqf/DpjOKHXIja3vcqxn60FGzQo+1dBf6IxQCrEGOP/zXk7xtM?=
 =?us-ascii?q?fEDh8iKQC0zODnCMhn2oMZQ2KPDbeVMKLUsVCW+uIiO/eAaJMWtTrnNvQp+v3j?=
 =?us-ascii?q?gWUnlVITfaSlx4YbZXKgEvRjOUqZYH7sgtkbEWcNuwozVPXqh0OHUT5Ofnq9Qr?=
 =?us-ascii?q?wz5i8lB4KiFIvMXYetgKGH3CinAJJWfWdKClSNEXfraYqIQfgNaD+KL89lkzwE?=
 =?us-ascii?q?U6WhSoA72RGvsg/616RoLu7O9iIEspLj0cN45+vUlRE0+jx0Cdmd33uKT2FukW?=
 =?us-ascii?q?MEXyU207xnoUxh1leD1rB1g/hZFdxQ+fxFSAg7NYPHwux+CtDyXB/Bf9iTRFan?=
 =?us-ascii?q?RNWmHS8+TtYrz9ASZEZ9HobqsxbYwiD/A6MJj6fZQ9sw87nAxD73IMByzWuA07?=
 =?us-ascii?q?MuyFwvQ89KPGvhgbZj9g/VHMnQnkCE0qqna6kYjxPL73qJmG+HvUVEV1xpXKDY?=
 =?us-ascii?q?GHwSeEbS6M70/17PVKOGD7MhPQ1cj8mYJfxRd9frgF5aEerlI8nUeGmrmm29Vi?=
 =?us-ascii?q?qPk4uBcIfwM0AUzSnQDExMxxge4Xuccw03Fyusp2b2CD1oHEjoJUT2/r8tkn6j?=
 =?us-ascii?q?Sl4IyFSmZktg2r79wlhdr/GGUfoV0TNM7C0ssS99Glmw98jbB9qJu0xqe6AKMv?=
 =?us-ascii?q?0n51IS+WvftgF5dqTmZ4pvnEQXdQv29xfk2g9tA4NPnOAwoX8qxRY0IqWdhgAS?=
 =?us-ascii?q?PwiE1Iz9b+WEYlL5+wqiPuuPggnT?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AhAABwhAZchxHrdtBjGQEBAQEBAQEBA?=
 =?us-ascii?q?QEBAQcBAQEBAQGBZYExgTmBKYN5iHiLL4INigePMxYYCwmEQINRIjgSAQMBAQE?=
 =?us-ascii?q?BAQECARMBAQEKCwkIGw4jDII2BQIDGgEGglwBAgMBAiAjCikDAwECBgEBChIGA?=
 =?us-ascii?q?gIFHQQCAgMBCwUUFQwUEwUWgwYBggEBBAqkQoEvhC0BAwIMQjAPg2WBCQWBC4s?=
 =?us-ascii?q?TEQZygQ2BEYMSgx4BAQECgV6DBDGCJgKJDVKBQZUnBwKHA4YghBMLGIlbh0uNb?=
 =?us-ascii?q?IsJgV2BdnAVggiBH4YIhRSFP0ExAYEGHIh/gXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0AhAABwhAZchxHrdtBjGQEBAQEBAQEBAQEBAQcBAQEBAQG?=
 =?us-ascii?q?BZYExgTmBKYN5iHiLL4INigePMxYYCwmEQINRIjgSAQMBAQEBAQECARMBAQEKC?=
 =?us-ascii?q?wkIGw4jDII2BQIDGgEGglwBAgMBAiAjCikDAwECBgEBChIGAgIFHQQCAgMBCwU?=
 =?us-ascii?q?UFQwUEwUWgwYBggEBBAqkQoEvhC0BAwIMQjAPg2WBCQWBC4sTEQZygQ2BEYMSg?=
 =?us-ascii?q?x4BAQECgV6DBDGCJgKJDVKBQZUnBwKHA4YghBMLGIlbh0uNbIsJgV2BdnAVggi?=
 =?us-ascii?q?BH4YIhRSFP0ExAYEGHIh/gXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,314,1539673200"; 
   d="scan'208";a="55448085"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 04 Dec 2018 05:49:00 -0800
Received: from localhost ([::1]:56869 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUB4N-00061l-Q6
	for like.xu@linux.intel.com; Tue, 04 Dec 2018 08:48:59 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:36373)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <berrange@redhat.com>) id 1gUB47-0005zj-Ay
	for qemu-devel@nongnu.org; Tue, 04 Dec 2018 08:48:44 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <berrange@redhat.com>) id 1gUB46-000140-8u
	for qemu-devel@nongnu.org; Tue, 04 Dec 2018 08:48:43 -0500
Received: from mx1.redhat.com ([209.132.183.28]:57014)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <berrange@redhat.com>)
	id 1gUB41-00010O-09; Tue, 04 Dec 2018 08:48:37 -0500
Received: from smtp.corp.redhat.com (int-mx06.intmail.prod.int.phx2.redhat.com
	[10.5.11.16])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 5126E307DA35;
	Tue,  4 Dec 2018 13:48:36 +0000 (UTC)
Received: from redhat.com (ovpn-112-67.ams2.redhat.com [10.36.112.67])
	by smtp.corp.redhat.com (Postfix) with ESMTPS id E5A4480D90;
	Tue,  4 Dec 2018 13:48:33 +0000 (UTC)
Date: Tue, 4 Dec 2018 13:48:30 +0000
From: Daniel =?utf-8?B?UC4gQmVycmFuZ8Op?= <berrange@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Message-ID: <20181204134830.GB17825@redhat.com>
References: <1543865209-50994-1-git-send-email-peng.hao2@zte.com.cn>
	<CAFEAcA-oFFz-NtfwHmORxQd4rHsfKa1=tV1kyvPuGQoOZwDB3A@mail.gmail.com>
	<20181204124739.GA17825@redhat.com>
	<CAFEAcA_ovMgKPPjtYVASFqhzM7MX79EJYMZuFY4-FGRh4oqN8A@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <CAFEAcA_ovMgKPPjtYVASFqhzM7MX79EJYMZuFY4-FGRh4oqN8A@mail.gmail.com>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.16
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.41]);
	Tue, 04 Dec 2018 13:48:36 +0000 (UTC)
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: Re: [Qemu-devel] [PATCH V11 0/8] add pvpanic mmio support
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-To: Daniel =?utf-8?B?UC4gQmVycmFuZ8Op?= <berrange@redhat.com>
Cc: Andrew Jones <drjones@redhat.com>, Peng Hao <peng.hao2@zte.com.cn>,
	Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@redhat.com>,
	QEMU Developers <qemu-devel@nongnu.org>, qemu-arm <qemu-arm@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Tue, Dec 04, 2018 at 12:59:51PM +0000, Peter Maydell wrote:
> On Tue, 4 Dec 2018 at 12:47, Daniel P. Berrang=C3=A9 <berrange@redhat.c=
om> wrote:
> > After it had merged there were some changes and the question of turni=
ng
> > it into a PCI device was raised. Paolo was concerned that the guest O=
S
> > is in an unknown state (arbitrary locks held, data structures corrupt=
,
> > etc) when panic is fired, so simplicity of the I/O port was desirable=
:
> >
> >   https://lists.gnu.org/archive/html/qemu-devel/2013-08/msg03309.html
> >
> > Anthony countered that even a PCI device could simply do an outb() in
> > config space:
> >
> >   https://lists.gnu.org/archive/html/qemu-devel/2013-08/msg03325.html
> >
> > So it is not clear using a PCI device is in fact a problem in terms o=
f
> > reliability at time of firing.
>=20
> ...and if we'd done it that way in the first place for x86 then
> we wouldn't be having to do anything at all now for Arm.
> That suggests to me that we should do it that way now, and then we
> can avoid having to do a bunch of extra development work for the
> next architecture, or the next interesting Arm board model.

On s390 there's always a panic notifier mechanism as it is a
integral part of the architecture.

On PowerPC, pSeries guests have access to a panic notifier provided
by the firmware.

On x86, as well as pvpanic, there is also a paravirtualized
option defined by the HyperV extensions "hv_crash"

IIUC a PCI based solution would be usable on x86, s390, powerpc (pseries)=
,
aarch64 (virt) and eventually riscv (virt). Of those, it is only
aarch64 and riscv that lack a panic notifier solution today.

I feel like we've already lost from the pov of a standardized solution,
but that doesn't mean we shouldn't still consider using PCI if it does
look like the best otion for arm/riscv.

Regards,
Daniel
--=20
|: https://berrange.com      -o-    https://www.flickr.com/photos/dberran=
ge :|
|: https://libvirt.org         -o-            https://fstop138.berrange.c=
om :|
|: https://entangle-photo.org    -o-    https://www.instagram.com/dberran=
ge :|

