# ERROR: No extended dataflow license exists
# vsim -novopt -t ps -default_radix hexadecimal -fsmdebug lib_tb_i2c_master.tb_top -L lib_i2c -l /home/jorisp/GitHub/VHDL_code/I2C/scripts/../transcripts/I2C_MASTER_00_transcript.txt -do "/home/jorisp/GitHub/VHDL_code/I2C/scripts/../do_files/run_files/I2C_MASTER_00_run.do" -G/tb_top/SCN_FILE_PATH=/home/jorisp/GitHub/VHDL_code/I2C/scripts/../scenarios/scn_lib_i2c_master/I2C_MASTER_00.txt 
# Start time: 10:29:10 on Jul 18,2021
# Loading sv_std.std
# Loading sv_std.mti_fli
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
# do /home/jorisp/GitHub/VHDL_code/I2C/scripts/../do_files/run_files/I2C_MASTER_00_run.do
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
add wave -position insertpoint  \
sim:/tb_top/i_dut/s_wdata_done \
sim:/tb_top/i_dut/s_cnt_nb_data
restart
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/jorisp/GitHub/VHDL_code/I2C/do_files/waves/I2C_MASTER_00_wave.do
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
restart
# Loading lib_tb_i2c_master.tb_top_sv_unit
# Loading lib_tb_i2c_master.tb_top
# Loading lib_tb_i2c_master.clk_gen
# Loading lib_tb_i2c_master.wait_event_intf
# Loading lib_tb_i2c_master.set_injector_intf
# Loading lib_tb_i2c_master.wait_duration_intf
# Loading lib_tb_i2c_master.check_level_intf
# Loading lib_tb_i2c_master.wait_event_wrapper
# Loading lib_tb_i2c_master.wait_event_tb
# Loading lib_tb_i2c_master.set_injector_wrapper
# Loading lib_tb_i2c_master.set_injector_tb
# Loading lib_tb_i2c_master.i2c_slave_checker
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(238): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_tb_uart/tb_uart_class.sv
# Loading lib_i2c.pkg_i2c(body)
# Loading lib_i2c.i2c_master(behv)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_rdata_valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_next_wdata_rdy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/i_dut/o_sack_error has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# //-- STEP 0 - INIT Inputs
# 
# SET I_START 0x0
# 
# 
# SET I_RW 0x0
# 
# 
# SET I_CHIP_ADDR 0x41
# 
# 
# SET I_NB_DATA 0x1
# 
# 
# SET I_WDATA 0xbb
# 
# 
# SET CHIP_ADDR_SLAVE_0 0x41
# 
# 
# WTRS RST_N
# 
# Waiting for a rising edge ...
# WTFS CLK
# 
# Waiting for a falling edge ...
# //-- STEP 1 - Start WR Transaction for 1 Data
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 2 - Start WR Transaction for 1 Data
# 
# SET I_WDATA 0xff
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# //-- STEP 3 - Start WR Transaction for 2 Data
# 
# SET I_WDATA 0xff
# 
# 
# SET I_NB_DATA 0x2
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET I_START 0x0
# 
# 
# WAIT 100 us
# 
# WAIT duration :         100 us
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(154)
#    Time: 300350 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 154
# End time: 11:46:27 on Jul 18,2021, Elapsed time: 1:17:17
# Errors: 0, Warnings: 156
