#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560a5a8a4080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560a5a8dc370 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x560a5a909c80_0 .net "active", 0 0, L_0x560a5a925190;  1 drivers
v0x560a5a909d40_0 .var "clk", 0 0;
v0x560a5a909de0_0 .var "clk_enable", 0 0;
v0x560a5a909ed0_0 .net "data_address", 31 0, L_0x560a5a923610;  1 drivers
v0x560a5a909f70_0 .net "data_read", 0 0, L_0x560a5a921320;  1 drivers
v0x560a5a90a060_0 .var "data_readdata", 31 0;
v0x560a5a90a130_0 .net "data_write", 0 0, L_0x560a5a920f90;  1 drivers
v0x560a5a90a200_0 .net "data_writedata", 31 0, L_0x560a5a9233a0;  1 drivers
v0x560a5a90a2d0_0 .net "instr_address", 31 0, L_0x560a5a924570;  1 drivers
v0x560a5a90a430_0 .var "instr_readdata", 31 0;
v0x560a5a90a4d0_0 .net "register_v0", 31 0, L_0x560a5a923330;  1 drivers
v0x560a5a90a5c0_0 .var "reset", 0 0;
S_0x560a5a8cf080 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x560a5a8dc370;
 .timescale 0 0;
v0x560a5a8dcb20_0 .var "imm", 15 0;
v0x560a5a8dd560_0 .var "imm_instr", 31 0;
v0x560a5a8e0a70_0 .var "opcode", 5 0;
v0x560a5a8e48c0_0 .var "rs", 4 0;
v0x560a5a8e4c20_0 .var "rt", 4 0;
E_0x560a5a818750 .event posedge, v0x560a5a8fd490_0;
S_0x560a5a8cf4b0 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x560a5a8dc370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560a5a8dca00 .functor OR 1, L_0x560a5a91b640, L_0x560a5a91b8c0, C4<0>, C4<0>;
L_0x560a5a8e0950 .functor BUFZ 1, L_0x560a5a91b070, C4<0>, C4<0>, C4<0>;
L_0x560a5a84d9c0 .functor BUFZ 1, L_0x560a5a91b1e0, C4<0>, C4<0>, C4<0>;
L_0x560a5a8e4b00 .functor BUFZ 1, L_0x560a5a91b1e0, C4<0>, C4<0>, C4<0>;
L_0x560a5a91bf10 .functor OR 1, L_0x560a5a91bdf0, L_0x560a5a91c020, C4<0>, C4<0>;
L_0x560a5a8e5710 .functor OR 1, L_0x560a5a91bf10, L_0x560a5a91d6d0, C4<0>, C4<0>;
L_0x560a5a88ab90 .functor OR 1, L_0x560a5a8e5710, L_0x560a5a91cfc0, C4<0>, C4<0>;
L_0x560a5a91c390 .functor BUFZ 1, L_0x560a5a91b330, C4<0>, C4<0>, C4<0>;
L_0x560a5a91ceb0 .functor AND 1, L_0x560a5a91c880, L_0x560a5a91c9f0, C4<1>, C4<1>;
L_0x560a5a91cfc0 .functor OR 1, L_0x560a5a91c590, L_0x560a5a91ceb0, C4<0>, C4<0>;
L_0x560a5a91d6d0 .functor AND 1, L_0x560a5a91d2e0, L_0x560a5a91d590, C4<1>, C4<1>;
L_0x560a5a91de60 .functor OR 1, L_0x560a5a91da00, L_0x560a5a91dd20, C4<0>, C4<0>;
L_0x560a5a91e900 .functor OR 1, L_0x560a5a91e4c0, L_0x560a5a91e7c0, C4<0>, C4<0>;
L_0x560a5a91ea10 .functor AND 1, L_0x560a5a91e1d0, L_0x560a5a91e900, C4<1>, C4<1>;
L_0x560a5a91df70 .functor OR 1, L_0x560a5a91e6f0, L_0x560a5a91f040, C4<0>, C4<0>;
L_0x560a5a91f7b0 .functor OR 1, L_0x560a5a91df70, L_0x560a5a91f670, C4<0>, C4<0>;
L_0x560a5a91fce0 .functor OR 1, L_0x560a5a91f7b0, L_0x560a5a91fba0, C4<0>, C4<0>;
L_0x560a5a920190 .functor OR 1, L_0x560a5a91fce0, L_0x560a5a920050, C4<0>, C4<0>;
L_0x560a5a9206f0 .functor OR 1, L_0x560a5a920190, L_0x560a5a9205b0, C4<0>, C4<0>;
L_0x560a5a921320 .functor BUFZ 1, L_0x560a5a84d9c0, C4<0>, C4<0>, C4<0>;
L_0x560a5a921ff0 .functor AND 1, L_0x560a5a925190, L_0x560a5a88ab90, C4<1>, C4<1>;
L_0x560a5a922100 .functor OR 1, L_0x560a5a91cfc0, L_0x560a5a91d6d0, C4<0>, C4<0>;
L_0x560a5a9233a0 .functor BUFZ 32, L_0x560a5a923220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a923460 .functor BUFZ 32, L_0x560a5a9222d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a9235a0 .functor BUFZ 32, L_0x560a5a923220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a923610 .functor BUFZ 32, v0x560a5a8fc8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a924180 .functor AND 1, v0x560a5a909de0_0, L_0x560a5a9206f0, C4<1>, C4<1>;
L_0x560a5a924240 .functor AND 1, L_0x560a5a924180, v0x560a5a906e30_0, C4<1>, C4<1>;
L_0x560a5a924570 .functor BUFZ 32, v0x560a5a8fd550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a925190 .functor BUFZ 1, v0x560a5a906e30_0, C4<0>, C4<0>, C4<0>;
L_0x560a5a925390 .functor AND 1, v0x560a5a909de0_0, v0x560a5a906e30_0, C4<1>, C4<1>;
L_0x7f4a2b3d40a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560a5a9002c0_0 .net/2u *"_ivl_10", 5 0, L_0x7f4a2b3d40a8;  1 drivers
L_0x7f4a2b3d4528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9003c0_0 .net/2u *"_ivl_100", 31 0, L_0x7f4a2b3d4528;  1 drivers
v0x560a5a9004a0_0 .net *"_ivl_102", 0 0, L_0x560a5a91d2e0;  1 drivers
v0x560a5a900540_0 .net *"_ivl_105", 5 0, L_0x560a5a91d420;  1 drivers
L_0x7f4a2b3d4570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560a5a900620_0 .net/2u *"_ivl_106", 5 0, L_0x7f4a2b3d4570;  1 drivers
v0x560a5a900700_0 .net *"_ivl_108", 0 0, L_0x560a5a91d590;  1 drivers
v0x560a5a9007c0_0 .net *"_ivl_112", 31 0, L_0x560a5a91d830;  1 drivers
L_0x7f4a2b3d45b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9008a0_0 .net *"_ivl_115", 25 0, L_0x7f4a2b3d45b8;  1 drivers
L_0x7f4a2b3d4600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560a5a900980_0 .net/2u *"_ivl_116", 31 0, L_0x7f4a2b3d4600;  1 drivers
v0x560a5a900a60_0 .net *"_ivl_118", 0 0, L_0x560a5a91da00;  1 drivers
v0x560a5a900b20_0 .net *"_ivl_120", 31 0, L_0x560a5a91db40;  1 drivers
L_0x7f4a2b3d4648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a900c00_0 .net *"_ivl_123", 25 0, L_0x7f4a2b3d4648;  1 drivers
L_0x7f4a2b3d4690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560a5a900ce0_0 .net/2u *"_ivl_124", 31 0, L_0x7f4a2b3d4690;  1 drivers
v0x560a5a900dc0_0 .net *"_ivl_126", 0 0, L_0x560a5a91dd20;  1 drivers
v0x560a5a900e80_0 .net *"_ivl_130", 31 0, L_0x560a5a91dfe0;  1 drivers
L_0x7f4a2b3d46d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a900f60_0 .net *"_ivl_133", 25 0, L_0x7f4a2b3d46d8;  1 drivers
L_0x7f4a2b3d4720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a901040_0 .net/2u *"_ivl_134", 31 0, L_0x7f4a2b3d4720;  1 drivers
v0x560a5a901230_0 .net *"_ivl_136", 0 0, L_0x560a5a91e1d0;  1 drivers
v0x560a5a9012f0_0 .net *"_ivl_139", 5 0, L_0x560a5a91e310;  1 drivers
L_0x7f4a2b3d40f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560a5a9013d0_0 .net/2u *"_ivl_14", 5 0, L_0x7f4a2b3d40f0;  1 drivers
L_0x7f4a2b3d4768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560a5a9014b0_0 .net/2u *"_ivl_140", 5 0, L_0x7f4a2b3d4768;  1 drivers
v0x560a5a901590_0 .net *"_ivl_142", 0 0, L_0x560a5a91e4c0;  1 drivers
v0x560a5a901650_0 .net *"_ivl_145", 5 0, L_0x560a5a91e600;  1 drivers
L_0x7f4a2b3d47b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560a5a901730_0 .net/2u *"_ivl_146", 5 0, L_0x7f4a2b3d47b0;  1 drivers
v0x560a5a901810_0 .net *"_ivl_148", 0 0, L_0x560a5a91e7c0;  1 drivers
v0x560a5a9018d0_0 .net *"_ivl_151", 0 0, L_0x560a5a91e900;  1 drivers
v0x560a5a901990_0 .net *"_ivl_154", 31 0, L_0x560a5a91eba0;  1 drivers
L_0x7f4a2b3d47f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a901a70_0 .net *"_ivl_157", 25 0, L_0x7f4a2b3d47f8;  1 drivers
L_0x7f4a2b3d4840 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x560a5a901b50_0 .net/2u *"_ivl_158", 31 0, L_0x7f4a2b3d4840;  1 drivers
v0x560a5a901c30_0 .net *"_ivl_160", 0 0, L_0x560a5a91e6f0;  1 drivers
v0x560a5a901cf0_0 .net *"_ivl_162", 31 0, L_0x560a5a91ee10;  1 drivers
L_0x7f4a2b3d4888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a901dd0_0 .net *"_ivl_165", 25 0, L_0x7f4a2b3d4888;  1 drivers
L_0x7f4a2b3d48d0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x560a5a901eb0_0 .net/2u *"_ivl_166", 31 0, L_0x7f4a2b3d48d0;  1 drivers
v0x560a5a9021a0_0 .net *"_ivl_168", 0 0, L_0x560a5a91f040;  1 drivers
v0x560a5a902260_0 .net *"_ivl_171", 0 0, L_0x560a5a91df70;  1 drivers
v0x560a5a902320_0 .net *"_ivl_172", 31 0, L_0x560a5a91f220;  1 drivers
L_0x7f4a2b3d4918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a902400_0 .net *"_ivl_175", 25 0, L_0x7f4a2b3d4918;  1 drivers
L_0x7f4a2b3d4960 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9024e0_0 .net/2u *"_ivl_176", 31 0, L_0x7f4a2b3d4960;  1 drivers
v0x560a5a9025c0_0 .net *"_ivl_178", 0 0, L_0x560a5a91f670;  1 drivers
v0x560a5a902680_0 .net *"_ivl_18", 31 0, L_0x560a5a91b490;  1 drivers
v0x560a5a902760_0 .net *"_ivl_181", 0 0, L_0x560a5a91f7b0;  1 drivers
v0x560a5a902820_0 .net *"_ivl_182", 31 0, L_0x560a5a91f950;  1 drivers
L_0x7f4a2b3d49a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a902900_0 .net *"_ivl_185", 25 0, L_0x7f4a2b3d49a8;  1 drivers
L_0x7f4a2b3d49f0 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x560a5a9029e0_0 .net/2u *"_ivl_186", 31 0, L_0x7f4a2b3d49f0;  1 drivers
v0x560a5a902ac0_0 .net *"_ivl_188", 0 0, L_0x560a5a91fba0;  1 drivers
v0x560a5a902b80_0 .net *"_ivl_191", 0 0, L_0x560a5a91fce0;  1 drivers
v0x560a5a902c40_0 .net *"_ivl_192", 31 0, L_0x560a5a91fdf0;  1 drivers
L_0x7f4a2b3d4a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a902d20_0 .net *"_ivl_195", 25 0, L_0x7f4a2b3d4a38;  1 drivers
L_0x7f4a2b3d4a80 .functor BUFT 1, C4<00000000000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0x560a5a902e00_0 .net/2u *"_ivl_196", 31 0, L_0x7f4a2b3d4a80;  1 drivers
v0x560a5a902ee0_0 .net *"_ivl_198", 0 0, L_0x560a5a920050;  1 drivers
v0x560a5a902fa0_0 .net *"_ivl_2", 31 0, L_0x560a5a90aef0;  1 drivers
v0x560a5a903080_0 .net *"_ivl_201", 0 0, L_0x560a5a920190;  1 drivers
v0x560a5a903140_0 .net *"_ivl_202", 31 0, L_0x560a5a920340;  1 drivers
L_0x7f4a2b3d4ac8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a903220_0 .net *"_ivl_205", 25 0, L_0x7f4a2b3d4ac8;  1 drivers
L_0x7f4a2b3d4b10 .functor BUFT 1, C4<00000000000000000000000000011011>, C4<0>, C4<0>, C4<0>;
v0x560a5a903300_0 .net/2u *"_ivl_206", 31 0, L_0x7f4a2b3d4b10;  1 drivers
v0x560a5a9033e0_0 .net *"_ivl_208", 0 0, L_0x560a5a9205b0;  1 drivers
L_0x7f4a2b3d4138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9034a0_0 .net *"_ivl_21", 25 0, L_0x7f4a2b3d4138;  1 drivers
v0x560a5a903580_0 .net *"_ivl_212", 31 0, L_0x560a5a920800;  1 drivers
L_0x7f4a2b3d4b58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a903660_0 .net *"_ivl_215", 25 0, L_0x7f4a2b3d4b58;  1 drivers
L_0x7f4a2b3d4ba0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x560a5a903740_0 .net/2u *"_ivl_216", 31 0, L_0x7f4a2b3d4ba0;  1 drivers
L_0x7f4a2b3d4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560a5a903820_0 .net/2u *"_ivl_22", 31 0, L_0x7f4a2b3d4180;  1 drivers
v0x560a5a903900_0 .net *"_ivl_220", 31 0, L_0x560a5a920bc0;  1 drivers
L_0x7f4a2b3d4be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9039e0_0 .net *"_ivl_223", 25 0, L_0x7f4a2b3d4be8;  1 drivers
L_0x7f4a2b3d4c30 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0x560a5a903ac0_0 .net/2u *"_ivl_224", 31 0, L_0x7f4a2b3d4c30;  1 drivers
L_0x7f4a2b3d4c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a5a903ba0_0 .net/2u *"_ivl_228", 0 0, L_0x7f4a2b3d4c78;  1 drivers
L_0x7f4a2b3d4cc0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560a5a904090_0 .net/2u *"_ivl_238", 4 0, L_0x7f4a2b3d4cc0;  1 drivers
v0x560a5a904170_0 .net *"_ivl_24", 0 0, L_0x560a5a91b640;  1 drivers
v0x560a5a904230_0 .net *"_ivl_241", 4 0, L_0x560a5a9217e0;  1 drivers
v0x560a5a904310_0 .net *"_ivl_243", 4 0, L_0x560a5a921880;  1 drivers
v0x560a5a9043f0_0 .net *"_ivl_244", 4 0, L_0x560a5a921af0;  1 drivers
v0x560a5a9044d0_0 .net *"_ivl_251", 0 0, L_0x560a5a922100;  1 drivers
L_0x7f4a2b3d4d08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560a5a904590_0 .net/2u *"_ivl_252", 31 0, L_0x7f4a2b3d4d08;  1 drivers
v0x560a5a904670_0 .net *"_ivl_254", 31 0, L_0x560a5a922230;  1 drivers
v0x560a5a904750_0 .net *"_ivl_256", 31 0, L_0x560a5a922340;  1 drivers
v0x560a5a904830_0 .net *"_ivl_258", 31 0, L_0x560a5a9226c0;  1 drivers
v0x560a5a904910_0 .net *"_ivl_26", 31 0, L_0x560a5a91b780;  1 drivers
v0x560a5a9049f0_0 .net *"_ivl_260", 31 0, L_0x560a5a922850;  1 drivers
v0x560a5a904ad0_0 .net *"_ivl_273", 0 0, L_0x560a5a924180;  1 drivers
L_0x7f4a2b3d4eb8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560a5a904b90_0 .net/2u *"_ivl_276", 31 0, L_0x7f4a2b3d4eb8;  1 drivers
v0x560a5a904c70_0 .net *"_ivl_281", 0 0, L_0x560a5a9248e0;  1 drivers
L_0x7f4a2b3d4f00 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560a5a904d50_0 .net/2u *"_ivl_282", 15 0, L_0x7f4a2b3d4f00;  1 drivers
L_0x7f4a2b3d4f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a904e30_0 .net/2u *"_ivl_284", 15 0, L_0x7f4a2b3d4f48;  1 drivers
v0x560a5a904f10_0 .net *"_ivl_286", 15 0, L_0x560a5a924980;  1 drivers
v0x560a5a904ff0_0 .net *"_ivl_289", 15 0, L_0x560a5a924d30;  1 drivers
L_0x7f4a2b3d41c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9050d0_0 .net *"_ivl_29", 25 0, L_0x7f4a2b3d41c8;  1 drivers
L_0x7f4a2b3d4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560a5a9051b0_0 .net/2u *"_ivl_30", 31 0, L_0x7f4a2b3d4210;  1 drivers
v0x560a5a905290_0 .net *"_ivl_32", 0 0, L_0x560a5a91b8c0;  1 drivers
v0x560a5a905350_0 .net *"_ivl_43", 1 0, L_0x560a5a91bb70;  1 drivers
v0x560a5a905430_0 .net *"_ivl_44", 31 0, L_0x560a5a91bc70;  1 drivers
L_0x7f4a2b3d4258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a905510_0 .net *"_ivl_47", 29 0, L_0x7f4a2b3d4258;  1 drivers
L_0x7f4a2b3d42a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9055f0_0 .net/2u *"_ivl_48", 31 0, L_0x7f4a2b3d42a0;  1 drivers
L_0x7f4a2b3d4018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a9056d0_0 .net *"_ivl_5", 25 0, L_0x7f4a2b3d4018;  1 drivers
v0x560a5a9057b0_0 .net *"_ivl_53", 2 0, L_0x560a5a91bf80;  1 drivers
L_0x7f4a2b3d42e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560a5a905890_0 .net/2u *"_ivl_54", 2 0, L_0x7f4a2b3d42e8;  1 drivers
v0x560a5a905970_0 .net *"_ivl_59", 0 0, L_0x560a5a91bf10;  1 drivers
L_0x7f4a2b3d4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a905a30_0 .net/2u *"_ivl_6", 31 0, L_0x7f4a2b3d4060;  1 drivers
v0x560a5a905b10_0 .net *"_ivl_61", 0 0, L_0x560a5a8e5710;  1 drivers
v0x560a5a905bd0_0 .net *"_ivl_66", 31 0, L_0x560a5a91c4a0;  1 drivers
L_0x7f4a2b3d4330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a905cb0_0 .net *"_ivl_69", 25 0, L_0x7f4a2b3d4330;  1 drivers
L_0x7f4a2b3d4378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560a5a905d90_0 .net/2u *"_ivl_70", 31 0, L_0x7f4a2b3d4378;  1 drivers
v0x560a5a905e70_0 .net *"_ivl_72", 0 0, L_0x560a5a91c590;  1 drivers
v0x560a5a905f30_0 .net *"_ivl_74", 31 0, L_0x560a5a91c790;  1 drivers
L_0x7f4a2b3d43c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a906010_0 .net *"_ivl_77", 25 0, L_0x7f4a2b3d43c0;  1 drivers
L_0x7f4a2b3d4408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560a5a9060f0_0 .net/2u *"_ivl_78", 31 0, L_0x7f4a2b3d4408;  1 drivers
v0x560a5a9061d0_0 .net *"_ivl_80", 0 0, L_0x560a5a91c880;  1 drivers
v0x560a5a906290_0 .net *"_ivl_83", 0 0, L_0x560a5a91ca90;  1 drivers
v0x560a5a906370_0 .net *"_ivl_84", 31 0, L_0x560a5a91cb30;  1 drivers
L_0x7f4a2b3d4450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a906450_0 .net *"_ivl_87", 30 0, L_0x7f4a2b3d4450;  1 drivers
L_0x7f4a2b3d4498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560a5a906530_0 .net/2u *"_ivl_88", 31 0, L_0x7f4a2b3d4498;  1 drivers
v0x560a5a906610_0 .net *"_ivl_90", 0 0, L_0x560a5a91c9f0;  1 drivers
v0x560a5a9066d0_0 .net *"_ivl_93", 0 0, L_0x560a5a91ceb0;  1 drivers
v0x560a5a906790_0 .net *"_ivl_96", 31 0, L_0x560a5a91d180;  1 drivers
L_0x7f4a2b3d44e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a906870_0 .net *"_ivl_99", 25 0, L_0x7f4a2b3d44e0;  1 drivers
v0x560a5a906950_0 .net "active", 0 0, L_0x560a5a925190;  alias, 1 drivers
v0x560a5a906a10_0 .net "alu_instr", 0 0, L_0x560a5a91bdf0;  1 drivers
v0x560a5a906ad0_0 .net "alu_op1", 31 0, L_0x560a5a923460;  1 drivers
v0x560a5a906b90_0 .net "alu_op2", 31 0, L_0x560a5a9235a0;  1 drivers
v0x560a5a906c50_0 .net "b_flag", 0 0, v0x560a5a8fc390_0;  1 drivers
v0x560a5a906cf0_0 .net "clk", 0 0, v0x560a5a909d40_0;  1 drivers
v0x560a5a906d90_0 .net "clk_enable", 0 0, v0x560a5a909de0_0;  1 drivers
v0x560a5a906e30_0 .var "cpu_active", 0 0;
v0x560a5a906ed0_0 .net "curr_addr", 31 0, v0x560a5a8fd550_0;  1 drivers
v0x560a5a906fa0_0 .net "curr_addr_p4", 31 0, L_0x560a5a9244d0;  1 drivers
v0x560a5a907060_0 .net "data_address", 31 0, L_0x560a5a923610;  alias, 1 drivers
v0x560a5a907140_0 .net "data_read", 0 0, L_0x560a5a921320;  alias, 1 drivers
v0x560a5a907200_0 .net "data_readdata", 31 0, v0x560a5a90a060_0;  1 drivers
v0x560a5a9072e0_0 .net "data_write", 0 0, L_0x560a5a920f90;  alias, 1 drivers
v0x560a5a9073a0_0 .net "data_writedata", 31 0, L_0x560a5a9233a0;  alias, 1 drivers
v0x560a5a907480_0 .net "hi_out", 31 0, v0x560a5a8fdc60_0;  1 drivers
v0x560a5a907d80_0 .net "hl_reg_enable", 0 0, L_0x560a5a924240;  1 drivers
v0x560a5a907e20_0 .net "instr_address", 31 0, L_0x560a5a924570;  alias, 1 drivers
v0x560a5a907ee0_0 .net "instr_opcode", 5 0, L_0x560a5a90ae50;  1 drivers
v0x560a5a907fc0_0 .net "instr_readdata", 31 0, v0x560a5a90a430_0;  1 drivers
v0x560a5a908080_0 .net "j_imm", 0 0, L_0x560a5a91de60;  1 drivers
v0x560a5a908120_0 .net "j_reg", 0 0, L_0x560a5a91ea10;  1 drivers
v0x560a5a9081e0_0 .net "l_type", 0 0, L_0x560a5a91c020;  1 drivers
v0x560a5a9082a0_0 .net "link_const", 0 0, L_0x560a5a91cfc0;  1 drivers
v0x560a5a908360_0 .net "link_reg", 0 0, L_0x560a5a91d6d0;  1 drivers
v0x560a5a908420_0 .net "lo_out", 31 0, v0x560a5a8fe4b0_0;  1 drivers
v0x560a5a908510_0 .net "lw", 0 0, L_0x560a5a91b1e0;  1 drivers
v0x560a5a9085b0_0 .net "mem_read", 0 0, L_0x560a5a84d9c0;  1 drivers
v0x560a5a908670_0 .net "mem_to_reg", 0 0, L_0x560a5a8e4b00;  1 drivers
v0x560a5a908730_0 .net "mem_write", 0 0, L_0x560a5a91c390;  1 drivers
v0x560a5a9087f0_0 .net "memaddroffset", 31 0, v0x560a5a8fc8b0_0;  1 drivers
v0x560a5a9088e0_0 .net "mfhi", 0 0, L_0x560a5a920a80;  1 drivers
v0x560a5a908980_0 .net "mflo", 0 0, L_0x560a5a920e50;  1 drivers
v0x560a5a908a40_0 .net "movefrom", 0 0, L_0x560a5a8dca00;  1 drivers
v0x560a5a908b00_0 .net "muldiv", 0 0, L_0x560a5a9206f0;  1 drivers
v0x560a5a908bc0_0 .var "next_instr_addr", 31 0;
v0x560a5a908cb0_0 .net "offset", 31 0, L_0x560a5a924dd0;  1 drivers
v0x560a5a908d70_0 .net "pc_enable", 0 0, L_0x560a5a925390;  1 drivers
v0x560a5a908e40_0 .net "r_format", 0 0, L_0x560a5a91b070;  1 drivers
v0x560a5a908ee0_0 .net "reg_a_read_data", 31 0, L_0x560a5a9222d0;  1 drivers
v0x560a5a908fd0_0 .net "reg_a_read_index", 4 0, L_0x560a5a9202a0;  1 drivers
v0x560a5a9090a0_0 .net "reg_b_read_data", 31 0, L_0x560a5a923220;  1 drivers
v0x560a5a909170_0 .net "reg_b_read_index", 4 0, L_0x560a5a921530;  1 drivers
v0x560a5a909240_0 .net "reg_dst", 0 0, L_0x560a5a8e0950;  1 drivers
v0x560a5a9092e0_0 .net "reg_write", 0 0, L_0x560a5a88ab90;  1 drivers
v0x560a5a9093a0_0 .net "reg_write_data", 31 0, L_0x560a5a922be0;  1 drivers
v0x560a5a909490_0 .net "reg_write_enable", 0 0, L_0x560a5a921ff0;  1 drivers
v0x560a5a909560_0 .net "reg_write_index", 4 0, L_0x560a5a921c80;  1 drivers
v0x560a5a909630_0 .net "register_v0", 31 0, L_0x560a5a923330;  alias, 1 drivers
v0x560a5a909700_0 .net "reset", 0 0, v0x560a5a90a5c0_0;  1 drivers
v0x560a5a909830_0 .net "result", 31 0, v0x560a5a8fcdd0_0;  1 drivers
v0x560a5a909900_0 .net "result_hi", 31 0, v0x560a5a8fc610_0;  1 drivers
v0x560a5a9099a0_0 .net "result_lo", 31 0, v0x560a5a8fc7d0_0;  1 drivers
v0x560a5a909a40_0 .net "sw", 0 0, L_0x560a5a91b330;  1 drivers
E_0x560a5a8182d0/0 .event anyedge, v0x560a5a8fc390_0, v0x560a5a906fa0_0, v0x560a5a908cb0_0, v0x560a5a908080_0;
E_0x560a5a8182d0/1 .event anyedge, v0x560a5a8fc6f0_0, v0x560a5a908120_0, v0x560a5a8ff2a0_0;
E_0x560a5a8182d0 .event/or E_0x560a5a8182d0/0, E_0x560a5a8182d0/1;
L_0x560a5a90ae50 .part v0x560a5a90a430_0, 26, 6;
L_0x560a5a90aef0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4018;
L_0x560a5a91b070 .cmp/eq 32, L_0x560a5a90aef0, L_0x7f4a2b3d4060;
L_0x560a5a91b1e0 .cmp/eq 6, L_0x560a5a90ae50, L_0x7f4a2b3d40a8;
L_0x560a5a91b330 .cmp/eq 6, L_0x560a5a90ae50, L_0x7f4a2b3d40f0;
L_0x560a5a91b490 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4138;
L_0x560a5a91b640 .cmp/eq 32, L_0x560a5a91b490, L_0x7f4a2b3d4180;
L_0x560a5a91b780 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d41c8;
L_0x560a5a91b8c0 .cmp/eq 32, L_0x560a5a91b780, L_0x7f4a2b3d4210;
L_0x560a5a91bb70 .part L_0x560a5a90ae50, 4, 2;
L_0x560a5a91bc70 .concat [ 2 30 0 0], L_0x560a5a91bb70, L_0x7f4a2b3d4258;
L_0x560a5a91bdf0 .cmp/eq 32, L_0x560a5a91bc70, L_0x7f4a2b3d42a0;
L_0x560a5a91bf80 .part L_0x560a5a90ae50, 3, 3;
L_0x560a5a91c020 .cmp/eq 3, L_0x560a5a91bf80, L_0x7f4a2b3d42e8;
L_0x560a5a91c4a0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4330;
L_0x560a5a91c590 .cmp/eq 32, L_0x560a5a91c4a0, L_0x7f4a2b3d4378;
L_0x560a5a91c790 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d43c0;
L_0x560a5a91c880 .cmp/eq 32, L_0x560a5a91c790, L_0x7f4a2b3d4408;
L_0x560a5a91ca90 .part v0x560a5a90a430_0, 20, 1;
L_0x560a5a91cb30 .concat [ 1 31 0 0], L_0x560a5a91ca90, L_0x7f4a2b3d4450;
L_0x560a5a91c9f0 .cmp/eq 32, L_0x560a5a91cb30, L_0x7f4a2b3d4498;
L_0x560a5a91d180 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d44e0;
L_0x560a5a91d2e0 .cmp/eq 32, L_0x560a5a91d180, L_0x7f4a2b3d4528;
L_0x560a5a91d420 .part v0x560a5a90a430_0, 0, 6;
L_0x560a5a91d590 .cmp/eq 6, L_0x560a5a91d420, L_0x7f4a2b3d4570;
L_0x560a5a91d830 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d45b8;
L_0x560a5a91da00 .cmp/eq 32, L_0x560a5a91d830, L_0x7f4a2b3d4600;
L_0x560a5a91db40 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4648;
L_0x560a5a91dd20 .cmp/eq 32, L_0x560a5a91db40, L_0x7f4a2b3d4690;
L_0x560a5a91dfe0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d46d8;
L_0x560a5a91e1d0 .cmp/eq 32, L_0x560a5a91dfe0, L_0x7f4a2b3d4720;
L_0x560a5a91e310 .part v0x560a5a90a430_0, 0, 6;
L_0x560a5a91e4c0 .cmp/eq 6, L_0x560a5a91e310, L_0x7f4a2b3d4768;
L_0x560a5a91e600 .part v0x560a5a90a430_0, 0, 6;
L_0x560a5a91e7c0 .cmp/eq 6, L_0x560a5a91e600, L_0x7f4a2b3d47b0;
L_0x560a5a91eba0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d47f8;
L_0x560a5a91e6f0 .cmp/eq 32, L_0x560a5a91eba0, L_0x7f4a2b3d4840;
L_0x560a5a91ee10 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4888;
L_0x560a5a91f040 .cmp/eq 32, L_0x560a5a91ee10, L_0x7f4a2b3d48d0;
L_0x560a5a91f220 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4918;
L_0x560a5a91f670 .cmp/eq 32, L_0x560a5a91f220, L_0x7f4a2b3d4960;
L_0x560a5a91f950 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d49a8;
L_0x560a5a91fba0 .cmp/eq 32, L_0x560a5a91f950, L_0x7f4a2b3d49f0;
L_0x560a5a91fdf0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4a38;
L_0x560a5a920050 .cmp/eq 32, L_0x560a5a91fdf0, L_0x7f4a2b3d4a80;
L_0x560a5a920340 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4ac8;
L_0x560a5a9205b0 .cmp/eq 32, L_0x560a5a920340, L_0x7f4a2b3d4b10;
L_0x560a5a920800 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4b58;
L_0x560a5a920a80 .cmp/eq 32, L_0x560a5a920800, L_0x7f4a2b3d4ba0;
L_0x560a5a920bc0 .concat [ 6 26 0 0], L_0x560a5a90ae50, L_0x7f4a2b3d4be8;
L_0x560a5a920e50 .cmp/eq 32, L_0x560a5a920bc0, L_0x7f4a2b3d4c30;
L_0x560a5a920f90 .functor MUXZ 1, L_0x7f4a2b3d4c78, L_0x560a5a91c390, L_0x560a5a925190, C4<>;
L_0x560a5a9202a0 .part v0x560a5a90a430_0, 21, 5;
L_0x560a5a921530 .part v0x560a5a90a430_0, 16, 5;
L_0x560a5a9217e0 .part v0x560a5a90a430_0, 11, 5;
L_0x560a5a921880 .part v0x560a5a90a430_0, 16, 5;
L_0x560a5a921af0 .functor MUXZ 5, L_0x560a5a921880, L_0x560a5a9217e0, L_0x560a5a8e0950, C4<>;
L_0x560a5a921c80 .functor MUXZ 5, L_0x560a5a921af0, L_0x7f4a2b3d4cc0, L_0x560a5a91cfc0, C4<>;
L_0x560a5a922230 .arith/sum 32, L_0x560a5a9244d0, L_0x7f4a2b3d4d08;
L_0x560a5a922340 .functor MUXZ 32, v0x560a5a8fcdd0_0, v0x560a5a90a060_0, L_0x560a5a8e4b00, C4<>;
L_0x560a5a9226c0 .functor MUXZ 32, L_0x560a5a922340, v0x560a5a8fe4b0_0, L_0x560a5a920e50, C4<>;
L_0x560a5a922850 .functor MUXZ 32, L_0x560a5a9226c0, v0x560a5a8fdc60_0, L_0x560a5a920a80, C4<>;
L_0x560a5a922be0 .functor MUXZ 32, L_0x560a5a922850, L_0x560a5a922230, L_0x560a5a922100, C4<>;
L_0x560a5a9244d0 .arith/sum 32, v0x560a5a8fd550_0, L_0x7f4a2b3d4eb8;
L_0x560a5a9248e0 .part v0x560a5a90a430_0, 15, 1;
L_0x560a5a924980 .functor MUXZ 16, L_0x7f4a2b3d4f48, L_0x7f4a2b3d4f00, L_0x560a5a9248e0, C4<>;
L_0x560a5a924d30 .part v0x560a5a90a430_0, 0, 16;
L_0x560a5a924dd0 .concat [ 16 16 0 0], L_0x560a5a924d30, L_0x560a5a924980;
S_0x560a5a8df920 .scope module, "cpu_alu" "alu" 4 143, 5 1 0, S_0x560a5a8cf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560a5a8e5830_0 .net *"_ivl_10", 15 0, L_0x560a5a923940;  1 drivers
v0x560a5a8fbd40_0 .net *"_ivl_13", 15 0, L_0x560a5a923a80;  1 drivers
v0x560a5a8fbe20_0 .net *"_ivl_17", 4 0, L_0x560a5a923ca0;  1 drivers
L_0x7f4a2b3d4e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560a5a8fbee0_0 .net *"_ivl_21", 0 0, L_0x7f4a2b3d4e70;  1 drivers
v0x560a5a8fbfc0_0 .net *"_ivl_5", 0 0, L_0x560a5a9238a0;  1 drivers
L_0x7f4a2b3d4de0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560a5a8fc0f0_0 .net/2u *"_ivl_6", 15 0, L_0x7f4a2b3d4de0;  1 drivers
L_0x7f4a2b3d4e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a5a8fc1d0_0 .net/2u *"_ivl_8", 15 0, L_0x7f4a2b3d4e28;  1 drivers
v0x560a5a8fc2b0_0 .net "addr_rt", 4 0, L_0x560a5a9240e0;  1 drivers
v0x560a5a8fc390_0 .var "b_flag", 0 0;
v0x560a5a8fc450_0 .net "ex_imm", 31 0, L_0x560a5a923b20;  1 drivers
v0x560a5a8fc530_0 .net "funct", 5 0, L_0x560a5a923800;  1 drivers
v0x560a5a8fc610_0 .var "hi", 31 0;
v0x560a5a8fc6f0_0 .net "instructionword", 31 0, v0x560a5a90a430_0;  alias, 1 drivers
v0x560a5a8fc7d0_0 .var "lo", 31 0;
v0x560a5a8fc8b0_0 .var "memaddroffset", 31 0;
v0x560a5a8fc990_0 .var "multresult", 63 0;
v0x560a5a8fca70_0 .net "op1", 31 0, L_0x560a5a923460;  alias, 1 drivers
v0x560a5a8fcb50_0 .net "op2", 31 0, L_0x560a5a9235a0;  alias, 1 drivers
v0x560a5a8fcc30_0 .net "opcode", 5 0, L_0x560a5a923760;  1 drivers
v0x560a5a8fcd10_0 .var "r_format", 0 0;
v0x560a5a8fcdd0_0 .var "result", 31 0;
v0x560a5a8fceb0_0 .net "shamt", 5 0, L_0x560a5a923f50;  1 drivers
v0x560a5a8fcf90_0 .net/s "sign_op1", 31 0, L_0x560a5a923460;  alias, 1 drivers
v0x560a5a8fd050_0 .net/s "sign_op2", 31 0, L_0x560a5a9235a0;  alias, 1 drivers
v0x560a5a8fd0f0_0 .net "unsign_op1", 31 0, L_0x560a5a923460;  alias, 1 drivers
v0x560a5a8fd190_0 .net "unsign_op2", 31 0, L_0x560a5a9235a0;  alias, 1 drivers
E_0x560a5a83b6b0 .event anyedge, v0x560a5a8fcb50_0, v0x560a5a8fca70_0, v0x560a5a8fc530_0, v0x560a5a8fcc30_0;
L_0x560a5a923760 .part v0x560a5a90a430_0, 26, 6;
L_0x560a5a923800 .part v0x560a5a90a430_0, 0, 6;
L_0x560a5a9238a0 .part v0x560a5a90a430_0, 15, 1;
L_0x560a5a923940 .functor MUXZ 16, L_0x7f4a2b3d4e28, L_0x7f4a2b3d4de0, L_0x560a5a9238a0, C4<>;
L_0x560a5a923a80 .part v0x560a5a90a430_0, 0, 16;
L_0x560a5a923b20 .concat [ 16 16 0 0], L_0x560a5a923a80, L_0x560a5a923940;
L_0x560a5a923ca0 .part v0x560a5a90a430_0, 6, 5;
L_0x560a5a923f50 .concat [ 5 1 0 0], L_0x560a5a923ca0, L_0x7f4a2b3d4e70;
L_0x560a5a9240e0 .part v0x560a5a90a430_0, 16, 5;
S_0x560a5a8dfcf0 .scope module, "cpu_pc" "pc" 4 217, 6 1 0, S_0x560a5a8cf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560a5a8fd490_0 .net "clk", 0 0, v0x560a5a909d40_0;  alias, 1 drivers
v0x560a5a8fd550_0 .var "curr_addr", 31 0;
v0x560a5a8fd630_0 .net "enable", 0 0, L_0x560a5a925390;  alias, 1 drivers
v0x560a5a8fd6d0_0 .net "next_addr", 31 0, v0x560a5a908bc0_0;  1 drivers
v0x560a5a8fd7b0_0 .net "reset", 0 0, v0x560a5a90a5c0_0;  alias, 1 drivers
S_0x560a5a8fd960 .scope module, "hi" "hl_reg" 4 170, 7 1 0, S_0x560a5a8cf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560a5a8fdbc0_0 .net "clk", 0 0, v0x560a5a909d40_0;  alias, 1 drivers
v0x560a5a8fdc60_0 .var "data", 31 0;
v0x560a5a8fdd20_0 .net "data_in", 31 0, v0x560a5a8fc610_0;  alias, 1 drivers
v0x560a5a8fde20_0 .net "data_out", 31 0, v0x560a5a8fdc60_0;  alias, 1 drivers
v0x560a5a8fdee0_0 .net "enable", 0 0, L_0x560a5a924240;  alias, 1 drivers
v0x560a5a8fdff0_0 .net "reset", 0 0, v0x560a5a90a5c0_0;  alias, 1 drivers
S_0x560a5a8fe140 .scope module, "lo" "hl_reg" 4 162, 7 1 0, S_0x560a5a8cf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560a5a8fe3a0_0 .net "clk", 0 0, v0x560a5a909d40_0;  alias, 1 drivers
v0x560a5a8fe4b0_0 .var "data", 31 0;
v0x560a5a8fe590_0 .net "data_in", 31 0, v0x560a5a8fc7d0_0;  alias, 1 drivers
v0x560a5a8fe660_0 .net "data_out", 31 0, v0x560a5a8fe4b0_0;  alias, 1 drivers
v0x560a5a8fe720_0 .net "enable", 0 0, L_0x560a5a924240;  alias, 1 drivers
v0x560a5a8fe810_0 .net "reset", 0 0, v0x560a5a90a5c0_0;  alias, 1 drivers
S_0x560a5a8fe980 .scope module, "register" "regfile" 4 109, 8 1 0, S_0x560a5a8cf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560a5a9222d0 .functor BUFZ 32, L_0x560a5a922dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560a5a923220 .functor BUFZ 32, L_0x560a5a923040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560a5a8ff700_2 .array/port v0x560a5a8ff700, 2;
L_0x560a5a923330 .functor BUFZ 32, v0x560a5a8ff700_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560a5a8febb0_0 .net *"_ivl_0", 31 0, L_0x560a5a922dc0;  1 drivers
v0x560a5a8fecb0_0 .net *"_ivl_10", 6 0, L_0x560a5a9230e0;  1 drivers
L_0x7f4a2b3d4d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560a5a8fed90_0 .net *"_ivl_13", 1 0, L_0x7f4a2b3d4d98;  1 drivers
v0x560a5a8fee50_0 .net *"_ivl_2", 6 0, L_0x560a5a922e60;  1 drivers
L_0x7f4a2b3d4d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560a5a8fef30_0 .net *"_ivl_5", 1 0, L_0x7f4a2b3d4d50;  1 drivers
v0x560a5a8ff060_0 .net *"_ivl_8", 31 0, L_0x560a5a923040;  1 drivers
v0x560a5a8ff140_0 .net "r_clk", 0 0, v0x560a5a909d40_0;  alias, 1 drivers
v0x560a5a8ff1e0_0 .net "r_clk_enable", 0 0, v0x560a5a909de0_0;  alias, 1 drivers
v0x560a5a8ff2a0_0 .net "read_data1", 31 0, L_0x560a5a9222d0;  alias, 1 drivers
v0x560a5a8ff380_0 .net "read_data2", 31 0, L_0x560a5a923220;  alias, 1 drivers
v0x560a5a8ff460_0 .net "read_reg1", 4 0, L_0x560a5a9202a0;  alias, 1 drivers
v0x560a5a8ff540_0 .net "read_reg2", 4 0, L_0x560a5a921530;  alias, 1 drivers
v0x560a5a8ff620_0 .net "register_v0", 31 0, L_0x560a5a923330;  alias, 1 drivers
v0x560a5a8ff700 .array "registers", 0 31, 31 0;
v0x560a5a8ffcd0_0 .net "reset", 0 0, v0x560a5a90a5c0_0;  alias, 1 drivers
v0x560a5a8ffd70_0 .net "write_control", 0 0, L_0x560a5a921ff0;  alias, 1 drivers
v0x560a5a8ffe30_0 .net "write_data", 31 0, L_0x560a5a922be0;  alias, 1 drivers
v0x560a5a900020_0 .net "write_reg", 4 0, L_0x560a5a921c80;  alias, 1 drivers
L_0x560a5a922dc0 .array/port v0x560a5a8ff700, L_0x560a5a922e60;
L_0x560a5a922e60 .concat [ 5 2 0 0], L_0x560a5a9202a0, L_0x7f4a2b3d4d50;
L_0x560a5a923040 .array/port v0x560a5a8ff700, L_0x560a5a9230e0;
L_0x560a5a9230e0 .concat [ 5 2 0 0], L_0x560a5a921530, L_0x7f4a2b3d4d98;
S_0x560a5a8bc430 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f4a2b420318 .functor BUFZ 1, C4<z>; HiZ drive
v0x560a5a90a660_0 .net "clk", 0 0, o0x7f4a2b420318;  0 drivers
o0x7f4a2b420348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560a5a90a700_0 .net "data_address", 31 0, o0x7f4a2b420348;  0 drivers
o0x7f4a2b420378 .functor BUFZ 1, C4<z>; HiZ drive
v0x560a5a90a7e0_0 .net "data_read", 0 0, o0x7f4a2b420378;  0 drivers
v0x560a5a90a880_0 .var "data_readdata", 31 0;
o0x7f4a2b4203d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560a5a90a960_0 .net "data_write", 0 0, o0x7f4a2b4203d8;  0 drivers
o0x7f4a2b420408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560a5a90aa70_0 .net "data_writedata", 31 0, o0x7f4a2b420408;  0 drivers
S_0x560a5a8cecb0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f4a2b420558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560a5a90ac10_0 .net "instr_address", 31 0, o0x7f4a2b420558;  0 drivers
v0x560a5a90ad10_0 .var "instr_readdata", 31 0;
    .scope S_0x560a5a8fe980;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a5a8ff700, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560a5a8fe980;
T_1 ;
    %wait E_0x560a5a818750;
    %load/vec4 v0x560a5a8ffcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560a5a8ff1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560a5a8ffd70_0;
    %load/vec4 v0x560a5a900020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560a5a8ffe30_0;
    %load/vec4 v0x560a5a900020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a5a8ff700, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560a5a8df920;
T_2 ;
    %wait E_0x560a5a83b6b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %load/vec4 v0x560a5a8fcc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fcd10_0, 0, 1;
    %load/vec4 v0x560a5a8fc530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %jmp T_2.41;
T_2.17 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fceb0_0;
    %shiftl 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.18 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fceb0_0;
    %shiftr 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.19 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fceb0_0;
    %shiftr 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.20 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fd0f0_0;
    %shiftl 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.21 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fd0f0_0;
    %shiftr 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.22 ;
    %load/vec4 v0x560a5a8fd190_0;
    %ix/getv 4, v0x560a5a8fd0f0_0;
    %shiftr 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.23 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %pad/s 64;
    %load/vec4 v0x560a5a8fd050_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560a5a8fc990_0, 0, 64;
    %load/vec4 v0x560a5a8fc990_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560a5a8fc610_0, 0, 32;
    %load/vec4 v0x560a5a8fc990_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560a5a8fc7d0_0, 0, 32;
    %jmp T_2.41;
T_2.24 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %pad/u 64;
    %load/vec4 v0x560a5a8fd190_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560a5a8fc990_0, 0, 64;
    %load/vec4 v0x560a5a8fc990_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560a5a8fc610_0, 0, 32;
    %load/vec4 v0x560a5a8fc990_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560a5a8fc7d0_0, 0, 32;
    %jmp T_2.41;
T_2.25 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fd050_0;
    %mod/s;
    %store/vec4 v0x560a5a8fc610_0, 0, 32;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fd050_0;
    %div/s;
    %store/vec4 v0x560a5a8fc7d0_0, 0, 32;
    %jmp T_2.41;
T_2.26 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %mod;
    %store/vec4 v0x560a5a8fc610_0, 0, 32;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %div;
    %store/vec4 v0x560a5a8fc7d0_0, 0, 32;
    %jmp T_2.41;
T_2.27 ;
    %load/vec4 v0x560a5a8fc610_0;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.28 ;
    %load/vec4 v0x560a5a8fca70_0;
    %store/vec4 v0x560a5a8fc610_0, 0, 32;
    %jmp T_2.41;
T_2.29 ;
    %load/vec4 v0x560a5a8fc7d0_0;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.30 ;
    %load/vec4 v0x560a5a8fca70_0;
    %store/vec4 v0x560a5a8fc7d0_0, 0, 32;
    %jmp T_2.41;
T_2.31 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fd050_0;
    %add;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.32 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %add;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.33 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fd050_0;
    %sub;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.34 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %sub;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.35 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %and;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.36 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %or;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.37 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %xor;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.38 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %or;
    %inv;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.39 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fd050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.42, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.40 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fd190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.41;
T_2.41 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x560a5a8fc2b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %jmp T_2.50;
T_2.46 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.51, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.52;
T_2.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.52 ;
    %jmp T_2.50;
T_2.47 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.54;
T_2.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.54 ;
    %jmp T_2.50;
T_2.48 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.56 ;
    %jmp T_2.50;
T_2.49 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.58 ;
    %jmp T_2.50;
T_2.50 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x560a5a8fca70_0;
    %load/vec4 v0x560a5a8fcb50_0;
    %cmp/e;
    %jmp/0xz  T_2.59, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.60 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x560a5a8fca70_0;
    %load/vec4 v0x560a5a8fcb50_0;
    %cmp/ne;
    %jmp/0xz  T_2.61, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.62 ;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.63, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.64 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x560a5a8fca70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.65, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a8fc390_0, 0, 1;
T_2.66 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fc450_0;
    %add;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %add;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x560a5a8fcf90_0;
    %load/vec4 v0x560a5a8fc450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.67, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.68, 8;
T_2.67 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.68, 8;
 ; End of false expr.
    %blend;
T_2.68;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.69, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.70, 8;
T_2.69 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.70, 8;
 ; End of false expr.
    %blend;
T_2.70;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %and;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %or;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %xor;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x560a5a8fc450_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560a5a8fcdd0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %add;
    %store/vec4 v0x560a5a8fc8b0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x560a5a8fd0f0_0;
    %load/vec4 v0x560a5a8fc450_0;
    %add;
    %store/vec4 v0x560a5a8fc8b0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560a5a8fe140;
T_3 ;
    %wait E_0x560a5a818750;
    %load/vec4 v0x560a5a8fe810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a5a8fe4b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560a5a8fe720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560a5a8fe590_0;
    %assign/vec4 v0x560a5a8fe4b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560a5a8fd960;
T_4 ;
    %wait E_0x560a5a818750;
    %load/vec4 v0x560a5a8fdff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560a5a8fdc60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560a5a8fdee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560a5a8fdd20_0;
    %assign/vec4 v0x560a5a8fdc60_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560a5a8dfcf0;
T_5 ;
    %wait E_0x560a5a818750;
    %load/vec4 v0x560a5a8fd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560a5a8fd550_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560a5a8fd630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560a5a8fd6d0_0;
    %assign/vec4 v0x560a5a8fd550_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560a5a8cf4b0;
T_6 ;
    %wait E_0x560a5a818750;
    %vpi_call/w 4 104 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560a5a907fc0_0, v0x560a5a906950_0, v0x560a5a9092e0_0 {0 0 0};
    %vpi_call/w 4 105 "$display", "reg_write_data=%d, result=%d", v0x560a5a9093a0_0, v0x560a5a909830_0 {0 0 0};
    %vpi_call/w 4 106 "$display", "pc=%h", v0x560a5a906ed0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560a5a8cf4b0;
T_7 ;
    %wait E_0x560a5a8182d0;
    %load/vec4 v0x560a5a906c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560a5a906fa0_0;
    %load/vec4 v0x560a5a908cb0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560a5a908bc0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560a5a908080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560a5a906fa0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560a5a907fc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560a5a908bc0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560a5a908120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560a5a908ee0_0;
    %store/vec4 v0x560a5a908bc0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560a5a906fa0_0;
    %store/vec4 v0x560a5a908bc0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560a5a8cf4b0;
T_8 ;
    %wait E_0x560a5a818750;
    %load/vec4 v0x560a5a909700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a906e30_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560a5a906ed0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560a5a906e30_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560a5a8dc370;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a909d40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560a5a909d40_0;
    %inv;
    %store/vec4 v0x560a5a909d40_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560a5a8dc370;
T_10 ;
    %fork t_1, S_0x560a5a8cf080;
    %jmp t_0;
    .scope S_0x560a5a8cf080;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a90a5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a5a909de0_0, 0, 1;
    %wait E_0x560a5a818750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a5a90a5c0_0, 0, 1;
    %wait E_0x560a5a818750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560a5a8e0a70_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560a5a8e48c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560a5a8e4c20_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560a5a8dcb20_0, 0, 16;
    %load/vec4 v0x560a5a8e0a70_0;
    %load/vec4 v0x560a5a8e48c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560a5a8e4c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560a5a8dcb20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560a5a8dd560_0, 0, 32;
    %load/vec4 v0x560a5a8dd560_0;
    %store/vec4 v0x560a5a90a430_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x560a5a90a060_0, 0, 32;
    %delay 2, 0;
    %wait E_0x560a5a818750;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x560a5a90a430_0, 0, 32;
    %wait E_0x560a5a818750;
    %delay 2, 0;
    %load/vec4 v0x560a5a90a2d0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x560a5a8dc370;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
