
LedDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08008650  08008650  00018650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800873c  0800873c  000200f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800873c  0800873c  0001873c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008744  08008744  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008744  08008744  00018744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008748  08008748  00018748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  0800874c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000814  200000f0  0800883c  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000904  0800883c  00020904  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b754  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003912  00000000  00000000  0003b874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  0003f188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001308  00000000  00000000  00040628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a447  00000000  00000000  00041930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001839a  00000000  00000000  0006bd77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc61e  00000000  00000000  00084111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018072f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bc4  00000000  00000000  00180784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f0 	.word	0x200000f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008638 	.word	0x08008638

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f4 	.word	0x200000f4
 80001cc:	08008638 	.word	0x08008638

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800056e:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <MX_DMA_Init+0x38>)
 8000570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000572:	4a0b      	ldr	r2, [pc, #44]	; (80005a0 <MX_DMA_Init+0x38>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6493      	str	r3, [r2, #72]	; 0x48
 800057a:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <MX_DMA_Init+0x38>)
 800057c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2100      	movs	r1, #0
 800058a:	200b      	movs	r0, #11
 800058c:	f001 ff55 	bl	800243a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000590:	200b      	movs	r0, #11
 8000592:	f001 ff6e 	bl	8002472 <HAL_NVIC_EnableIRQ>

}
 8000596:	bf00      	nop
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40021000 	.word	0x40021000

080005a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	4a14      	ldr	r2, [pc, #80]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005b0:	f043 0304 	orr.w	r3, r3, #4
 80005b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	f003 0304 	and.w	r3, r3, #4
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c2:	4b0f      	ldr	r3, [pc, #60]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	4a0e      	ldr	r2, [pc, #56]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ce:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	60bb      	str	r3, [r7, #8]
 80005d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005da:	4b09      	ldr	r3, [pc, #36]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	4a08      	ldr	r2, [pc, #32]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005e0:	f043 0302 	orr.w	r3, r3, #2
 80005e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005e6:	4b06      	ldr	r3, [pc, #24]	; (8000600 <MX_GPIO_Init+0x5c>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	f003 0302 	and.w	r3, r3, #2
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

}
 80005f2:	bf00      	nop
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000

08000604 <calc_pulse>:
static volatile uint32_t received_value;
static int received_bits;


static pulse_t calc_pulse(uint32_t time)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if (time < 250)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2bf9      	cmp	r3, #249	; 0xf9
 8000610:	d801      	bhi.n	8000616 <calc_pulse+0x12>
		return PULSE_ERROR;
 8000612:	2305      	movs	r3, #5
 8000614:	e021      	b.n	800065a <calc_pulse+0x56>
	else if (time < 1200)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800061c:	d201      	bcs.n	8000622 <calc_pulse+0x1e>
		return PULSE_SHORT;
 800061e:	2304      	movs	r3, #4
 8000620:	e01b      	b.n	800065a <calc_pulse+0x56>
	else if (time < 2000)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000628:	d201      	bcs.n	800062e <calc_pulse+0x2a>
		return PULSE_LONG;
 800062a:	2303      	movs	r3, #3
 800062c:	e015      	b.n	800065a <calc_pulse+0x56>
	else if (time < 3000)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000634:	4293      	cmp	r3, r2
 8000636:	d801      	bhi.n	800063c <calc_pulse+0x38>
		return PULSE_2MS;
 8000638:	2302      	movs	r3, #2
 800063a:	e00e      	b.n	800065a <calc_pulse+0x56>
	else if (time < 6000)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f241 726f 	movw	r2, #5999	; 0x176f
 8000642:	4293      	cmp	r3, r2
 8000644:	d801      	bhi.n	800064a <calc_pulse+0x46>
		return PULSE_4MS;
 8000646:	2301      	movs	r3, #1
 8000648:	e007      	b.n	800065a <calc_pulse+0x56>
	else if (time < 12000)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8000650:	4293      	cmp	r3, r2
 8000652:	d801      	bhi.n	8000658 <calc_pulse+0x54>
		return PULSE_9MS;
 8000654:	2300      	movs	r3, #0
 8000656:	e000      	b.n	800065a <calc_pulse+0x56>
	else
		return PULSE_ERROR;
 8000658:	2305      	movs	r3, #5
}
 800065a:	4618      	mov	r0, r3
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
	...

08000668 <ir_tim_interrupt>:


void ir_tim_interrupt(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
	pulse_t pulse;

	if (received_bits >= 32)
 800066e:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <ir_tim_interrupt+0x84>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b1f      	cmp	r3, #31
 8000674:	dc36      	bgt.n	80006e4 <ir_tim_interrupt+0x7c>
		return;

	pulse = calc_pulse(HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1));
 8000676:	2100      	movs	r1, #0
 8000678:	481d      	ldr	r0, [pc, #116]	; (80006f0 <ir_tim_interrupt+0x88>)
 800067a:	f005 fba3 	bl	8005dc4 <HAL_TIM_ReadCapturedValue>
 800067e:	4603      	mov	r3, r0
 8000680:	4618      	mov	r0, r3
 8000682:	f7ff ffbf 	bl	8000604 <calc_pulse>
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]

	switch (pulse) {
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2b04      	cmp	r3, #4
 800068e:	d006      	beq.n	800069e <ir_tim_interrupt+0x36>
 8000690:	2b04      	cmp	r3, #4
 8000692:	dc23      	bgt.n	80006dc <ir_tim_interrupt+0x74>
 8000694:	2b01      	cmp	r3, #1
 8000696:	d01a      	beq.n	80006ce <ir_tim_interrupt+0x66>
 8000698:	2b03      	cmp	r3, #3
 800069a:	d00b      	beq.n	80006b4 <ir_tim_interrupt+0x4c>
 800069c:	e01e      	b.n	80006dc <ir_tim_interrupt+0x74>
	case PULSE_SHORT:
		received_value = received_value >> 1;
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <ir_tim_interrupt+0x8c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	085b      	lsrs	r3, r3, #1
 80006a4:	4a13      	ldr	r2, [pc, #76]	; (80006f4 <ir_tim_interrupt+0x8c>)
 80006a6:	6013      	str	r3, [r2, #0]
		received_bits++;
 80006a8:	4b10      	ldr	r3, [pc, #64]	; (80006ec <ir_tim_interrupt+0x84>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	3301      	adds	r3, #1
 80006ae:	4a0f      	ldr	r2, [pc, #60]	; (80006ec <ir_tim_interrupt+0x84>)
 80006b0:	6013      	str	r3, [r2, #0]
		break;
 80006b2:	e018      	b.n	80006e6 <ir_tim_interrupt+0x7e>
	case PULSE_LONG:
		received_value = (received_value >> 1) | 0x80000000;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <ir_tim_interrupt+0x8c>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	085b      	lsrs	r3, r3, #1
 80006ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006be:	4a0d      	ldr	r2, [pc, #52]	; (80006f4 <ir_tim_interrupt+0x8c>)
 80006c0:	6013      	str	r3, [r2, #0]
		received_bits++;
 80006c2:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <ir_tim_interrupt+0x84>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	3301      	adds	r3, #1
 80006c8:	4a08      	ldr	r2, [pc, #32]	; (80006ec <ir_tim_interrupt+0x84>)
 80006ca:	6013      	str	r3, [r2, #0]
		break;
 80006cc:	e00b      	b.n	80006e6 <ir_tim_interrupt+0x7e>
	case PULSE_4MS:
		received_value = 0;
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <ir_tim_interrupt+0x8c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
		received_bits = 0;
 80006d4:	4b05      	ldr	r3, [pc, #20]	; (80006ec <ir_tim_interrupt+0x84>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
		break;
 80006da:	e004      	b.n	80006e6 <ir_tim_interrupt+0x7e>
//	case PULSE_2MS:
//		if (received_bits == 0)
//			received_bits = 32;
//		break;
	default:
		received_bits = 0;
 80006dc:	4b03      	ldr	r3, [pc, #12]	; (80006ec <ir_tim_interrupt+0x84>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
		break;
 80006e2:	e000      	b.n	80006e6 <ir_tim_interrupt+0x7e>
		return;
 80006e4:	bf00      	nop
	}
}
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20000110 	.word	0x20000110
 80006f0:	200007d8 	.word	0x200007d8
 80006f4:	2000010c 	.word	0x2000010c

080006f8 <ir_init>:


void ir_init(void){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 80006fc:	4804      	ldr	r0, [pc, #16]	; (8000710 <ir_init+0x18>)
 80006fe:	f004 fa9f 	bl	8004c40 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000702:	2100      	movs	r1, #0
 8000704:	4802      	ldr	r0, [pc, #8]	; (8000710 <ir_init+0x18>)
 8000706:	f004 fe4f 	bl	80053a8 <HAL_TIM_IC_Start_IT>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200007d8 	.word	0x200007d8

08000714 <ir_read>:


int ir_read(void){
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
	if(received_bits!=32){
 800071a:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <ir_read+0x30>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b20      	cmp	r3, #32
 8000720:	d002      	beq.n	8000728 <ir_read+0x14>
		return -1;
 8000722:	f04f 33ff 	mov.w	r3, #4294967295
 8000726:	e007      	b.n	8000738 <ir_read+0x24>
	}

	uint8_t value=received_value>>16;
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <ir_read+0x34>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	0c1b      	lsrs	r3, r3, #16
 800072e:	71fb      	strb	r3, [r7, #7]
	received_bits=0;
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <ir_read+0x30>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
	return value;
 8000736:	79fb      	ldrb	r3, [r7, #7]
}
 8000738:	4618      	mov	r0, r3
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	20000110 	.word	0x20000110
 8000748:	2000010c 	.word	0x2000010c

0800074c <__io_putchar>:

// Funtions rewrite;

// Printf dla USART
int __io_putchar(int ch)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2b0a      	cmp	r3, #10
 8000758:	d102      	bne.n	8000760 <__io_putchar+0x14>
    __io_putchar('\r');
 800075a:	200d      	movs	r0, #13
 800075c:	f7ff fff6 	bl	800074c <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000760:	1d39      	adds	r1, r7, #4
 8000762:	f04f 33ff 	mov.w	r3, #4294967295
 8000766:	2201      	movs	r2, #1
 8000768:	4803      	ldr	r0, [pc, #12]	; (8000778 <__io_putchar+0x2c>)
 800076a:	f006 fb57 	bl	8006e1c <HAL_UART_Transmit>

  return 1;
 800076e:	2301      	movs	r3, #1
}
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	2000086c 	.word	0x2000086c

0800077c <HAL_RTC_AlarmAEventCallback>:

// Callbacks from interrupts


// Przerwanie od RTC
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]


	if(TurnOnMenuMode()==MENU_OFF && flag_showCalendar<DATA_SHOW_DURATION){
 8000784:	f000 f96c 	bl	8000a60 <TurnOnMenuMode>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d105      	bne.n	800079a <HAL_RTC_AlarmAEventCallback+0x1e>
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <HAL_RTC_AlarmAEventCallback+0x40>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b0a      	cmp	r3, #10
 8000794:	dc01      	bgt.n	800079a <HAL_RTC_AlarmAEventCallback+0x1e>
		dwukropekStart();
 8000796:	f000 fdcb 	bl	8001330 <dwukropekStart>
		}else{

		}

	flag_showCalendar += 1;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <HAL_RTC_AlarmAEventCallback+0x40>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3301      	adds	r3, #1
 80007a0:	4a06      	ldr	r2, [pc, #24]	; (80007bc <HAL_RTC_AlarmAEventCallback+0x40>)
 80007a2:	6013      	str	r3, [r2, #0]
	if (flag_showCalendar > DATA_SHOW_PERIOD) {
 80007a4:	4b05      	ldr	r3, [pc, #20]	; (80007bc <HAL_RTC_AlarmAEventCallback+0x40>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b0f      	cmp	r3, #15
 80007aa:	dd02      	ble.n	80007b2 <HAL_RTC_AlarmAEventCallback+0x36>
		flag_showCalendar = 0;
 80007ac:	4b03      	ldr	r3, [pc, #12]	; (80007bc <HAL_RTC_AlarmAEventCallback+0x40>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
	}


}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000011c 	.word	0x2000011c

080007c0 <HAL_TIM_IC_CaptureCallback>:




// Przerwanie pobudzane przez pilot
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]


	  if (htim == &htim2) {
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4a0b      	ldr	r2, [pc, #44]	; (80007f8 <HAL_TIM_IC_CaptureCallback+0x38>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d10b      	bne.n	80007e8 <HAL_TIM_IC_CaptureCallback+0x28>
	    switch (HAL_TIM_GetActiveChannel(&htim2)) {
 80007d0:	4809      	ldr	r0, [pc, #36]	; (80007f8 <HAL_TIM_IC_CaptureCallback+0x38>)
 80007d2:	f005 fb6d 	bl	8005eb0 <HAL_TIM_GetActiveChannel>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d107      	bne.n	80007ec <HAL_TIM_IC_CaptureCallback+0x2c>
	      case HAL_TIM_ACTIVE_CHANNEL_1:
	        ir_tim_interrupt();
 80007dc:	f7ff ff44 	bl	8000668 <ir_tim_interrupt>
	        HAL_TIM_Base_Start_IT(&htim6);
 80007e0:	4806      	ldr	r0, [pc, #24]	; (80007fc <HAL_TIM_IC_CaptureCallback+0x3c>)
 80007e2:	f004 fa95 	bl	8004d10 <HAL_TIM_Base_Start_IT>
	        break;
 80007e6:	e002      	b.n	80007ee <HAL_TIM_IC_CaptureCallback+0x2e>
	      default:
	        break;
		}
	}
 80007e8:	bf00      	nop
 80007ea:	e000      	b.n	80007ee <HAL_TIM_IC_CaptureCallback+0x2e>
	        break;
 80007ec:	bf00      	nop
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200007d8 	.word	0x200007d8
 80007fc:	2000078c 	.word	0x2000078c

08000800 <HAL_TIM_PeriodElapsedCallback>:


// Przerwanie od licznika 6, wywoływane co pół sekundy
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	4a1d      	ldr	r2, [pc, #116]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d133      	bne.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
		if (TurnOnMenuMode() == MENU_TIME_LEVEL
 8000810:	f000 f926 	bl	8000a60 <TurnOnMenuMode>
 8000814:	4603      	mov	r3, r0
 8000816:	2b01      	cmp	r3, #1
 8000818:	d004      	beq.n	8000824 <HAL_TIM_PeriodElapsedCallback+0x24>
				|| TurnOnMenuMode() == MENU_TIME_HOUR_SECOND_DIGIT) {
 800081a:	f000 f921 	bl	8000a60 <TurnOnMenuMode>
 800081e:	4603      	mov	r3, r0
 8000820:	2b03      	cmp	r3, #3
 8000822:	d10f      	bne.n	8000844 <HAL_TIM_PeriodElapsedCallback+0x44>

			if (flag_TurnOnMenuModeHour == 1) {
 8000824:	4b17      	ldr	r3, [pc, #92]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d105      	bne.n	8000838 <HAL_TIM_PeriodElapsedCallback+0x38>
				ws2811_hourDisplayReset();
 800082c:	f001 fbec 	bl	8002008 <ws2811_hourDisplayReset>
				flag_TurnOnMenuModeHour = 0;
 8000830:	4b14      	ldr	r3, [pc, #80]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
			if (flag_TurnOnMenuModeHour == 1) {
 8000836:	e01f      	b.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
			} else {
				fullDisplayStart();
 8000838:	f000 fef0 	bl	800161c <fullDisplayStart>
				flag_TurnOnMenuModeHour = 1;
 800083c:	4b11      	ldr	r3, [pc, #68]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
			if (flag_TurnOnMenuModeHour == 1) {
 8000842:	e019      	b.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
			}

		} else if (TurnOnMenuMode() == MENU_TIME_MINUTE_LEVEL
 8000844:	f000 f90c 	bl	8000a60 <TurnOnMenuMode>
 8000848:	4603      	mov	r3, r0
 800084a:	2b02      	cmp	r3, #2
 800084c:	d004      	beq.n	8000858 <HAL_TIM_PeriodElapsedCallback+0x58>
				|| TurnOnMenuMode() == MENU_TIME_MINUTE_SECOND_DIGIT) {
 800084e:	f000 f907 	bl	8000a60 <TurnOnMenuMode>
 8000852:	4603      	mov	r3, r0
 8000854:	2b04      	cmp	r3, #4
 8000856:	d10f      	bne.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
			if (flag_TurnOnMenuModeMinute == 1) {
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d105      	bne.n	800086c <HAL_TIM_PeriodElapsedCallback+0x6c>
				ws2811_minuteDisplayReset();
 8000860:	f001 fbfe 	bl	8002060 <ws2811_minuteDisplayReset>
				flag_TurnOnMenuModeMinute = 0;
 8000864:	4b08      	ldr	r3, [pc, #32]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
			}
		} else {

		}
	}
}
 800086a:	e005      	b.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
				fullDisplayStart();
 800086c:	f000 fed6 	bl	800161c <fullDisplayStart>
				flag_TurnOnMenuModeMinute = 1;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000872:	2201      	movs	r2, #1
 8000874:	601a      	str	r2, [r3, #0]
}
 8000876:	e7ff      	b.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	2000078c 	.word	0x2000078c
 8000884:	20000114 	.word	0x20000114
 8000888:	20000118 	.word	0x20000118

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000892:	f001 fc82 	bl	800219a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000896:	f000 f85f 	bl	8000958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089a:	f7ff fe83 	bl	80005a4 <MX_GPIO_Init>
  MX_DMA_Init();
 800089e:	f7ff fe63 	bl	8000568 <MX_DMA_Init>
  MX_TIM4_Init();
 80008a2:	f001 f94b 	bl	8001b3c <MX_TIM4_Init>
  MX_RTC_Init();
 80008a6:	f000 fb81 	bl	8000fac <MX_RTC_Init>
  MX_TIM2_Init();
 80008aa:	f001 f8bb 	bl	8001a24 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80008ae:	f001 fac1 	bl	8001e34 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80008b2:	f001 f9b9 	bl	8001c28 <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80008b6:	f000 f8b1 	bl	8000a1c <MX_NVIC_Init>




	// Inicjalizacja programu
	ws2811_init();
 80008ba:	f001 fb73 	bl	8001fa4 <ws2811_init>
	ir_init();
 80008be:	f7ff ff1b 	bl	80006f8 <ir_init>
	changeColor(RED);
 80008c2:	4b23      	ldr	r3, [pc, #140]	; (8000950 <main+0xc4>)
 80008c4:	781a      	ldrb	r2, [r3, #0]
 80008c6:	7859      	ldrb	r1, [r3, #1]
 80008c8:	0209      	lsls	r1, r1, #8
 80008ca:	430a      	orrs	r2, r1
 80008cc:	789b      	ldrb	r3, [r3, #2]
 80008ce:	041b      	lsls	r3, r3, #16
 80008d0:	431a      	orrs	r2, r3
 80008d2:	2300      	movs	r3, #0
 80008d4:	f362 0317 	bfi	r3, r2, #0, #24
 80008d8:	4618      	mov	r0, r3
 80008da:	f000 fc29 	bl	8001130 <changeColor>


		// ZEGAR:

		// NORMALNA PRACA
		if (TurnOnMenuMode() == 0 && flag_showCalendar < DATA_SHOW_DURATION) {
 80008de:	f000 f8bf 	bl	8000a60 <TurnOnMenuMode>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d113      	bne.n	8000910 <main+0x84>
 80008e8:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <main+0xc8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b0a      	cmp	r3, #10
 80008ee:	dc0f      	bgt.n	8000910 <main+0x84>
			if (flag_showCalendar == 0) {
 80008f0:	4b18      	ldr	r3, [pc, #96]	; (8000954 <main+0xc8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d108      	bne.n	800090a <main+0x7e>
				backToColor();
 80008f8:	f000 fc54 	bl	80011a4 <backToColor>
				dwukropekTurnOn();
 80008fc:	f000 fcce 	bl	800129c <dwukropekTurnOn>
				//Zapobieganie migotaniu
				flag_showCalendar += 1;
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <main+0xc8>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	3301      	adds	r3, #1
 8000906:	4a13      	ldr	r2, [pc, #76]	; (8000954 <main+0xc8>)
 8000908:	6013      	str	r3, [r2, #0]
			}
			fullDisplayStart();
 800090a:	f000 fe87 	bl	800161c <fullDisplayStart>
 800090e:	e013      	b.n	8000938 <main+0xac>
		}

		// WYSWIETLANIE DATY
		else if (TurnOnMenuMode() == 0) {
 8000910:	f000 f8a6 	bl	8000a60 <TurnOnMenuMode>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d10e      	bne.n	8000938 <main+0xac>
			if (flag_showCalendar == DATA_SHOW_DURATION) {
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <main+0xc8>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b0b      	cmp	r3, #11
 8000920:	d106      	bne.n	8000930 <main+0xa4>
				dwukropekTurnOff();
 8000922:	f000 fcdb 	bl	80012dc <dwukropekTurnOff>
				// Zapobieganie migotaniu
				flag_showCalendar = DATA_SHOW_DURATION + 1;
 8000926:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <main+0xc8>)
 8000928:	220c      	movs	r2, #12
 800092a:	601a      	str	r2, [r3, #0]
				mixColor();
 800092c:	f000 fc20 	bl	8001170 <mixColor>
			}
			kropkaOn();
 8000930:	f000 fcec 	bl	800130c <kropkaOn>
			dateOnDisplay();
 8000934:	f000 fea0 	bl	8001678 <dateOnDisplay>
		}

		int value = ir_read();
 8000938:	f7ff feec 	bl	8000714 <ir_read>
 800093c:	6078      	str	r0, [r7, #4]
		if (value != -1) {
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000944:	d0cb      	beq.n	80008de <main+0x52>
			menu(value);
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f000 f958 	bl	8000bfc <menu>
	while (1) {
 800094c:	e7c7      	b.n	80008de <main+0x52>
 800094e:	bf00      	nop
 8000950:	2000006c 	.word	0x2000006c
 8000954:	2000011c 	.word	0x2000011c

08000958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b096      	sub	sp, #88	; 0x58
 800095c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	2244      	movs	r2, #68	; 0x44
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f006 ff08 	bl	800777c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800096c:	463b      	mov	r3, r7
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800097a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800097e:	f002 f953 	bl	8002c28 <HAL_PWREx_ControlVoltageScaling>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000988:	f000 f864 	bl	8000a54 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800098c:	f002 f92e 	bl	8002bec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000990:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <SystemClock_Config+0xc0>)
 8000992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000996:	4a20      	ldr	r2, [pc, #128]	; (8000a18 <SystemClock_Config+0xc0>)
 8000998:	f023 0318 	bic.w	r3, r3, #24
 800099c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80009a0:	2314      	movs	r3, #20
 80009a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80009a4:	2301      	movs	r3, #1
 80009a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009a8:	2301      	movs	r3, #1
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009b0:	2360      	movs	r3, #96	; 0x60
 80009b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b4:	2302      	movs	r3, #2
 80009b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009b8:	2301      	movs	r3, #1
 80009ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009bc:	2301      	movs	r3, #1
 80009be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80009c0:	2328      	movs	r3, #40	; 0x28
 80009c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009c4:	2307      	movs	r3, #7
 80009c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009c8:	2302      	movs	r3, #2
 80009ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4618      	mov	r0, r3
 80009d6:	f002 f97d 	bl	8002cd4 <HAL_RCC_OscConfig>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80009e0:	f000 f838 	bl	8000a54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e4:	230f      	movs	r3, #15
 80009e6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e8:	2303      	movs	r3, #3
 80009ea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009f8:	463b      	mov	r3, r7
 80009fa:	2104      	movs	r1, #4
 80009fc:	4618      	mov	r0, r3
 80009fe:	f002 fd4f 	bl	80034a0 <HAL_RCC_ClockConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a08:	f000 f824 	bl	8000a54 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000a0c:	f003 fa38 	bl	8003e80 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000a10:	bf00      	nop
 8000a12:	3758      	adds	r7, #88	; 0x58
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000

08000a1c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 4, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	2104      	movs	r1, #4
 8000a24:	2029      	movs	r0, #41	; 0x29
 8000a26:	f001 fd08 	bl	800243a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000a2a:	2029      	movs	r0, #41	; 0x29
 8000a2c:	f001 fd21 	bl	8002472 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2102      	movs	r1, #2
 8000a34:	201c      	movs	r0, #28
 8000a36:	f001 fd00 	bl	800243a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a3a:	201c      	movs	r0, #28
 8000a3c:	f001 fd19 	bl	8002472 <HAL_NVIC_EnableIRQ>
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2103      	movs	r1, #3
 8000a44:	2036      	movs	r0, #54	; 0x36
 8000a46:	f001 fcf8 	bl	800243a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a4a:	2036      	movs	r0, #54	; 0x36
 8000a4c:	f001 fd11 	bl	8002472 <HAL_NVIC_EnableIRQ>
}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a58:	b672      	cpsid	i
}
 8000a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a5c:	e7fe      	b.n	8000a5c <Error_Handler+0x8>
	...

08000a60 <TurnOnMenuMode>:



// Funtions:

int TurnOnMenuMode(void){
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
	return flagMenu;
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <TurnOnMenuMode+0x14>)
 8000a66:	681b      	ldr	r3, [r3, #0]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	20000124 	.word	0x20000124

08000a78 <isInRange>:

int isInRange(uint8_t entryData){
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	71fb      	strb	r3, [r7, #7]
	if(entryData>23){
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	2b17      	cmp	r3, #23
 8000a86:	d901      	bls.n	8000a8c <isInRange+0x14>
		return 1;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e000      	b.n	8000a8e <isInRange+0x16>
	}else{
		return 0;
 8000a8c:	2300      	movs	r3, #0
	}
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr

08000a9a <isInRangeMinute>:

int isInRangeMinute(uint8_t entryData){
 8000a9a:	b480      	push	{r7}
 8000a9c:	b083      	sub	sp, #12
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	71fb      	strb	r3, [r7, #7]
	if(entryData>60){
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	2b3c      	cmp	r3, #60	; 0x3c
 8000aa8:	d901      	bls.n	8000aae <isInRangeMinute+0x14>
		return 1;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e000      	b.n	8000ab0 <isInRangeMinute+0x16>
	}else{
		return 0;
 8000aae:	2300      	movs	r3, #0
	}
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <colorMenu>:

void colorMenu(struct colorRgb color){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	if (flagColor == MENU_COLOR_LEVEL) {
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <colorMenu+0x24>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d105      	bne.n	8000ad8 <colorMenu+0x1c>
				changeColor(color);
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f000 fb2f 	bl	8001130 <changeColor>
				flagColor = MENU_OFF;
 8000ad2:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <colorMenu+0x24>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
			}
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000120 	.word	0x20000120

08000ae4 <firstDigitHour>:

void firstDigitHour(uint8_t forAdd){
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	if (flagMenu == MENU_TIME_LEVEL) {
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <firstDigitHour+0x2c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d105      	bne.n	8000b02 <firstDigitHour+0x1e>
		hoursChange = forAdd;
 8000af6:	4a07      	ldr	r2, [pc, #28]	; (8000b14 <firstDigitHour+0x30>)
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	7013      	strb	r3, [r2, #0]
		flagMenu = MENU_TIME_HOUR_SECOND_DIGIT;
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <firstDigitHour+0x2c>)
 8000afe:	2203      	movs	r2, #3
 8000b00:	601a      	str	r2, [r3, #0]
	}
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000124 	.word	0x20000124
 8000b14:	20000129 	.word	0x20000129

08000b18 <secondDigitHour>:

void secondDigitHour(uint8_t forAdd){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	if (flagMenu == MENU_TIME_HOUR_SECOND_DIGIT) {
 8000b22:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <secondDigitHour+0x50>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b03      	cmp	r3, #3
 8000b28:	d119      	bne.n	8000b5e <secondDigitHour+0x46>

		hoursChange += forAdd;
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <secondDigitHour+0x54>)
 8000b2c:	781a      	ldrb	r2, [r3, #0]
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	4413      	add	r3, r2
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <secondDigitHour+0x54>)
 8000b36:	701a      	strb	r2, [r3, #0]

		if (isInRange(hoursChange)) {
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <secondDigitHour+0x54>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff9b 	bl	8000a78 <isInRange>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d002      	beq.n	8000b4e <secondDigitHour+0x36>
			hoursChange = 0;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <secondDigitHour+0x54>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
		}

		setHours(hoursChange);
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <secondDigitHour+0x54>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 fdec 	bl	8001730 <setHours>
		flagMenu = MENU_TIME_LEVEL;
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <secondDigitHour+0x50>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	601a      	str	r2, [r3, #0]
	}
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000124 	.word	0x20000124
 8000b6c:	20000129 	.word	0x20000129

08000b70 <firstDigitMinute>:

void firstDigitMinute(uint8_t forAdd){
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
	if (flagMenu == MENU_TIME_MINUTE_LEVEL) {
 8000b7a:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <firstDigitMinute+0x2c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d105      	bne.n	8000b8e <firstDigitMinute+0x1e>
		minutesChange = forAdd;
 8000b82:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <firstDigitMinute+0x30>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	7013      	strb	r3, [r2, #0]
		flagMenu = MENU_TIME_MINUTE_SECOND_DIGIT;
 8000b88:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <firstDigitMinute+0x2c>)
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	601a      	str	r2, [r3, #0]

	}
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000124 	.word	0x20000124
 8000ba0:	20000128 	.word	0x20000128

08000ba4 <secondDigitMinute>:

void secondDigitMinute(uint8_t forAdd){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	if (flagMenu == MENU_TIME_MINUTE_SECOND_DIGIT) {
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <secondDigitMinute+0x50>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d119      	bne.n	8000bea <secondDigitMinute+0x46>
		minutesChange += forAdd;
 8000bb6:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <secondDigitMinute+0x54>)
 8000bb8:	781a      	ldrb	r2, [r3, #0]
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	4b0d      	ldr	r3, [pc, #52]	; (8000bf8 <secondDigitMinute+0x54>)
 8000bc2:	701a      	strb	r2, [r3, #0]

		if (isInRangeMinute(minutesChange)) {
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <secondDigitMinute+0x54>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff ff66 	bl	8000a9a <isInRangeMinute>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d002      	beq.n	8000bda <secondDigitMinute+0x36>
			minutesChange = 0;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <secondDigitMinute+0x54>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
		}
		setMinutes(minutesChange);
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <secondDigitMinute+0x54>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 fd78 	bl	80016d4 <setMinutes>
		flagMenu = MENU_TIME_MINUTE_LEVEL;
 8000be4:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <secondDigitMinute+0x50>)
 8000be6:	2202      	movs	r2, #2
 8000be8:	601a      	str	r2, [r3, #0]
	}
}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000124 	.word	0x20000124
 8000bf8:	20000128 	.word	0x20000128

08000bfc <menu>:
/*
 *
 * Obluga przycisku pilota
 *
 */
void menu(int value) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b088      	sub	sp, #32
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]

	printf("code=%02x\n", value);
 8000c04:	6879      	ldr	r1, [r7, #4]
 8000c06:	48c0      	ldr	r0, [pc, #768]	; (8000f08 <menu+0x30c>)
 8000c08:	f006 fdc0 	bl	800778c <iprintf>

	RTC_TimeTypeDef time = {0};
 8000c0c:	f107 030c 	add.w	r3, r7, #12
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef date = {0};
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60bb      	str	r3, [r7, #8]

	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	2200      	movs	r2, #0
 8000c26:	4619      	mov	r1, r3
 8000c28:	48b8      	ldr	r0, [pc, #736]	; (8000f0c <menu+0x310>)
 8000c2a:	f003 fc23 	bl	8004474 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000c2e:	f107 0308 	add.w	r3, r7, #8
 8000c32:	2200      	movs	r2, #0
 8000c34:	4619      	mov	r1, r3
 8000c36:	48b5      	ldr	r0, [pc, #724]	; (8000f0c <menu+0x310>)
 8000c38:	f003 fcff 	bl	800463a <HAL_RTC_GetDate>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3b07      	subs	r3, #7
 8000c40:	2b57      	cmp	r3, #87	; 0x57
 8000c42:	f200 81a9 	bhi.w	8000f98 <menu+0x39c>
 8000c46:	a201      	add	r2, pc, #4	; (adr r2, 8000c4c <menu+0x50>)
 8000c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c4c:	08000dcd 	.word	0x08000dcd
 8000c50:	08000e71 	.word	0x08000e71
 8000c54:	08000dc5 	.word	0x08000dc5
 8000c58:	08000f99 	.word	0x08000f99
 8000c5c:	08000f99 	.word	0x08000f99
 8000c60:	08000dd5 	.word	0x08000dd5
 8000c64:	08000dad 	.word	0x08000dad
 8000c68:	08000f99 	.word	0x08000f99
 8000c6c:	08000f99 	.word	0x08000f99
 8000c70:	08000f99 	.word	0x08000f99
 8000c74:	08000f99 	.word	0x08000f99
 8000c78:	08000f99 	.word	0x08000f99
 8000c7c:	08000f99 	.word	0x08000f99
 8000c80:	08000f99 	.word	0x08000f99
 8000c84:	08000dbd 	.word	0x08000dbd
 8000c88:	08000f2d 	.word	0x08000f2d
 8000c8c:	08000f99 	.word	0x08000f99
 8000c90:	08000e0b 	.word	0x08000e0b
 8000c94:	08000dad 	.word	0x08000dad
 8000c98:	08000f99 	.word	0x08000f99
 8000c9c:	08000f99 	.word	0x08000f99
 8000ca0:	08000ea1 	.word	0x08000ea1
 8000ca4:	08000f99 	.word	0x08000f99
 8000ca8:	08000f99 	.word	0x08000f99
 8000cac:	08000f99 	.word	0x08000f99
 8000cb0:	08000f99 	.word	0x08000f99
 8000cb4:	08000f99 	.word	0x08000f99
 8000cb8:	08000f99 	.word	0x08000f99
 8000cbc:	08000f99 	.word	0x08000f99
 8000cc0:	08000f99 	.word	0x08000f99
 8000cc4:	08000f99 	.word	0x08000f99
 8000cc8:	08000f99 	.word	0x08000f99
 8000ccc:	08000f99 	.word	0x08000f99
 8000cd0:	08000f99 	.word	0x08000f99
 8000cd4:	08000f99 	.word	0x08000f99
 8000cd8:	08000f99 	.word	0x08000f99
 8000cdc:	08000f99 	.word	0x08000f99
 8000ce0:	08000f99 	.word	0x08000f99
 8000ce4:	08000f99 	.word	0x08000f99
 8000ce8:	08000f99 	.word	0x08000f99
 8000cec:	08000f99 	.word	0x08000f99
 8000cf0:	08000f99 	.word	0x08000f99
 8000cf4:	08000f99 	.word	0x08000f99
 8000cf8:	08000f99 	.word	0x08000f99
 8000cfc:	08000f99 	.word	0x08000f99
 8000d00:	08000f99 	.word	0x08000f99
 8000d04:	08000f99 	.word	0x08000f99
 8000d08:	08000f99 	.word	0x08000f99
 8000d0c:	08000f99 	.word	0x08000f99
 8000d10:	08000f99 	.word	0x08000f99
 8000d14:	08000f99 	.word	0x08000f99
 8000d18:	08000f99 	.word	0x08000f99
 8000d1c:	08000f99 	.word	0x08000f99
 8000d20:	08000f99 	.word	0x08000f99
 8000d24:	08000f99 	.word	0x08000f99
 8000d28:	08000f99 	.word	0x08000f99
 8000d2c:	08000f99 	.word	0x08000f99
 8000d30:	08000f97 	.word	0x08000f97
 8000d34:	08000f99 	.word	0x08000f99
 8000d38:	08000edf 	.word	0x08000edf
 8000d3c:	08000f99 	.word	0x08000f99
 8000d40:	08000f99 	.word	0x08000f99
 8000d44:	08000f99 	.word	0x08000f99
 8000d48:	08000f99 	.word	0x08000f99
 8000d4c:	08000db5 	.word	0x08000db5
 8000d50:	08000f99 	.word	0x08000f99
 8000d54:	08000f99 	.word	0x08000f99
 8000d58:	08000efb 	.word	0x08000efb
 8000d5c:	08000f99 	.word	0x08000f99
 8000d60:	08000f99 	.word	0x08000f99
 8000d64:	08000f99 	.word	0x08000f99
 8000d68:	08000f99 	.word	0x08000f99
 8000d6c:	08000f99 	.word	0x08000f99
 8000d70:	08000f99 	.word	0x08000f99
 8000d74:	08000f99 	.word	0x08000f99
 8000d78:	08000eed 	.word	0x08000eed
 8000d7c:	08000f99 	.word	0x08000f99
 8000d80:	08000f99 	.word	0x08000f99
 8000d84:	08000f99 	.word	0x08000f99
 8000d88:	08000f99 	.word	0x08000f99
 8000d8c:	08000f99 	.word	0x08000f99
 8000d90:	08000f99 	.word	0x08000f99
 8000d94:	08000f99 	.word	0x08000f99
 8000d98:	08000ed1 	.word	0x08000ed1
 8000d9c:	08000f99 	.word	0x08000f99
 8000da0:	08000f99 	.word	0x08000f99
 8000da4:	08000f99 	.word	0x08000f99
 8000da8:	08000e41 	.word	0x08000e41
//		time.Hours = hoursAdd;
//		time.Minutes = minutesAdd;
//		HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
//		break;
	case IR_CODE_CANCEL:
		flagColor = MENU_COLOR_LEVEL;
 8000dac:	4b58      	ldr	r3, [pc, #352]	; (8000f10 <menu+0x314>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	601a      	str	r2, [r3, #0]
		break;
 8000db2:	e0f1      	b.n	8000f98 <menu+0x39c>



	case IR_CODE_MENU:
		flagMenu=MENU_TIME_LEVEL;
 8000db4:	4b57      	ldr	r3, [pc, #348]	; (8000f14 <menu+0x318>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	601a      	str	r2, [r3, #0]
		break;
 8000dba:	e0ed      	b.n	8000f98 <menu+0x39c>

	case IR_CODE_PLAY:
		flagMenu=MENU_OFF;
 8000dbc:	4b55      	ldr	r3, [pc, #340]	; (8000f14 <menu+0x318>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
		break;
 8000dc2:	e0e9      	b.n	8000f98 <menu+0x39c>

	case IR_CODE_FORWARD:
		if(flagMenu==MENU_TIME_LEVEL || MENU_TIME_HOUR_SECOND_DIGIT){
			flagMenu=MENU_TIME_MINUTE_LEVEL;
 8000dc4:	4b53      	ldr	r3, [pc, #332]	; (8000f14 <menu+0x318>)
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	601a      	str	r2, [r3, #0]
		}
		break;
 8000dca:	e0e5      	b.n	8000f98 <menu+0x39c>

	case IR_CODE_REWIND:
		if(flagMenu==MENU_TIME_MINUTE_LEVEL|| MENU_TIME_MINUTE_SECOND_DIGIT){
			flagMenu=MENU_TIME_LEVEL;
 8000dcc:	4b51      	ldr	r3, [pc, #324]	; (8000f14 <menu+0x318>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]
		}
		break;
 8000dd2:	e0e1      	b.n	8000f98 <menu+0x39c>



	case IR_CODE_1:
		// COLOR
		colorMenu(BLUE);
 8000dd4:	4b50      	ldr	r3, [pc, #320]	; (8000f18 <menu+0x31c>)
 8000dd6:	781a      	ldrb	r2, [r3, #0]
 8000dd8:	7859      	ldrb	r1, [r3, #1]
 8000dda:	0209      	lsls	r1, r1, #8
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	789b      	ldrb	r3, [r3, #2]
 8000de0:	041b      	lsls	r3, r3, #16
 8000de2:	431a      	orrs	r2, r3
 8000de4:	2300      	movs	r3, #0
 8000de6:	f362 0317 	bfi	r3, r2, #0, #24
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fe66 	bl	8000abc <colorMenu>

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(1);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f7ff fe91 	bl	8000b18 <secondDigitHour>

		// FIRST DIGIT HOUR

		firstDigitHour(10);
 8000df6:	200a      	movs	r0, #10
 8000df8:	f7ff fe74 	bl	8000ae4 <firstDigitHour>

		// SECOND DIGIT MINUTE
		secondDigitMinute(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f7ff fed1 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE
		firstDigitMinute(10);
 8000e02:	200a      	movs	r0, #10
 8000e04:	f7ff feb4 	bl	8000b70 <firstDigitMinute>


		break;
 8000e08:	e0c6      	b.n	8000f98 <menu+0x39c>


	case IR_CODE_2:
		//COLOR
		colorMenu(RED);
 8000e0a:	4b44      	ldr	r3, [pc, #272]	; (8000f1c <menu+0x320>)
 8000e0c:	781a      	ldrb	r2, [r3, #0]
 8000e0e:	7859      	ldrb	r1, [r3, #1]
 8000e10:	0209      	lsls	r1, r1, #8
 8000e12:	430a      	orrs	r2, r1
 8000e14:	789b      	ldrb	r3, [r3, #2]
 8000e16:	041b      	lsls	r3, r3, #16
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f362 0317 	bfi	r3, r2, #0, #24
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fe4b 	bl	8000abc <colorMenu>

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(2);
 8000e26:	2002      	movs	r0, #2
 8000e28:	f7ff fe76 	bl	8000b18 <secondDigitHour>

		// FIRST DIGIT HOUR

		firstDigitHour(20);
 8000e2c:	2014      	movs	r0, #20
 8000e2e:	f7ff fe59 	bl	8000ae4 <firstDigitHour>

		// SECOND DIGIT MINUTE
		secondDigitMinute(2);
 8000e32:	2002      	movs	r0, #2
 8000e34:	f7ff feb6 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE
		firstDigitMinute(20);
 8000e38:	2014      	movs	r0, #20
 8000e3a:	f7ff fe99 	bl	8000b70 <firstDigitMinute>

		break;
 8000e3e:	e0ab      	b.n	8000f98 <menu+0x39c>


	case IR_CODE_3:
		// COLOR
		colorMenu(GREEN);
 8000e40:	4b37      	ldr	r3, [pc, #220]	; (8000f20 <menu+0x324>)
 8000e42:	781a      	ldrb	r2, [r3, #0]
 8000e44:	7859      	ldrb	r1, [r3, #1]
 8000e46:	0209      	lsls	r1, r1, #8
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	789b      	ldrb	r3, [r3, #2]
 8000e4c:	041b      	lsls	r3, r3, #16
 8000e4e:	431a      	orrs	r2, r3
 8000e50:	2300      	movs	r3, #0
 8000e52:	f362 0317 	bfi	r3, r2, #0, #24
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fe30 	bl	8000abc <colorMenu>

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(3);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f7ff fe5b 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(3);
 8000e62:	2003      	movs	r0, #3
 8000e64:	f7ff fe9e 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE
		firstDigitMinute(30);
 8000e68:	201e      	movs	r0, #30
 8000e6a:	f7ff fe81 	bl	8000b70 <firstDigitMinute>
		break;
 8000e6e:	e093      	b.n	8000f98 <menu+0x39c>


	case IR_CODE_4:

		//COLOR
		colorMenu(YELLOW);
 8000e70:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <menu+0x328>)
 8000e72:	781a      	ldrb	r2, [r3, #0]
 8000e74:	7859      	ldrb	r1, [r3, #1]
 8000e76:	0209      	lsls	r1, r1, #8
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	789b      	ldrb	r3, [r3, #2]
 8000e7c:	041b      	lsls	r3, r3, #16
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	2300      	movs	r3, #0
 8000e82:	f362 0317 	bfi	r3, r2, #0, #24
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fe18 	bl	8000abc <colorMenu>

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(4);
 8000e8c:	2004      	movs	r0, #4
 8000e8e:	f7ff fe43 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(4);
 8000e92:	2004      	movs	r0, #4
 8000e94:	f7ff fe86 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE
		firstDigitMinute(40);
 8000e98:	2028      	movs	r0, #40	; 0x28
 8000e9a:	f7ff fe69 	bl	8000b70 <firstDigitMinute>
		break;
 8000e9e:	e07b      	b.n	8000f98 <menu+0x39c>


	case IR_CODE_5:
		//COLOR
		colorMenu(PINK);
 8000ea0:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <menu+0x32c>)
 8000ea2:	781a      	ldrb	r2, [r3, #0]
 8000ea4:	7859      	ldrb	r1, [r3, #1]
 8000ea6:	0209      	lsls	r1, r1, #8
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	789b      	ldrb	r3, [r3, #2]
 8000eac:	041b      	lsls	r3, r3, #16
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	f362 0317 	bfi	r3, r2, #0, #24
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fe00 	bl	8000abc <colorMenu>

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(5);
 8000ebc:	2005      	movs	r0, #5
 8000ebe:	f7ff fe2b 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(5);
 8000ec2:	2005      	movs	r0, #5
 8000ec4:	f7ff fe6e 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE
		firstDigitMinute(50);
 8000ec8:	2032      	movs	r0, #50	; 0x32
 8000eca:	f7ff fe51 	bl	8000b70 <firstDigitMinute>


		break;
 8000ece:	e063      	b.n	8000f98 <menu+0x39c>
		//COLOR

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(6);
 8000ed0:	2006      	movs	r0, #6
 8000ed2:	f7ff fe21 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(6);
 8000ed6:	2006      	movs	r0, #6
 8000ed8:	f7ff fe64 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE

		// NULL

		break;
 8000edc:	e05c      	b.n	8000f98 <menu+0x39c>
		//COLOR

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(7);
 8000ede:	2007      	movs	r0, #7
 8000ee0:	f7ff fe1a 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(7);
 8000ee4:	2007      	movs	r0, #7
 8000ee6:	f7ff fe5d 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE

		// NULL

		break;
 8000eea:	e055      	b.n	8000f98 <menu+0x39c>
		//COLOR

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(8);
 8000eec:	2008      	movs	r0, #8
 8000eee:	f7ff fe13 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(8);
 8000ef2:	2008      	movs	r0, #8
 8000ef4:	f7ff fe56 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE

		// NULL
		break;
 8000ef8:	e04e      	b.n	8000f98 <menu+0x39c>
		//COLOR

		// FUNCTIONS MUST BE IN THIS ORDER

		// SECOND DIGIT_HOUR
		secondDigitHour(9);
 8000efa:	2009      	movs	r0, #9
 8000efc:	f7ff fe0c 	bl	8000b18 <secondDigitHour>
		// FIRST DIGIT HOUR

		// NULL

		// SECOND DIGIT MINUTE
		secondDigitMinute(9);
 8000f00:	2009      	movs	r0, #9
 8000f02:	f7ff fe4f 	bl	8000ba4 <secondDigitMinute>

		// FIRST DIGIT MINUTE

		// NULL

		break;
 8000f06:	e047      	b.n	8000f98 <menu+0x39c>
 8000f08:	08008650 	.word	0x08008650
 8000f0c:	20000714 	.word	0x20000714
 8000f10:	20000120 	.word	0x20000120
 8000f14:	20000124 	.word	0x20000124
 8000f18:	20000074 	.word	0x20000074
 8000f1c:	2000006c 	.word	0x2000006c
 8000f20:	20000070 	.word	0x20000070
 8000f24:	20000078 	.word	0x20000078
 8000f28:	2000007c 	.word	0x2000007c

		// NULL

		// SECOND DIGIT_HOUR

		if (flagMenu == MENU_TIME_HOUR_SECOND_DIGIT) {
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <menu+0x3a4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b03      	cmp	r3, #3
 8000f32:	d112      	bne.n	8000f5a <menu+0x35e>

			if (isInRange(hoursChange)) {
 8000f34:	4b1b      	ldr	r3, [pc, #108]	; (8000fa4 <menu+0x3a8>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fd9d 	bl	8000a78 <isInRange>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d002      	beq.n	8000f4a <menu+0x34e>
				hoursChange = 0;
 8000f44:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <menu+0x3a8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
			}

			setHours(hoursChange);
 8000f4a:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <menu+0x3a8>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fbee 	bl	8001730 <setHours>
			flagMenu = MENU_TIME_LEVEL;
 8000f54:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <menu+0x3a4>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	601a      	str	r2, [r3, #0]



		// FIRST DIGIT HOUR

		firstDigitHour(0);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f7ff fdc2 	bl	8000ae4 <firstDigitHour>

		// SECOND DIGIT MINUTE
		if (flagMenu == MENU_TIME_MINUTE_SECOND_DIGIT) {
 8000f60:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <menu+0x3a4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d112      	bne.n	8000f8e <menu+0x392>

			if (isInRangeMinute(minutesChange)) {
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <menu+0x3ac>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fd94 	bl	8000a9a <isInRangeMinute>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d002      	beq.n	8000f7e <menu+0x382>
				minutesChange = 0;
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <menu+0x3ac>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
			}
			setMinutes(minutesChange);
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <menu+0x3ac>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fba6 	bl	80016d4 <setMinutes>
			flagMenu = MENU_TIME_MINUTE_LEVEL;
 8000f88:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <menu+0x3a4>)
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	601a      	str	r2, [r3, #0]



		// FIRST DIGIT MINUTE

		firstDigitMinute(0);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff fdee 	bl	8000b70 <firstDigitMinute>

		break;
 8000f94:	e000      	b.n	8000f98 <menu+0x39c>
		break;
 8000f96:	bf00      	nop

	}


}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000124 	.word	0x20000124
 8000fa4:	20000129 	.word	0x20000129
 8000fa8:	20000128 	.word	0x20000128

08000fac <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b092      	sub	sp, #72	; 0x48
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000fb2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	222c      	movs	r2, #44	; 0x2c
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fbd5 	bl	800777c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000fd2:	4b3c      	ldr	r3, [pc, #240]	; (80010c4 <MX_RTC_Init+0x118>)
 8000fd4:	4a3c      	ldr	r2, [pc, #240]	; (80010c8 <MX_RTC_Init+0x11c>)
 8000fd6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000fd8:	4b3a      	ldr	r3, [pc, #232]	; (80010c4 <MX_RTC_Init+0x118>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000fde:	4b39      	ldr	r3, [pc, #228]	; (80010c4 <MX_RTC_Init+0x118>)
 8000fe0:	227f      	movs	r2, #127	; 0x7f
 8000fe2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000fe4:	4b37      	ldr	r3, [pc, #220]	; (80010c4 <MX_RTC_Init+0x118>)
 8000fe6:	22ff      	movs	r2, #255	; 0xff
 8000fe8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000fea:	4b36      	ldr	r3, [pc, #216]	; (80010c4 <MX_RTC_Init+0x118>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000ff0:	4b34      	ldr	r3, [pc, #208]	; (80010c4 <MX_RTC_Init+0x118>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ff6:	4b33      	ldr	r3, [pc, #204]	; (80010c4 <MX_RTC_Init+0x118>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ffc:	4b31      	ldr	r3, [pc, #196]	; (80010c4 <MX_RTC_Init+0x118>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001002:	4830      	ldr	r0, [pc, #192]	; (80010c4 <MX_RTC_Init+0x118>)
 8001004:	f003 f91e 	bl	8004244 <HAL_RTC_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800100e:	f7ff fd21 	bl	8000a54 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 19;
 8001012:	2313      	movs	r3, #19
 8001014:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 26;
 8001018:	231a      	movs	r3, #26
 800101a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 20;
 800101e:	2314      	movs	r3, #20
 8001020:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001024:	2300      	movs	r3, #0
 8001026:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001028:	2300      	movs	r3, #0
 800102a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800102c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001030:	2200      	movs	r2, #0
 8001032:	4619      	mov	r1, r3
 8001034:	4823      	ldr	r0, [pc, #140]	; (80010c4 <MX_RTC_Init+0x118>)
 8001036:	f003 f980 	bl	800433a <HAL_RTC_SetTime>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8001040:	f7ff fd08 	bl	8000a54 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8001044:	2307      	movs	r3, #7
 8001046:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 800104a:	2301      	movs	r3, #1
 800104c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 25;
 8001050:	2319      	movs	r3, #25
 8001052:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 22;
 8001056:	2316      	movs	r3, #22
 8001058:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800105c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001060:	2200      	movs	r2, #0
 8001062:	4619      	mov	r1, r3
 8001064:	4817      	ldr	r0, [pc, #92]	; (80010c4 <MX_RTC_Init+0x118>)
 8001066:	f003 fa61 	bl	800452c <HAL_RTC_SetDate>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8001070:	f7ff fcf0 	bl	8000a54 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 23;
 8001074:	2317      	movs	r3, #23
 8001076:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 59;
 8001078:	233b      	movs	r3, #59	; 0x3b
 800107a:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 55;
 800107c:	2337      	movs	r3, #55	; 0x37
 800107e:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001084:	2300      	movs	r3, #0
 8001086:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 800108c:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
 8001090:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001096:	2300      	movs	r3, #0
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 1;
 800109a:	2301      	movs	r3, #1
 800109c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 80010a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2200      	movs	r2, #0
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_RTC_Init+0x118>)
 80010ae:	f003 fb11 	bl	80046d4 <HAL_RTC_SetAlarm_IT>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_RTC_Init+0x110>
  {
    Error_Handler();
 80010b8:	f7ff fccc 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3748      	adds	r7, #72	; 0x48
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000714 	.word	0x20000714
 80010c8:	40002800 	.word	0x40002800

080010cc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b0a4      	sub	sp, #144	; 0x90
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d4:	f107 0308 	add.w	r3, r7, #8
 80010d8:	2288      	movs	r2, #136	; 0x88
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f006 fb4d 	bl	800777c <memset>
  if(rtcHandle->Instance==RTC)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a10      	ldr	r2, [pc, #64]	; (8001128 <HAL_RTC_MspInit+0x5c>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d118      	bne.n	800111e <HAL_RTC_MspInit+0x52>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010f0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80010f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	4618      	mov	r0, r3
 8001100:	f002 fbd4 	bl	80038ac <HAL_RCCEx_PeriphCLKConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800110a:	f7ff fca3 	bl	8000a54 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <HAL_RTC_MspInit+0x60>)
 8001110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001114:	4a05      	ldr	r2, [pc, #20]	; (800112c <HAL_RTC_MspInit+0x60>)
 8001116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800111a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800111e:	bf00      	nop
 8001120:	3790      	adds	r7, #144	; 0x90
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40002800 	.word	0x40002800
 800112c:	40021000 	.word	0x40021000

08001130 <changeColor>:




// Zmiana koloru na zawolanie
void changeColor(struct colorRgb newColor) {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	actualColor.blue = newColor.blue;
 8001138:	797a      	ldrb	r2, [r7, #5]
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <changeColor+0x38>)
 800113c:	705a      	strb	r2, [r3, #1]
	actualColor.red = newColor.red;
 800113e:	793a      	ldrb	r2, [r7, #4]
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <changeColor+0x38>)
 8001142:	701a      	strb	r2, [r3, #0]
	actualColor.green = newColor.green;
 8001144:	79ba      	ldrb	r2, [r7, #6]
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <changeColor+0x38>)
 8001148:	709a      	strb	r2, [r3, #2]

	colorInMemory.blue = newColor.blue;
 800114a:	797a      	ldrb	r2, [r7, #5]
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <changeColor+0x3c>)
 800114e:	705a      	strb	r2, [r3, #1]
	colorInMemory.red = newColor.red;
 8001150:	793a      	ldrb	r2, [r7, #4]
 8001152:	4b06      	ldr	r3, [pc, #24]	; (800116c <changeColor+0x3c>)
 8001154:	701a      	strb	r2, [r3, #0]
	colorInMemory.green = newColor.green;
 8001156:	79ba      	ldrb	r2, [r7, #6]
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <changeColor+0x3c>)
 800115a:	709a      	strb	r2, [r3, #2]

}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	20000738 	.word	0x20000738
 800116c:	2000073c 	.word	0x2000073c

08001170 <mixColor>:

void mixColor() {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
	// Wymieszanie koloru
	struct colorRgb temp;
	temp.blue=actualColor.blue;
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <mixColor+0x30>)
 8001178:	785b      	ldrb	r3, [r3, #1]
 800117a:	717b      	strb	r3, [r7, #5]

	actualColor.blue = actualColor.red;
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <mixColor+0x30>)
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <mixColor+0x30>)
 8001182:	705a      	strb	r2, [r3, #1]
	actualColor.red = actualColor.green;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <mixColor+0x30>)
 8001186:	789a      	ldrb	r2, [r3, #2]
 8001188:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <mixColor+0x30>)
 800118a:	701a      	strb	r2, [r3, #0]
	actualColor.green = temp.blue;
 800118c:	797a      	ldrb	r2, [r7, #5]
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <mixColor+0x30>)
 8001190:	709a      	strb	r2, [r3, #2]
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000738 	.word	0x20000738

080011a4 <backToColor>:

// Powrot do koloru z pamieci
void backToColor() {
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
	actualColor.blue = colorInMemory.blue;
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <backToColor+0x28>)
 80011aa:	785a      	ldrb	r2, [r3, #1]
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <backToColor+0x2c>)
 80011ae:	705a      	strb	r2, [r3, #1]
	actualColor.red = colorInMemory.red;
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <backToColor+0x28>)
 80011b2:	781a      	ldrb	r2, [r3, #0]
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <backToColor+0x2c>)
 80011b6:	701a      	strb	r2, [r3, #0]
	actualColor.green = colorInMemory.green;
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <backToColor+0x28>)
 80011ba:	789a      	ldrb	r2, [r3, #2]
 80011bc:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <backToColor+0x2c>)
 80011be:	709a      	strb	r2, [r3, #2]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	2000073c 	.word	0x2000073c
 80011d0:	20000738 	.word	0x20000738

080011d4 <firstSegment>:




	void firstSegment(uint8_t number[]) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
		uint8_t x = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i <= 13; i++) {
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	e01d      	b.n	8001222 <firstSegment+0x4e>

			if (number[x] == i) {
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	461a      	mov	r2, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d10c      	bne.n	8001210 <firstSegment+0x3c>
				ws2811_set_color(i, actualColor.red, actualColor.green, actualColor.blue);
 80011f6:	68b8      	ldr	r0, [r7, #8]
 80011f8:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <firstSegment+0x60>)
 80011fa:	7819      	ldrb	r1, [r3, #0]
 80011fc:	4b0d      	ldr	r3, [pc, #52]	; (8001234 <firstSegment+0x60>)
 80011fe:	789a      	ldrb	r2, [r3, #2]
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <firstSegment+0x60>)
 8001202:	785b      	ldrb	r3, [r3, #1]
 8001204:	f000 ff6a 	bl	80020dc <ws2811_set_color>
				x++;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	3301      	adds	r3, #1
 800120c:	73fb      	strb	r3, [r7, #15]
 800120e:	e005      	b.n	800121c <firstSegment+0x48>
			} else {
				ws2811_set_color(i, 0, 0, 0);
 8001210:	68b8      	ldr	r0, [r7, #8]
 8001212:	2300      	movs	r3, #0
 8001214:	2200      	movs	r2, #0
 8001216:	2100      	movs	r1, #0
 8001218:	f000 ff60 	bl	80020dc <ws2811_set_color>
		for (int i = 0; i <= 13; i++) {
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	3301      	adds	r3, #1
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	2b0d      	cmp	r3, #13
 8001226:	ddde      	ble.n	80011e6 <firstSegment+0x12>
			}
		}
	}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000738 	.word	0x20000738

08001238 <secondSegment>:

	void secondSegment(uint8_t number[]) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
		uint8_t x = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]
		for (int i = 14; i <= 27; i++) {
 8001244:	230e      	movs	r3, #14
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	e01e      	b.n	8001288 <secondSegment+0x50>

			if (number[x] == i - 14) {
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	3b0e      	subs	r3, #14
 8001258:	429a      	cmp	r2, r3
 800125a:	d10c      	bne.n	8001276 <secondSegment+0x3e>
				ws2811_set_color(i,actualColor.red, actualColor.green, actualColor.blue);
 800125c:	68b8      	ldr	r0, [r7, #8]
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <secondSegment+0x60>)
 8001260:	7819      	ldrb	r1, [r3, #0]
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <secondSegment+0x60>)
 8001264:	789a      	ldrb	r2, [r3, #2]
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <secondSegment+0x60>)
 8001268:	785b      	ldrb	r3, [r3, #1]
 800126a:	f000 ff37 	bl	80020dc <ws2811_set_color>
				x++;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	3301      	adds	r3, #1
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	e005      	b.n	8001282 <secondSegment+0x4a>
			} else {
				ws2811_set_color(i, 0, 0, 0);
 8001276:	68b8      	ldr	r0, [r7, #8]
 8001278:	2300      	movs	r3, #0
 800127a:	2200      	movs	r2, #0
 800127c:	2100      	movs	r1, #0
 800127e:	f000 ff2d 	bl	80020dc <ws2811_set_color>
		for (int i = 14; i <= 27; i++) {
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	3301      	adds	r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b1b      	cmp	r3, #27
 800128c:	dddd      	ble.n	800124a <secondSegment+0x12>
			}
		}
	}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000738 	.word	0x20000738

0800129c <dwukropekTurnOn>:

	void dwukropekTurnOn() {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0

		ws2811_set_color(28,  actualColor.red, actualColor.green, actualColor.blue);
 80012a0:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012a2:	7819      	ldrb	r1, [r3, #0]
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012a6:	789a      	ldrb	r2, [r3, #2]
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012aa:	785b      	ldrb	r3, [r3, #1]
 80012ac:	201c      	movs	r0, #28
 80012ae:	f000 ff15 	bl	80020dc <ws2811_set_color>
		ws2811_set_color(29,  actualColor.red, actualColor.green, actualColor.blue);
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012b4:	7819      	ldrb	r1, [r3, #0]
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012b8:	789a      	ldrb	r2, [r3, #2]
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <dwukropekTurnOn+0x38>)
 80012bc:	785b      	ldrb	r3, [r3, #1]
 80012be:	201d      	movs	r0, #29
 80012c0:	f000 ff0c 	bl	80020dc <ws2811_set_color>
		ws2811_update();
 80012c4:	f000 fefa 	bl	80020bc <ws2811_update>
		doubleDot=0;
 80012c8:	4b03      	ldr	r3, [pc, #12]	; (80012d8 <dwukropekTurnOn+0x3c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]

	}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000738 	.word	0x20000738
 80012d8:	2000012c 	.word	0x2000012c

080012dc <dwukropekTurnOff>:

	void dwukropekTurnOff() {
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

		ws2811_set_color(28, 0, 0, 0);
 80012e0:	2300      	movs	r3, #0
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	201c      	movs	r0, #28
 80012e8:	f000 fef8 	bl	80020dc <ws2811_set_color>
		ws2811_set_color(29, 0, 0, 0);
 80012ec:	2300      	movs	r3, #0
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	201d      	movs	r0, #29
 80012f4:	f000 fef2 	bl	80020dc <ws2811_set_color>
		ws2811_update();
 80012f8:	f000 fee0 	bl	80020bc <ws2811_update>
		doubleDot=1;
 80012fc:	4b02      	ldr	r3, [pc, #8]	; (8001308 <dwukropekTurnOff+0x2c>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	2000012c 	.word	0x2000012c

0800130c <kropkaOn>:

	void kropkaOn(){
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
		ws2811_set_color(29,  actualColor.red, actualColor.green, actualColor.blue);
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <kropkaOn+0x20>)
 8001312:	7819      	ldrb	r1, [r3, #0]
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <kropkaOn+0x20>)
 8001316:	789a      	ldrb	r2, [r3, #2]
 8001318:	4b04      	ldr	r3, [pc, #16]	; (800132c <kropkaOn+0x20>)
 800131a:	785b      	ldrb	r3, [r3, #1]
 800131c:	201d      	movs	r0, #29
 800131e:	f000 fedd 	bl	80020dc <ws2811_set_color>
		ws2811_update();
 8001322:	f000 fecb 	bl	80020bc <ws2811_update>
	}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000738 	.word	0x20000738

08001330 <dwukropekStart>:


	void dwukropekStart(void){
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
		if (doubleDot == 1) {
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <dwukropekStart+0x1c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d102      	bne.n	8001342 <dwukropekStart+0x12>
					dwukropekTurnOn();
 800133c:	f7ff ffae 	bl	800129c <dwukropekTurnOn>
					//HAL_Delay(1000);
				} else {
					dwukropekTurnOff();
					//HAL_Delay(1000);
				}
	}
 8001340:	e001      	b.n	8001346 <dwukropekStart+0x16>
					dwukropekTurnOff();
 8001342:	f7ff ffcb 	bl	80012dc <dwukropekTurnOff>
	}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000012c 	.word	0x2000012c

08001350 <thirdSegment>:

	void thirdSegment(uint8_t number[]) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
		uint8_t x = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
		for (int i = 30; i <= 43; i++) {
 800135c:	231e      	movs	r3, #30
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	e01e      	b.n	80013a0 <thirdSegment+0x50>

			if (number[x] == i - 30) {
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	4413      	add	r3, r2
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	461a      	mov	r2, r3
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	3b1e      	subs	r3, #30
 8001370:	429a      	cmp	r2, r3
 8001372:	d10c      	bne.n	800138e <thirdSegment+0x3e>
				ws2811_set_color(i, actualColor.red, actualColor.green, actualColor.blue);
 8001374:	68b8      	ldr	r0, [r7, #8]
 8001376:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <thirdSegment+0x60>)
 8001378:	7819      	ldrb	r1, [r3, #0]
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <thirdSegment+0x60>)
 800137c:	789a      	ldrb	r2, [r3, #2]
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <thirdSegment+0x60>)
 8001380:	785b      	ldrb	r3, [r3, #1]
 8001382:	f000 feab 	bl	80020dc <ws2811_set_color>
				x++;
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	3301      	adds	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
 800138c:	e005      	b.n	800139a <thirdSegment+0x4a>
			} else {
				ws2811_set_color(i, 0, 0, 0);
 800138e:	68b8      	ldr	r0, [r7, #8]
 8001390:	2300      	movs	r3, #0
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	f000 fea1 	bl	80020dc <ws2811_set_color>
		for (int i = 30; i <= 43; i++) {
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	3301      	adds	r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2b2b      	cmp	r3, #43	; 0x2b
 80013a4:	dddd      	ble.n	8001362 <thirdSegment+0x12>
			}
		}
	}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000738 	.word	0x20000738

080013b4 <fourthSegment>:

	void fourthSegment(uint8_t number[]) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
		uint8_t x = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	73fb      	strb	r3, [r7, #15]
		for (int i = 44; i <= 57; i++) {
 80013c0:	232c      	movs	r3, #44	; 0x2c
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	e01e      	b.n	8001404 <fourthSegment+0x50>

			if (number[x] == i - 44) {
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	3b2c      	subs	r3, #44	; 0x2c
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d10c      	bne.n	80013f2 <fourthSegment+0x3e>
				ws2811_set_color(i, actualColor.red, actualColor.green, actualColor.blue);
 80013d8:	68b8      	ldr	r0, [r7, #8]
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <fourthSegment+0x60>)
 80013dc:	7819      	ldrb	r1, [r3, #0]
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <fourthSegment+0x60>)
 80013e0:	789a      	ldrb	r2, [r3, #2]
 80013e2:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <fourthSegment+0x60>)
 80013e4:	785b      	ldrb	r3, [r3, #1]
 80013e6:	f000 fe79 	bl	80020dc <ws2811_set_color>
				x++;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	3301      	adds	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
 80013f0:	e005      	b.n	80013fe <fourthSegment+0x4a>
			} else {
				ws2811_set_color(i, 0, 0, 0);
 80013f2:	68b8      	ldr	r0, [r7, #8]
 80013f4:	2300      	movs	r3, #0
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	f000 fe6f 	bl	80020dc <ws2811_set_color>
		for (int i = 44; i <= 57; i++) {
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	3301      	adds	r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	2b39      	cmp	r3, #57	; 0x39
 8001408:	dddd      	ble.n	80013c6 <fourthSegment+0x12>
			}
		}
	}
 800140a:	bf00      	nop
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000738 	.word	0x20000738

08001418 <numberToMatrix>:

	uint8_t* numberToMatrix(int number) {
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b09      	cmp	r3, #9
 8001424:	d82a      	bhi.n	800147c <numberToMatrix+0x64>
 8001426:	a201      	add	r2, pc, #4	; (adr r2, 800142c <numberToMatrix+0x14>)
 8001428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142c:	08001455 	.word	0x08001455
 8001430:	08001459 	.word	0x08001459
 8001434:	0800145d 	.word	0x0800145d
 8001438:	08001461 	.word	0x08001461
 800143c:	08001465 	.word	0x08001465
 8001440:	08001469 	.word	0x08001469
 8001444:	0800146d 	.word	0x0800146d
 8001448:	08001471 	.word	0x08001471
 800144c:	08001475 	.word	0x08001475
 8001450:	08001479 	.word	0x08001479
		switch (number) {
		case 0:
			return zero;
 8001454:	4b0d      	ldr	r3, [pc, #52]	; (800148c <numberToMatrix+0x74>)
 8001456:	e012      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 1:
			return one;
 8001458:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <numberToMatrix+0x78>)
 800145a:	e010      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 2:
			return two;
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <numberToMatrix+0x7c>)
 800145e:	e00e      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 3:
			return three;
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <numberToMatrix+0x80>)
 8001462:	e00c      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 4:
			return four;
 8001464:	4b0d      	ldr	r3, [pc, #52]	; (800149c <numberToMatrix+0x84>)
 8001466:	e00a      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 5:
			return five;
 8001468:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <numberToMatrix+0x88>)
 800146a:	e008      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 6:
			return six;
 800146c:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <numberToMatrix+0x8c>)
 800146e:	e006      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 7:
			return seven;
 8001470:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <numberToMatrix+0x90>)
 8001472:	e004      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 8:
			return eight;
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <numberToMatrix+0x94>)
 8001476:	e002      	b.n	800147e <numberToMatrix+0x66>
			break;
		case 9:
			return nine;
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <numberToMatrix+0x98>)
 800147a:	e000      	b.n	800147e <numberToMatrix+0x66>
			break;
		default:
			return 0;
 800147c:	2300      	movs	r3, #0
		}

	}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	20000000 	.word	0x20000000
 8001490:	2000000c 	.word	0x2000000c
 8001494:	20000010 	.word	0x20000010
 8001498:	2000001c 	.word	0x2000001c
 800149c:	20000028 	.word	0x20000028
 80014a0:	20000030 	.word	0x20000030
 80014a4:	2000003c 	.word	0x2000003c
 80014a8:	20000048 	.word	0x20000048
 80014ac:	20000050 	.word	0x20000050
 80014b0:	20000060 	.word	0x20000060

080014b4 <destroy>:

	struct manyNumber destroy(uint8_t numberToDestroy) {
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]

		struct manyNumber temp;

		temp.firstNumber = numberToDestroy / 10;
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	4a10      	ldr	r2, [pc, #64]	; (8001504 <destroy+0x50>)
 80014c2:	fba2 2303 	umull	r2, r3, r2, r3
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	723b      	strb	r3, [r7, #8]
		temp.secondNumber = numberToDestroy % 10;
 80014cc:	79fa      	ldrb	r2, [r7, #7]
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <destroy+0x50>)
 80014d0:	fba3 1302 	umull	r1, r3, r3, r2
 80014d4:	08d9      	lsrs	r1, r3, #3
 80014d6:	460b      	mov	r3, r1
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	727b      	strb	r3, [r7, #9]
		return temp;
 80014e4:	893b      	ldrh	r3, [r7, #8]
 80014e6:	81bb      	strh	r3, [r7, #12]
 80014e8:	2300      	movs	r3, #0
 80014ea:	7b3a      	ldrb	r2, [r7, #12]
 80014ec:	f362 0307 	bfi	r3, r2, #0, #8
 80014f0:	7b7a      	ldrb	r2, [r7, #13]
 80014f2:	f362 230f 	bfi	r3, r2, #8, #8
	}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	cccccccd 	.word	0xcccccccd

08001508 <putMinutes>:

	void putMinutes(uint8_t minutes) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
		if (minutes <= 9) {
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	2b09      	cmp	r3, #9
 8001516:	d812      	bhi.n	800153e <putMinutes+0x36>
			thirdSegment(zero);
 8001518:	4816      	ldr	r0, [pc, #88]	; (8001574 <putMinutes+0x6c>)
 800151a:	f7ff ff19 	bl	8001350 <thirdSegment>
			if (minutes == 0) {
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d103      	bne.n	800152c <putMinutes+0x24>
				fourthSegment(zero);
 8001524:	4813      	ldr	r0, [pc, #76]	; (8001574 <putMinutes+0x6c>)
 8001526:	f7ff ff45 	bl	80013b4 <fourthSegment>
		} else {
			struct manyNumber temp = destroy(minutes);
			thirdSegment(numberToMatrix(temp.firstNumber));
			fourthSegment(numberToMatrix(temp.secondNumber));
		}
	}
 800152a:	e01e      	b.n	800156a <putMinutes+0x62>
				fourthSegment(numberToMatrix(minutes));
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff72 	bl	8001418 <numberToMatrix>
 8001534:	4603      	mov	r3, r0
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff3c 	bl	80013b4 <fourthSegment>
	}
 800153c:	e015      	b.n	800156a <putMinutes+0x62>
			struct manyNumber temp = destroy(minutes);
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ffb7 	bl	80014b4 <destroy>
 8001546:	4603      	mov	r3, r0
 8001548:	81bb      	strh	r3, [r7, #12]
			thirdSegment(numberToMatrix(temp.firstNumber));
 800154a:	7b3b      	ldrb	r3, [r7, #12]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff63 	bl	8001418 <numberToMatrix>
 8001552:	4603      	mov	r3, r0
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fefb 	bl	8001350 <thirdSegment>
			fourthSegment(numberToMatrix(temp.secondNumber));
 800155a:	7b7b      	ldrb	r3, [r7, #13]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff5b 	bl	8001418 <numberToMatrix>
 8001562:	4603      	mov	r3, r0
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff25 	bl	80013b4 <fourthSegment>
	}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000000 	.word	0x20000000

08001578 <putHours>:

	void putHours(uint8_t hours) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
		if (hours <= 9) {
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b09      	cmp	r3, #9
 8001586:	d812      	bhi.n	80015ae <putHours+0x36>
			firstSegment(zero);
 8001588:	4816      	ldr	r0, [pc, #88]	; (80015e4 <putHours+0x6c>)
 800158a:	f7ff fe23 	bl	80011d4 <firstSegment>
			if (hours == 0) {
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d103      	bne.n	800159c <putHours+0x24>
				secondSegment(zero);
 8001594:	4813      	ldr	r0, [pc, #76]	; (80015e4 <putHours+0x6c>)
 8001596:	f7ff fe4f 	bl	8001238 <secondSegment>
		} else {
			struct manyNumber temp = destroy(hours);
			firstSegment(numberToMatrix(temp.firstNumber));
			secondSegment(numberToMatrix(temp.secondNumber));
		}
	}
 800159a:	e01e      	b.n	80015da <putHours+0x62>
				secondSegment(numberToMatrix(hours));
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff ff3a 	bl	8001418 <numberToMatrix>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fe46 	bl	8001238 <secondSegment>
	}
 80015ac:	e015      	b.n	80015da <putHours+0x62>
			struct manyNumber temp = destroy(hours);
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff7f 	bl	80014b4 <destroy>
 80015b6:	4603      	mov	r3, r0
 80015b8:	81bb      	strh	r3, [r7, #12]
			firstSegment(numberToMatrix(temp.firstNumber));
 80015ba:	7b3b      	ldrb	r3, [r7, #12]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff ff2b 	bl	8001418 <numberToMatrix>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fe05 	bl	80011d4 <firstSegment>
			secondSegment(numberToMatrix(temp.secondNumber));
 80015ca:	7b7b      	ldrb	r3, [r7, #13]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff23 	bl	8001418 <numberToMatrix>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fe2f 	bl	8001238 <secondSegment>
	}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000000 	.word	0x20000000

080015e8 <putMonth>:


	void putMonth(uint8_t month){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
		putHours(month);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ffbf 	bl	8001578 <putHours>
	}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <putDay>:


	void putDay(uint8_t day){
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	71fb      	strb	r3, [r7, #7]
		putMinutes(day);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff ff7a 	bl	8001508 <putMinutes>
	}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <fullDisplayStart>:


	void fullDisplayStart(){
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0

		RTC_TimeTypeDef time = {0};
 8001622:	f107 0308 	add.w	r3, r7, #8
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
 8001630:	611a      	str	r2, [r3, #16]
		RTC_DateTypeDef date = {0};
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]

		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	2200      	movs	r2, #0
 800163c:	4619      	mov	r1, r3
 800163e:	480d      	ldr	r0, [pc, #52]	; (8001674 <fullDisplayStart+0x58>)
 8001640:	f002 ff18 	bl	8004474 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2200      	movs	r2, #0
 8001648:	4619      	mov	r1, r3
 800164a:	480a      	ldr	r0, [pc, #40]	; (8001674 <fullDisplayStart+0x58>)
 800164c:	f002 fff5 	bl	800463a <HAL_RTC_GetDate>

		uint8_t hours = time.Hours;
 8001650:	7a3b      	ldrb	r3, [r7, #8]
 8001652:	77fb      	strb	r3, [r7, #31]
		uint8_t minutes = time.Minutes;
 8001654:	7a7b      	ldrb	r3, [r7, #9]
 8001656:	77bb      	strb	r3, [r7, #30]

		putHours(hours);
 8001658:	7ffb      	ldrb	r3, [r7, #31]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff ff8c 	bl	8001578 <putHours>
		putMinutes(minutes);
 8001660:	7fbb      	ldrb	r3, [r7, #30]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff50 	bl	8001508 <putMinutes>
		ws2811_update();
 8001668:	f000 fd28 	bl	80020bc <ws2811_update>
	}
 800166c:	bf00      	nop
 800166e:	3720      	adds	r7, #32
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000714 	.word	0x20000714

08001678 <dateOnDisplay>:

	void dateOnDisplay(){
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time = { 0 };
 800167e:	f107 0308 	add.w	r3, r7, #8
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef date = { 0 };
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]

	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2200      	movs	r2, #0
 8001698:	4619      	mov	r1, r3
 800169a:	480d      	ldr	r0, [pc, #52]	; (80016d0 <dateOnDisplay+0x58>)
 800169c:	f002 feea 	bl	8004474 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	2200      	movs	r2, #0
 80016a4:	4619      	mov	r1, r3
 80016a6:	480a      	ldr	r0, [pc, #40]	; (80016d0 <dateOnDisplay+0x58>)
 80016a8:	f002 ffc7 	bl	800463a <HAL_RTC_GetDate>

	uint8_t month = date.Month;
 80016ac:	797b      	ldrb	r3, [r7, #5]
 80016ae:	77fb      	strb	r3, [r7, #31]
	uint8_t day = date.Date;
 80016b0:	79bb      	ldrb	r3, [r7, #6]
 80016b2:	77bb      	strb	r3, [r7, #30]

	putMonth(month);
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff96 	bl	80015e8 <putMonth>
	putDay(day);
 80016bc:	7fbb      	ldrb	r3, [r7, #30]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff ff9f 	bl	8001602 <putDay>
	ws2811_update();
 80016c4:	f000 fcfa 	bl	80020bc <ws2811_update>
	}
 80016c8:	bf00      	nop
 80016ca:	3720      	adds	r7, #32
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000714 	.word	0x20000714

080016d4 <setMinutes>:

	void setMinutes(uint8_t minute){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
		RTC_TimeTypeDef time = {0};
 80016de:	f107 030c 	add.w	r3, r7, #12
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
		RTC_DateTypeDef date = {0};
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]

		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80016f2:	f107 030c 	add.w	r3, r7, #12
 80016f6:	2200      	movs	r2, #0
 80016f8:	4619      	mov	r1, r3
 80016fa:	480c      	ldr	r0, [pc, #48]	; (800172c <setMinutes+0x58>)
 80016fc:	f002 feba 	bl	8004474 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001700:	f107 0308 	add.w	r3, r7, #8
 8001704:	2200      	movs	r2, #0
 8001706:	4619      	mov	r1, r3
 8001708:	4808      	ldr	r0, [pc, #32]	; (800172c <setMinutes+0x58>)
 800170a:	f002 ff96 	bl	800463a <HAL_RTC_GetDate>

		time.Minutes=minute;
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	737b      	strb	r3, [r7, #13]
		time.Seconds=0;
 8001712:	2300      	movs	r3, #0
 8001714:	73bb      	strb	r3, [r7, #14]

		HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2200      	movs	r2, #0
 800171c:	4619      	mov	r1, r3
 800171e:	4803      	ldr	r0, [pc, #12]	; (800172c <setMinutes+0x58>)
 8001720:	f002 fe0b 	bl	800433a <HAL_RTC_SetTime>
	}
 8001724:	bf00      	nop
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000714 	.word	0x20000714

08001730 <setHours>:

	void setHours(uint8_t hours){
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
			RTC_TimeTypeDef time = {0};
 800173a:	f107 030c 	add.w	r3, r7, #12
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
 8001748:	611a      	str	r2, [r3, #16]
			RTC_DateTypeDef date = {0};
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]

			HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2200      	movs	r2, #0
 8001754:	4619      	mov	r1, r3
 8001756:	480c      	ldr	r0, [pc, #48]	; (8001788 <setHours+0x58>)
 8001758:	f002 fe8c 	bl	8004474 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800175c:	f107 0308 	add.w	r3, r7, #8
 8001760:	2200      	movs	r2, #0
 8001762:	4619      	mov	r1, r3
 8001764:	4808      	ldr	r0, [pc, #32]	; (8001788 <setHours+0x58>)
 8001766:	f002 ff68 	bl	800463a <HAL_RTC_GetDate>

			time.Hours=hours;
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	733b      	strb	r3, [r7, #12]
			time.Seconds=0;
 800176e:	2300      	movs	r3, #0
 8001770:	73bb      	strb	r3, [r7, #14]

			HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	2200      	movs	r2, #0
 8001778:	4619      	mov	r1, r3
 800177a:	4803      	ldr	r0, [pc, #12]	; (8001788 <setHours+0x58>)
 800177c:	f002 fddd 	bl	800433a <HAL_RTC_SetTime>
		}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000714 	.word	0x20000714

0800178c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <HAL_MspInit+0x44>)
 8001794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001796:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <HAL_MspInit+0x44>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6613      	str	r3, [r2, #96]	; 0x60
 800179e:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_MspInit+0x44>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <HAL_MspInit+0x44>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <HAL_MspInit+0x44>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	6593      	str	r3, [r2, #88]	; 0x58
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_MspInit+0x44>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40021000 	.word	0x40021000

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <NMI_Handler+0x4>

080017da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017de:	e7fe      	b.n	80017de <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <MemManage_Handler+0x4>

080017e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001820:	f000 fd10 	bl	8002244 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <DMA1_Channel1_IRQHandler+0x10>)
 800182e:	f000 ff53 	bl	80026d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000824 	.word	0x20000824

0800183c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <TIM2_IRQHandler+0x10>)
 8001842:	f003 fef3 	bl	800562c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200007d8 	.word	0x200007d8

08001850 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <RTC_Alarm_IRQHandler+0x10>)
 8001856:	f003 f879 	bl	800494c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000714 	.word	0x20000714

08001864 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001868:	4802      	ldr	r0, [pc, #8]	; (8001874 <TIM6_DAC_IRQHandler+0x10>)
 800186a:	f003 fedf 	bl	800562c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	2000078c 	.word	0x2000078c

08001878 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	e00a      	b.n	80018a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800188a:	f3af 8000 	nop.w
 800188e:	4601      	mov	r1, r0
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	60ba      	str	r2, [r7, #8]
 8001896:	b2ca      	uxtb	r2, r1
 8001898:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	3301      	adds	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	dbf0      	blt.n	800188a <_read+0x12>
	}

return len;
 80018a8:	687b      	ldr	r3, [r7, #4]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	60f8      	str	r0, [r7, #12]
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	e009      	b.n	80018d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	60ba      	str	r2, [r7, #8]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe ff3d 	bl	800074c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbf1      	blt.n	80018c4 <_write+0x12>
	}
	return len;
 80018e0:	687b      	ldr	r3, [r7, #4]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <_close>:

int _close(int file)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
	return -1;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001912:	605a      	str	r2, [r3, #4]
	return 0;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_isatty>:

int _isatty(int file)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
	return 1;
 800192a:	2301      	movs	r3, #1
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
	return 0;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800195c:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <_sbrk+0x5c>)
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <_sbrk+0x60>)
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001968:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <_sbrk+0x64>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <_sbrk+0x64>)
 8001972:	4a12      	ldr	r2, [pc, #72]	; (80019bc <_sbrk+0x68>)
 8001974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <_sbrk+0x64>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	429a      	cmp	r2, r3
 8001982:	d207      	bcs.n	8001994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001984:	f005 fed0 	bl	8007728 <__errno>
 8001988:	4603      	mov	r3, r0
 800198a:	220c      	movs	r2, #12
 800198c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800198e:	f04f 33ff 	mov.w	r3, #4294967295
 8001992:	e009      	b.n	80019a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <_sbrk+0x64>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800199a:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <_sbrk+0x64>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <_sbrk+0x64>)
 80019a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019a6:	68fb      	ldr	r3, [r7, #12]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20018000 	.word	0x20018000
 80019b4:	00000400 	.word	0x00000400
 80019b8:	20000130 	.word	0x20000130
 80019bc:	20000908 	.word	0x20000908

080019c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019c4:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <SystemInit+0x5c>)
 80019c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ca:	4a14      	ldr	r2, [pc, #80]	; (8001a1c <SystemInit+0x5c>)
 80019cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80019d4:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <SystemInit+0x60>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a11      	ldr	r2, [pc, #68]	; (8001a20 <SystemInit+0x60>)
 80019da:	f043 0301 	orr.w	r3, r3, #1
 80019de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <SystemInit+0x60>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <SystemInit+0x60>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a0d      	ldr	r2, [pc, #52]	; (8001a20 <SystemInit+0x60>)
 80019ec:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80019f0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80019f4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80019f6:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <SystemInit+0x60>)
 80019f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019fc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <SystemInit+0x60>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <SystemInit+0x60>)
 8001a04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a08:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <SystemInit+0x60>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000ed00 	.word	0xe000ed00
 8001a20:	40021000 	.word	0x40021000

08001a24 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
DMA_HandleTypeDef hdma_tim4_ch1;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b090      	sub	sp, #64	; 0x40
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a54:	463b      	mov	r3, r7
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a60:	4b35      	ldr	r3, [pc, #212]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001a68:	4b33      	ldr	r3, [pc, #204]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a6a:	224f      	movs	r2, #79	; 0x4f
 8001a6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6e:	4b32      	ldr	r3, [pc, #200]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a74:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a76:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a7c:	4b2e      	ldr	r3, [pc, #184]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a88:	482b      	ldr	r0, [pc, #172]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001a8a:	f003 f881 	bl	8004b90 <HAL_TIM_Base_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001a94:	f7fe ffde 	bl	8000a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a9c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4824      	ldr	r0, [pc, #144]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001aa6:	f004 f885 	bl	8005bb4 <HAL_TIM_ConfigClockSource>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ab0:	f7fe ffd0 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001ab4:	4820      	ldr	r0, [pc, #128]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001ab6:	f003 fc15 	bl	80052e4 <HAL_TIM_IC_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001ac0:	f7fe ffc8 	bl	8000a54 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8001ac8:	2340      	movs	r3, #64	; 0x40
 8001aca:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001acc:	2300      	movs	r3, #0
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001ad4:	f107 031c 	add.w	r3, r7, #28
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4817      	ldr	r0, [pc, #92]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001adc:	f004 f930 	bl	8005d40 <HAL_TIM_SlaveConfigSynchro>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001ae6:	f7fe ffb5 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001af2:	f107 0310 	add.w	r3, r7, #16
 8001af6:	4619      	mov	r1, r3
 8001af8:	480f      	ldr	r0, [pc, #60]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001afa:	f005 f89b 	bl	8006c34 <HAL_TIMEx_MasterConfigSynchronization>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8001b04:	f7fe ffa6 	bl	8000a54 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	; (8001b38 <MX_TIM2_Init+0x114>)
 8001b20:	f003 fea3 	bl	800586a <HAL_TIM_IC_ConfigChannel>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8001b2a:	f7fe ff93 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3740      	adds	r7, #64	; 0x40
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200007d8 	.word	0x200007d8

08001b3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08e      	sub	sp, #56	; 0x38
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
 8001b6a:	615a      	str	r2, [r3, #20]
 8001b6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b70:	4a2c      	ldr	r2, [pc, #176]	; (8001c24 <MX_TIM4_Init+0xe8>)
 8001b72:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b74:	4b2a      	ldr	r3, [pc, #168]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 199;
 8001b80:	4b27      	ldr	r3, [pc, #156]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b82:	22c7      	movs	r2, #199	; 0xc7
 8001b84:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b86:	4b26      	ldr	r3, [pc, #152]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b8c:	4b24      	ldr	r3, [pc, #144]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b92:	4823      	ldr	r0, [pc, #140]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001b94:	f002 fffc 	bl	8004b90 <HAL_TIM_Base_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b9e:	f7fe ff59 	bl	8000a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ba8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bac:	4619      	mov	r1, r3
 8001bae:	481c      	ldr	r0, [pc, #112]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001bb0:	f004 f800 	bl	8005bb4 <HAL_TIM_ConfigClockSource>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001bba:	f7fe ff4b 	bl	8000a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001bbe:	4818      	ldr	r0, [pc, #96]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001bc0:	f003 f916 	bl	8004df0 <HAL_TIM_PWM_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001bca:	f7fe ff43 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4810      	ldr	r0, [pc, #64]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001bde:	f005 f829 	bl	8006c34 <HAL_TIMEx_MasterConfigSynchronization>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001be8:	f7fe ff34 	bl	8000a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bec:	2360      	movs	r3, #96	; 0x60
 8001bee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	2200      	movs	r2, #0
 8001c00:	4619      	mov	r1, r3
 8001c02:	4807      	ldr	r0, [pc, #28]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001c04:	f003 fec6 	bl	8005994 <HAL_TIM_PWM_ConfigChannel>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001c0e:	f7fe ff21 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c12:	4803      	ldr	r0, [pc, #12]	; (8001c20 <MX_TIM4_Init+0xe4>)
 8001c14:	f000 f8d6 	bl	8001dc4 <HAL_TIM_MspPostInit>

}
 8001c18:	bf00      	nop
 8001c1a:	3738      	adds	r7, #56	; 0x38
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000740 	.word	0x20000740
 8001c24:	40000800 	.word	0x40000800

08001c28 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c3a:	4a16      	ldr	r2, [pc, #88]	; (8001c94 <MX_TIM6_Init+0x6c>)
 8001c3c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c40:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001c44:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c46:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8001c4c:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c4e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001c52:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c54:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c5a:	480d      	ldr	r0, [pc, #52]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c5c:	f002 ff98 	bl	8004b90 <HAL_TIM_Base_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001c66:	f7fe fef5 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	4619      	mov	r1, r3
 8001c76:	4806      	ldr	r0, [pc, #24]	; (8001c90 <MX_TIM6_Init+0x68>)
 8001c78:	f004 ffdc 	bl	8006c34 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001c82:	f7fe fee7 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	2000078c 	.word	0x2000078c
 8001c94:	40001000 	.word	0x40001000

08001c98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb8:	d129      	bne.n	8001d0e <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cba:	4b3d      	ldr	r3, [pc, #244]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbe:	4a3c      	ldr	r2, [pc, #240]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc6:	4b3a      	ldr	r3, [pc, #232]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	61bb      	str	r3, [r7, #24]
 8001cd0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd2:	4b37      	ldr	r3, [pc, #220]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	4a36      	ldr	r2, [pc, #216]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cde:	4b34      	ldr	r3, [pc, #208]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cea:	2301      	movs	r3, #1
 8001cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfe:	f107 031c 	add.w	r3, r7, #28
 8001d02:	4619      	mov	r1, r3
 8001d04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d08:	f000 fdc6 	bl	8002898 <HAL_GPIO_Init>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001d0c:	e04c      	b.n	8001da8 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM4)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a28      	ldr	r2, [pc, #160]	; (8001db4 <HAL_TIM_Base_MspInit+0x11c>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d136      	bne.n	8001d86 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d18:	4b25      	ldr	r3, [pc, #148]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1c:	4a24      	ldr	r2, [pc, #144]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d1e:	f043 0304 	orr.w	r3, r3, #4
 8001d22:	6593      	str	r3, [r2, #88]	; 0x58
 8001d24:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d28:	f003 0304 	and.w	r3, r3, #4
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	693b      	ldr	r3, [r7, #16]
    hdma_tim4_ch1.Instance = DMA1_Channel1;
 8001d30:	4b21      	ldr	r3, [pc, #132]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d32:	4a22      	ldr	r2, [pc, #136]	; (8001dbc <HAL_TIM_Base_MspInit+0x124>)
 8001d34:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_6;
 8001d36:	4b20      	ldr	r3, [pc, #128]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d38:	2206      	movs	r2, #6
 8001d3a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d3e:	2210      	movs	r2, #16
 8001d40:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001d48:	4b1b      	ldr	r3, [pc, #108]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d4a:	2280      	movs	r2, #128	; 0x80
 8001d4c:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d54:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d56:	4b18      	ldr	r3, [pc, #96]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8001d5c:	4b16      	ldr	r3, [pc, #88]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8001d68:	4813      	ldr	r0, [pc, #76]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d6a:	f000 fb9d 	bl	80024a8 <HAL_DMA_Init>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_TIM_Base_MspInit+0xe0>
      Error_Handler();
 8001d74:	f7fe fe6e 	bl	8000a54 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d7c:	625a      	str	r2, [r3, #36]	; 0x24
 8001d7e:	4a0e      	ldr	r2, [pc, #56]	; (8001db8 <HAL_TIM_Base_MspInit+0x120>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001d84:	e010      	b.n	8001da8 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM6)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a0d      	ldr	r2, [pc, #52]	; (8001dc0 <HAL_TIM_Base_MspInit+0x128>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d10b      	bne.n	8001da8 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d90:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d94:	4a06      	ldr	r2, [pc, #24]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d96:	f043 0310 	orr.w	r3, r3, #16
 8001d9a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <HAL_TIM_Base_MspInit+0x118>)
 8001d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3730      	adds	r7, #48	; 0x30
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40000800 	.word	0x40000800
 8001db8:	20000824 	.word	0x20000824
 8001dbc:	40020008 	.word	0x40020008
 8001dc0:	40001000 	.word	0x40001000

08001dc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a11      	ldr	r2, [pc, #68]	; (8001e28 <HAL_TIM_MspPostInit+0x64>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d11b      	bne.n	8001e1e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_TIM_MspPostInit+0x68>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dea:	4a10      	ldr	r2, [pc, #64]	; (8001e2c <HAL_TIM_MspPostInit+0x68>)
 8001dec:	f043 0302 	orr.w	r3, r3, #2
 8001df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <HAL_TIM_MspPostInit+0x68>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dfe:	2340      	movs	r3, #64	; 0x40
 8001e00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e02:	2302      	movs	r3, #2
 8001e04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	; (8001e30 <HAL_TIM_MspPostInit+0x6c>)
 8001e1a:	f000 fd3d 	bl	8002898 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e1e:	bf00      	nop
 8001e20:	3720      	adds	r7, #32
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40000800 	.word	0x40000800
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	48000400 	.word	0x48000400

08001e34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e38:	4b14      	ldr	r3, [pc, #80]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e3a:	4a15      	ldr	r2, [pc, #84]	; (8001e90 <MX_USART2_UART_Init+0x5c>)
 8001e3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e6a:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e70:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e76:	4805      	ldr	r0, [pc, #20]	; (8001e8c <MX_USART2_UART_Init+0x58>)
 8001e78:	f004 ff82 	bl	8006d80 <HAL_UART_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e82:	f7fe fde7 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000086c 	.word	0x2000086c
 8001e90:	40004400 	.word	0x40004400

08001e94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b0ac      	sub	sp, #176	; 0xb0
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	2288      	movs	r2, #136	; 0x88
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f005 fc61 	bl	800777c <memset>
  if(uartHandle->Instance==USART2)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a21      	ldr	r2, [pc, #132]	; (8001f44 <HAL_UART_MspInit+0xb0>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d13b      	bne.n	8001f3c <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 fceb 	bl	80038ac <HAL_RCCEx_PeriphCLKConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001edc:	f7fe fdba 	bl	8000a54 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee4:	4a18      	ldr	r2, [pc, #96]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eea:	6593      	str	r3, [r2, #88]	; 0x58
 8001eec:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef8:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efc:	4a12      	ldr	r2, [pc, #72]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f04:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <HAL_UART_MspInit+0xb4>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f10:	230c      	movs	r3, #12
 8001f12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f28:	2307      	movs	r3, #7
 8001f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f32:	4619      	mov	r1, r3
 8001f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f38:	f000 fcae 	bl	8002898 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f3c:	bf00      	nop
 8001f3e:	37b0      	adds	r7, #176	; 0xb0
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40004400 	.word	0x40004400
 8001f48:	40021000 	.word	0x40021000

08001f4c <set_byte>:

static uint8_t led_buffer[RESET_LEN+24*LED_N+1];

// Konwertowanie 8 bitowej liczby na 8 bajtow;

static void set_byte(uint32_t pos, uint8_t value){
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	460b      	mov	r3, r1
 8001f56:	70fb      	strb	r3, [r7, #3]
	int i;
	for(i=0; i<8;i++){
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	e016      	b.n	8001f8c <set_byte+0x40>
		if(value & 0x80){
 8001f5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	da06      	bge.n	8001f74 <set_byte+0x28>
			led_buffer[pos+i]=BIT_1_TIME;
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	4a0c      	ldr	r2, [pc, #48]	; (8001fa0 <set_byte+0x54>)
 8001f6e:	2140      	movs	r1, #64	; 0x40
 8001f70:	54d1      	strb	r1, [r2, r3]
 8001f72:	e005      	b.n	8001f80 <set_byte+0x34>
		}else{
			led_buffer[pos+i]=BIT_0_TIME;
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a09      	ldr	r2, [pc, #36]	; (8001fa0 <set_byte+0x54>)
 8001f7c:	2120      	movs	r1, #32
 8001f7e:	54d1      	strb	r1, [r2, r3]
		}
		value<<=1;
 8001f80:	78fb      	ldrb	r3, [r7, #3]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	70fb      	strb	r3, [r7, #3]
	for(i=0; i<8;i++){
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b07      	cmp	r3, #7
 8001f90:	dde5      	ble.n	8001f5e <set_byte+0x12>
	}
}
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	20000134 	.word	0x20000134

08001fa4 <ws2811_init>:


// DEFINICJE FUNKCJI

void ws2811_init(void){
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
	int i;

	// Wysłanie resetu:
	for(i=0;i<RESET_LEN;i++){
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	e007      	b.n	8001fc0 <ws2811_init+0x1c>
		led_buffer[i]=0;
 8001fb0:	4a13      	ldr	r2, [pc, #76]	; (8002000 <ws2811_init+0x5c>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
	for(i=0;i<RESET_LEN;i++){
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b63      	cmp	r3, #99	; 0x63
 8001fc4:	ddf4      	ble.n	8001fb0 <ws2811_init+0xc>
	}

	// Zgaszenie wszystkich diod:
	for(i=0; i<24*LED_N;i++){
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	607b      	str	r3, [r7, #4]
 8001fca:	e007      	b.n	8001fdc <ws2811_init+0x38>
		led_buffer[RESET_LEN+i]=BIT_0_TIME;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3364      	adds	r3, #100	; 0x64
 8001fd0:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <ws2811_init+0x5c>)
 8001fd2:	2120      	movs	r1, #32
 8001fd4:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<24*LED_N;i++){
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f5b3 6fae 	cmp.w	r3, #1392	; 0x570
 8001fe2:	dbf3      	blt.n	8001fcc <ws2811_init+0x28>
	}

	// Wypełnienie na koniec:

	led_buffer[RESET_LEN+24*LED_N]=100;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <ws2811_init+0x5c>)
 8001fe6:	2264      	movs	r2, #100	; 0x64
 8001fe8:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4

	// Wlączenie timera:
	HAL_TIM_Base_Start(&htim4);
 8001fec:	4805      	ldr	r0, [pc, #20]	; (8002004 <ws2811_init+0x60>)
 8001fee:	f002 fe27 	bl	8004c40 <HAL_TIM_Base_Start>
	// Zacznij odswiezanie:
	ws2811_update();
 8001ff2:	f000 f863 	bl	80020bc <ws2811_update>

}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000134 	.word	0x20000134
 8002004:	20000740 	.word	0x20000740

08002008 <ws2811_hourDisplayReset>:

void ws2811_hourDisplayReset(void){
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
	int i;

		// Wysłanie resetu:
		for(i=0;i<RESET_LEN;i++){
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	e007      	b.n	8002024 <ws2811_hourDisplayReset+0x1c>
			led_buffer[i]=0;
 8002014:	4a11      	ldr	r2, [pc, #68]	; (800205c <ws2811_hourDisplayReset+0x54>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
		for(i=0;i<RESET_LEN;i++){
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3301      	adds	r3, #1
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b63      	cmp	r3, #99	; 0x63
 8002028:	ddf4      	ble.n	8002014 <ws2811_hourDisplayReset+0xc>
		}

		// Zgaszenie wszystkich diod:
		for(i=0; i<24*LED_N_HOURS_FOR_SECTOR;i++){
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	e007      	b.n	8002040 <ws2811_hourDisplayReset+0x38>
			led_buffer[RESET_LEN+i]=BIT_0_TIME;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3364      	adds	r3, #100	; 0x64
 8002034:	4a09      	ldr	r2, [pc, #36]	; (800205c <ws2811_hourDisplayReset+0x54>)
 8002036:	2120      	movs	r1, #32
 8002038:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<24*LED_N_HOURS_FOR_SECTOR;i++){
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3301      	adds	r3, #1
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f5b3 7f28 	cmp.w	r3, #672	; 0x2a0
 8002046:	dbf3      	blt.n	8002030 <ws2811_hourDisplayReset+0x28>
		}

		// Wypełnienie na koniec:

		led_buffer[RESET_LEN+24*LED_N]=100;
 8002048:	4b04      	ldr	r3, [pc, #16]	; (800205c <ws2811_hourDisplayReset+0x54>)
 800204a:	2264      	movs	r2, #100	; 0x64
 800204c:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4

		// Zacznij odswiezanie:
		ws2811_update();
 8002050:	f000 f834 	bl	80020bc <ws2811_update>
}
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000134 	.word	0x20000134

08002060 <ws2811_minuteDisplayReset>:

void ws2811_minuteDisplayReset(void){
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
	int i;

		// Wysłanie resetu:
		for(i=0;i<RESET_LEN;i++){
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	e007      	b.n	800207c <ws2811_minuteDisplayReset+0x1c>
			led_buffer[i]=0;
 800206c:	4a12      	ldr	r2, [pc, #72]	; (80020b8 <ws2811_minuteDisplayReset+0x58>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
		for(i=0;i<RESET_LEN;i++){
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3301      	adds	r3, #1
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b63      	cmp	r3, #99	; 0x63
 8002080:	ddf4      	ble.n	800206c <ws2811_minuteDisplayReset+0xc>
		}

		// Zgaszenie wszystkich diod:
		for(i=0; i<24*LED_N_MINUTES_FOR_SECTOR;i++){
 8002082:	2300      	movs	r3, #0
 8002084:	607b      	str	r3, [r7, #4]
 8002086:	e008      	b.n	800209a <ws2811_minuteDisplayReset+0x3a>
			led_buffer[RESET_LEN+24*LED_N_HOURS_FOR_SECTOR+24*2+i]=BIT_0_TIME;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800208e:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <ws2811_minuteDisplayReset+0x58>)
 8002090:	2120      	movs	r1, #32
 8002092:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<24*LED_N_MINUTES_FOR_SECTOR;i++){
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3301      	adds	r3, #1
 8002098:	607b      	str	r3, [r7, #4]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f5b3 7f28 	cmp.w	r3, #672	; 0x2a0
 80020a0:	dbf2      	blt.n	8002088 <ws2811_minuteDisplayReset+0x28>
		}

		// Wypełnienie na koniec:

		led_buffer[RESET_LEN+24*LED_N]=100;
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <ws2811_minuteDisplayReset+0x58>)
 80020a4:	2264      	movs	r2, #100	; 0x64
 80020a6:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4

		// Zacznij odswiezanie:
		ws2811_update();
 80020aa:	f000 f807 	bl	80020bc <ws2811_update>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000134 	.word	0x20000134

080020bc <ws2811_update>:

void ws2811_update(void){
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim4, TIM_CHANNEL_1, (uint32_t*)led_buffer, sizeof(led_buffer));
 80020c0:	f240 53d5 	movw	r3, #1493	; 0x5d5
 80020c4:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <ws2811_update+0x18>)
 80020c6:	2100      	movs	r1, #0
 80020c8:	4803      	ldr	r0, [pc, #12]	; (80020d8 <ws2811_update+0x1c>)
 80020ca:	f002 fef3 	bl	8004eb4 <HAL_TIM_PWM_Start_DMA>
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000134 	.word	0x20000134
 80020d8:	20000740 	.word	0x20000740

080020dc <ws2811_set_color>:

	}
}


void ws2811_set_color(uint32_t led, uint8_t red, uint8_t green, uint8_t blue){
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	4608      	mov	r0, r1
 80020e6:	4611      	mov	r1, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	4603      	mov	r3, r0
 80020ec:	70fb      	strb	r3, [r7, #3]
 80020ee:	460b      	mov	r3, r1
 80020f0:	70bb      	strb	r3, [r7, #2]
 80020f2:	4613      	mov	r3, r2
 80020f4:	707b      	strb	r3, [r7, #1]
	if(led<LED_N){
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b39      	cmp	r3, #57	; 0x39
 80020fa:	d820      	bhi.n	800213e <ws2811_set_color+0x62>
		set_byte(RESET_LEN+24*led, green);
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4413      	add	r3, r2
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	3364      	adds	r3, #100	; 0x64
 8002108:	78ba      	ldrb	r2, [r7, #2]
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff1d 	bl	8001f4c <set_byte>
		set_byte(RESET_LEN+24*led+8, red);
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	4613      	mov	r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4413      	add	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	336c      	adds	r3, #108	; 0x6c
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff12 	bl	8001f4c <set_byte>
		set_byte(RESET_LEN+24*led+16, blue);
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	4413      	add	r3, r2
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	3374      	adds	r3, #116	; 0x74
 8002134:	787a      	ldrb	r2, [r7, #1]
 8002136:	4611      	mov	r1, r2
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff ff07 	bl	8001f4c <set_byte>
	}
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002148:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002180 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800214c:	f7ff fc38 	bl	80019c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002150:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002152:	e003      	b.n	800215c <LoopCopyDataInit>

08002154 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002154:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002156:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002158:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800215a:	3104      	adds	r1, #4

0800215c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800215c:	480a      	ldr	r0, [pc, #40]	; (8002188 <LoopForever+0xa>)
	ldr	r3, =_edata
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002160:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002162:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002164:	d3f6      	bcc.n	8002154 <CopyDataInit>
	ldr	r2, =_sbss
 8002166:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002168:	e002      	b.n	8002170 <LoopFillZerobss>

0800216a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800216a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800216c:	f842 3b04 	str.w	r3, [r2], #4

08002170 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002170:	4b08      	ldr	r3, [pc, #32]	; (8002194 <LoopForever+0x16>)
	cmp	r2, r3
 8002172:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002174:	d3f9      	bcc.n	800216a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002176:	f005 fadd 	bl	8007734 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800217a:	f7fe fb87 	bl	800088c <main>

0800217e <LoopForever>:

LoopForever:
    b LoopForever
 800217e:	e7fe      	b.n	800217e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002180:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002184:	0800874c 	.word	0x0800874c
	ldr	r0, =_sdata
 8002188:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800218c:	200000f0 	.word	0x200000f0
	ldr	r2, =_sbss
 8002190:	200000f0 	.word	0x200000f0
	ldr	r3, = _ebss
 8002194:	20000904 	.word	0x20000904

08002198 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002198:	e7fe      	b.n	8002198 <ADC1_2_IRQHandler>

0800219a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a4:	2003      	movs	r0, #3
 80021a6:	f000 f93d 	bl	8002424 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021aa:	2000      	movs	r0, #0
 80021ac:	f000 f80e 	bl	80021cc <HAL_InitTick>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	71fb      	strb	r3, [r7, #7]
 80021ba:	e001      	b.n	80021c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021bc:	f7ff fae6 	bl	800178c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021c0:	79fb      	ldrb	r3, [r7, #7]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021d8:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_InitTick+0x6c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d023      	beq.n	8002228 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021e0:	4b16      	ldr	r3, [pc, #88]	; (800223c <HAL_InitTick+0x70>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b14      	ldr	r3, [pc, #80]	; (8002238 <HAL_InitTick+0x6c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f949 	bl	800248e <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10f      	bne.n	8002222 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b0f      	cmp	r3, #15
 8002206:	d809      	bhi.n	800221c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002208:	2200      	movs	r2, #0
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	f04f 30ff 	mov.w	r0, #4294967295
 8002210:	f000 f913 	bl	800243a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002214:	4a0a      	ldr	r2, [pc, #40]	; (8002240 <HAL_InitTick+0x74>)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	e007      	b.n	800222c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	e004      	b.n	800222c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	73fb      	strb	r3, [r7, #15]
 8002226:	e001      	b.n	800222c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800222c:	7bfb      	ldrb	r3, [r7, #15]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000088 	.word	0x20000088
 800223c:	20000080 	.word	0x20000080
 8002240:	20000084 	.word	0x20000084

08002244 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002248:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_IncTick+0x20>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_IncTick+0x24>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4413      	add	r3, r2
 8002254:	4a04      	ldr	r2, [pc, #16]	; (8002268 <HAL_IncTick+0x24>)
 8002256:	6013      	str	r3, [r2, #0]
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	20000088 	.word	0x20000088
 8002268:	200008f0 	.word	0x200008f0

0800226c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return uwTick;
 8002270:	4b03      	ldr	r3, [pc, #12]	; (8002280 <HAL_GetTick+0x14>)
 8002272:	681b      	ldr	r3, [r3, #0]
}
 8002274:	4618      	mov	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	200008f0 	.word	0x200008f0

08002284 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002294:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a0:	4013      	ands	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022b6:	4a04      	ldr	r2, [pc, #16]	; (80022c8 <__NVIC_SetPriorityGrouping+0x44>)
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	60d3      	str	r3, [r2, #12]
}
 80022bc:	bf00      	nop
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d0:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <__NVIC_GetPriorityGrouping+0x18>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	0a1b      	lsrs	r3, r3, #8
 80022d6:	f003 0307 	and.w	r3, r3, #7
}
 80022da:	4618      	mov	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	db0b      	blt.n	8002312 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	f003 021f 	and.w	r2, r3, #31
 8002300:	4907      	ldr	r1, [pc, #28]	; (8002320 <__NVIC_EnableIRQ+0x38>)
 8002302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002306:	095b      	lsrs	r3, r3, #5
 8002308:	2001      	movs	r0, #1
 800230a:	fa00 f202 	lsl.w	r2, r0, r2
 800230e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002312:	bf00      	nop
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000e100 	.word	0xe000e100

08002324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	; (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	; (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f1c3 0307 	rsb	r3, r3, #7
 8002392:	2b04      	cmp	r3, #4
 8002394:	bf28      	it	cs
 8002396:	2304      	movcs	r3, #4
 8002398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3304      	adds	r3, #4
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d902      	bls.n	80023a8 <NVIC_EncodePriority+0x30>
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3b03      	subs	r3, #3
 80023a6:	e000      	b.n	80023aa <NVIC_EncodePriority+0x32>
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	4313      	orrs	r3, r2
         );
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3724      	adds	r7, #36	; 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023f0:	d301      	bcc.n	80023f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023f2:	2301      	movs	r3, #1
 80023f4:	e00f      	b.n	8002416 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023f6:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <SysTick_Config+0x40>)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023fe:	210f      	movs	r1, #15
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	f7ff ff8e 	bl	8002324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002408:	4b05      	ldr	r3, [pc, #20]	; (8002420 <SysTick_Config+0x40>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800240e:	4b04      	ldr	r3, [pc, #16]	; (8002420 <SysTick_Config+0x40>)
 8002410:	2207      	movs	r2, #7
 8002412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	e000e010 	.word	0xe000e010

08002424 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff ff29 	bl	8002284 <__NVIC_SetPriorityGrouping>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	4603      	mov	r3, r0
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800244c:	f7ff ff3e 	bl	80022cc <__NVIC_GetPriorityGrouping>
 8002450:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	6978      	ldr	r0, [r7, #20]
 8002458:	f7ff ff8e 	bl	8002378 <NVIC_EncodePriority>
 800245c:	4602      	mov	r2, r0
 800245e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002462:	4611      	mov	r1, r2
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff ff5d 	bl	8002324 <__NVIC_SetPriority>
}
 800246a:	bf00      	nop
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	4603      	mov	r3, r0
 800247a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800247c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff31 	bl	80022e8 <__NVIC_EnableIRQ>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7ff ffa2 	bl	80023e0 <SysTick_Config>
 800249c:	4603      	mov	r3, r0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e098      	b.n	80025ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b4d      	ldr	r3, [pc, #308]	; (80025f8 <HAL_DMA_Init+0x150>)
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d80f      	bhi.n	80024e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b4b      	ldr	r3, [pc, #300]	; (80025fc <HAL_DMA_Init+0x154>)
 80024ce:	4413      	add	r3, r2
 80024d0:	4a4b      	ldr	r2, [pc, #300]	; (8002600 <HAL_DMA_Init+0x158>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	091b      	lsrs	r3, r3, #4
 80024d8:	009a      	lsls	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a48      	ldr	r2, [pc, #288]	; (8002604 <HAL_DMA_Init+0x15c>)
 80024e2:	641a      	str	r2, [r3, #64]	; 0x40
 80024e4:	e00e      	b.n	8002504 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	4b46      	ldr	r3, [pc, #280]	; (8002608 <HAL_DMA_Init+0x160>)
 80024ee:	4413      	add	r3, r2
 80024f0:	4a43      	ldr	r2, [pc, #268]	; (8002600 <HAL_DMA_Init+0x158>)
 80024f2:	fba2 2303 	umull	r2, r3, r2, r3
 80024f6:	091b      	lsrs	r3, r3, #4
 80024f8:	009a      	lsls	r2, r3, #2
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a42      	ldr	r2, [pc, #264]	; (800260c <HAL_DMA_Init+0x164>)
 8002502:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2202      	movs	r2, #2
 8002508:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800251a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800251e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002528:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002534:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002540:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	4313      	orrs	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800255e:	d039      	beq.n	80025d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	4a27      	ldr	r2, [pc, #156]	; (8002604 <HAL_DMA_Init+0x15c>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d11a      	bne.n	80025a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800256a:	4b29      	ldr	r3, [pc, #164]	; (8002610 <HAL_DMA_Init+0x168>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	f003 031c 	and.w	r3, r3, #28
 8002576:	210f      	movs	r1, #15
 8002578:	fa01 f303 	lsl.w	r3, r1, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	4924      	ldr	r1, [pc, #144]	; (8002610 <HAL_DMA_Init+0x168>)
 8002580:	4013      	ands	r3, r2
 8002582:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002584:	4b22      	ldr	r3, [pc, #136]	; (8002610 <HAL_DMA_Init+0x168>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6859      	ldr	r1, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002590:	f003 031c 	and.w	r3, r3, #28
 8002594:	fa01 f303 	lsl.w	r3, r1, r3
 8002598:	491d      	ldr	r1, [pc, #116]	; (8002610 <HAL_DMA_Init+0x168>)
 800259a:	4313      	orrs	r3, r2
 800259c:	600b      	str	r3, [r1, #0]
 800259e:	e019      	b.n	80025d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025a0:	4b1c      	ldr	r3, [pc, #112]	; (8002614 <HAL_DMA_Init+0x16c>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a8:	f003 031c 	and.w	r3, r3, #28
 80025ac:	210f      	movs	r1, #15
 80025ae:	fa01 f303 	lsl.w	r3, r1, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	4917      	ldr	r1, [pc, #92]	; (8002614 <HAL_DMA_Init+0x16c>)
 80025b6:	4013      	ands	r3, r2
 80025b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80025ba:	4b16      	ldr	r3, [pc, #88]	; (8002614 <HAL_DMA_Init+0x16c>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6859      	ldr	r1, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c6:	f003 031c 	and.w	r3, r3, #28
 80025ca:	fa01 f303 	lsl.w	r3, r1, r3
 80025ce:	4911      	ldr	r1, [pc, #68]	; (8002614 <HAL_DMA_Init+0x16c>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	40020407 	.word	0x40020407
 80025fc:	bffdfff8 	.word	0xbffdfff8
 8002600:	cccccccd 	.word	0xcccccccd
 8002604:	40020000 	.word	0x40020000
 8002608:	bffdfbf8 	.word	0xbffdfbf8
 800260c:	40020400 	.word	0x40020400
 8002610:	400200a8 	.word	0x400200a8
 8002614:	400204a8 	.word	0x400204a8

08002618 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_DMA_Start_IT+0x20>
 8002634:	2302      	movs	r3, #2
 8002636:	e04b      	b.n	80026d0 <HAL_DMA_Start_IT+0xb8>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002646:	b2db      	uxtb	r3, r3
 8002648:	2b01      	cmp	r3, #1
 800264a:	d13a      	bne.n	80026c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2202      	movs	r2, #2
 8002650:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0201 	bic.w	r2, r2, #1
 8002668:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	68b9      	ldr	r1, [r7, #8]
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 f8e0 	bl	8002836 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	2b00      	cmp	r3, #0
 800267c:	d008      	beq.n	8002690 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 020e 	orr.w	r2, r2, #14
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e00f      	b.n	80026b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0204 	bic.w	r2, r2, #4
 800269e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 020a 	orr.w	r2, r2, #10
 80026ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0201 	orr.w	r2, r2, #1
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	e005      	b.n	80026ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026ca:	2302      	movs	r3, #2
 80026cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	f003 031c 	and.w	r3, r3, #28
 80026f8:	2204      	movs	r2, #4
 80026fa:	409a      	lsls	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4013      	ands	r3, r2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d026      	beq.n	8002752 <HAL_DMA_IRQHandler+0x7a>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	2b00      	cmp	r3, #0
 800270c:	d021      	beq.n	8002752 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0320 	and.w	r3, r3, #32
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0204 	bic.w	r2, r2, #4
 800272a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002730:	f003 021c 	and.w	r2, r3, #28
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	2104      	movs	r1, #4
 800273a:	fa01 f202 	lsl.w	r2, r1, r2
 800273e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	2b00      	cmp	r3, #0
 8002746:	d071      	beq.n	800282c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002750:	e06c      	b.n	800282c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	f003 031c 	and.w	r3, r3, #28
 800275a:	2202      	movs	r2, #2
 800275c:	409a      	lsls	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	4013      	ands	r3, r2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d02e      	beq.n	80027c4 <HAL_DMA_IRQHandler+0xec>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d029      	beq.n	80027c4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10b      	bne.n	8002796 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 020a 	bic.w	r2, r2, #10
 800278c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279a:	f003 021c 	and.w	r2, r3, #28
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	2102      	movs	r1, #2
 80027a4:	fa01 f202 	lsl.w	r2, r1, r2
 80027a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d038      	beq.n	800282c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80027c2:	e033      	b.n	800282c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c8:	f003 031c 	and.w	r3, r3, #28
 80027cc:	2208      	movs	r2, #8
 80027ce:	409a      	lsls	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d02a      	beq.n	800282e <HAL_DMA_IRQHandler+0x156>
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d025      	beq.n	800282e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 020e 	bic.w	r2, r2, #14
 80027f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f003 021c 	and.w	r2, r3, #28
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	2101      	movs	r1, #1
 8002800:	fa01 f202 	lsl.w	r2, r1, r2
 8002804:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002820:	2b00      	cmp	r3, #0
 8002822:	d004      	beq.n	800282e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800282c:	bf00      	nop
 800282e:	bf00      	nop
}
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002848:	f003 021c 	and.w	r2, r3, #28
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	2101      	movs	r1, #1
 8002852:	fa01 f202 	lsl.w	r2, r1, r2
 8002856:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b10      	cmp	r3, #16
 8002866:	d108      	bne.n	800287a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002878:	e007      	b.n	800288a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	60da      	str	r2, [r3, #12]
}
 800288a:	bf00      	nop
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002898:	b480      	push	{r7}
 800289a:	b087      	sub	sp, #28
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028a6:	e17f      	b.n	8002ba8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2101      	movs	r1, #1
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	fa01 f303 	lsl.w	r3, r1, r3
 80028b4:	4013      	ands	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 8171 	beq.w	8002ba2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d00b      	beq.n	80028e0 <HAL_GPIO_Init+0x48>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d007      	beq.n	80028e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d4:	2b11      	cmp	r3, #17
 80028d6:	d003      	beq.n	80028e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b12      	cmp	r3, #18
 80028de:	d130      	bne.n	8002942 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	2203      	movs	r2, #3
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002916:	2201      	movs	r2, #1
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43db      	mvns	r3, r3
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	4013      	ands	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	f003 0201 	and.w	r2, r3, #1
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	4313      	orrs	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b03      	cmp	r3, #3
 800294c:	d118      	bne.n	8002980 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002954:	2201      	movs	r2, #1
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	08db      	lsrs	r3, r3, #3
 800296a:	f003 0201 	and.w	r2, r3, #1
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2203      	movs	r2, #3
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4013      	ands	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d003      	beq.n	80029c0 <HAL_GPIO_Init+0x128>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b12      	cmp	r3, #18
 80029be:	d123      	bne.n	8002a08 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	08da      	lsrs	r2, r3, #3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3208      	adds	r2, #8
 80029c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	220f      	movs	r2, #15
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	08da      	lsrs	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3208      	adds	r2, #8
 8002a02:	6939      	ldr	r1, [r7, #16]
 8002a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2203      	movs	r2, #3
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0203 	and.w	r2, r3, #3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 80ac 	beq.w	8002ba2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4a:	4b5f      	ldr	r3, [pc, #380]	; (8002bc8 <HAL_GPIO_Init+0x330>)
 8002a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a4e:	4a5e      	ldr	r2, [pc, #376]	; (8002bc8 <HAL_GPIO_Init+0x330>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6613      	str	r3, [r2, #96]	; 0x60
 8002a56:	4b5c      	ldr	r3, [pc, #368]	; (8002bc8 <HAL_GPIO_Init+0x330>)
 8002a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a62:	4a5a      	ldr	r2, [pc, #360]	; (8002bcc <HAL_GPIO_Init+0x334>)
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	3302      	adds	r3, #2
 8002a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a8c:	d025      	beq.n	8002ada <HAL_GPIO_Init+0x242>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a4f      	ldr	r2, [pc, #316]	; (8002bd0 <HAL_GPIO_Init+0x338>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d01f      	beq.n	8002ad6 <HAL_GPIO_Init+0x23e>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a4e      	ldr	r2, [pc, #312]	; (8002bd4 <HAL_GPIO_Init+0x33c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d019      	beq.n	8002ad2 <HAL_GPIO_Init+0x23a>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4d      	ldr	r2, [pc, #308]	; (8002bd8 <HAL_GPIO_Init+0x340>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d013      	beq.n	8002ace <HAL_GPIO_Init+0x236>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4c      	ldr	r2, [pc, #304]	; (8002bdc <HAL_GPIO_Init+0x344>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00d      	beq.n	8002aca <HAL_GPIO_Init+0x232>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4b      	ldr	r2, [pc, #300]	; (8002be0 <HAL_GPIO_Init+0x348>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d007      	beq.n	8002ac6 <HAL_GPIO_Init+0x22e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4a      	ldr	r2, [pc, #296]	; (8002be4 <HAL_GPIO_Init+0x34c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d101      	bne.n	8002ac2 <HAL_GPIO_Init+0x22a>
 8002abe:	2306      	movs	r3, #6
 8002ac0:	e00c      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ac2:	2307      	movs	r3, #7
 8002ac4:	e00a      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ac6:	2305      	movs	r3, #5
 8002ac8:	e008      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002aca:	2304      	movs	r3, #4
 8002acc:	e006      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e004      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e002      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_GPIO_Init+0x244>
 8002ada:	2300      	movs	r3, #0
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	f002 0203 	and.w	r2, r2, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002aec:	4937      	ldr	r1, [pc, #220]	; (8002bcc <HAL_GPIO_Init+0x334>)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002afa:	4b3b      	ldr	r3, [pc, #236]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4013      	ands	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b1e:	4a32      	ldr	r2, [pc, #200]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002b24:	4b30      	ldr	r3, [pc, #192]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	4013      	ands	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b48:	4a27      	ldr	r2, [pc, #156]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b4e:	4b26      	ldr	r3, [pc, #152]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b72:	4a1d      	ldr	r2, [pc, #116]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b78:	4b1b      	ldr	r3, [pc, #108]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b9c:	4a12      	ldr	r2, [pc, #72]	; (8002be8 <HAL_GPIO_Init+0x350>)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f47f ae78 	bne.w	80028a8 <HAL_GPIO_Init+0x10>
  }
}
 8002bb8:	bf00      	nop
 8002bba:	bf00      	nop
 8002bbc:	371c      	adds	r7, #28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	48000400 	.word	0x48000400
 8002bd4:	48000800 	.word	0x48000800
 8002bd8:	48000c00 	.word	0x48000c00
 8002bdc:	48001000 	.word	0x48001000
 8002be0:	48001400 	.word	0x48001400
 8002be4:	48001800 	.word	0x48001800
 8002be8:	40010400 	.word	0x40010400

08002bec <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bf0:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a04      	ldr	r2, [pc, #16]	; (8002c08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40007000 	.word	0x40007000

08002c0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <HAL_PWREx_GetVoltageRange+0x18>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40007000 	.word	0x40007000

08002c28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c36:	d130      	bne.n	8002c9a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c38:	4b23      	ldr	r3, [pc, #140]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c44:	d038      	beq.n	8002cb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c46:	4b20      	ldr	r3, [pc, #128]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c4e:	4a1e      	ldr	r2, [pc, #120]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c54:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c56:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2232      	movs	r2, #50	; 0x32
 8002c5c:	fb02 f303 	mul.w	r3, r2, r3
 8002c60:	4a1b      	ldr	r2, [pc, #108]	; (8002cd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	0c9b      	lsrs	r3, r3, #18
 8002c68:	3301      	adds	r3, #1
 8002c6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c6c:	e002      	b.n	8002c74 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3b01      	subs	r3, #1
 8002c72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c74:	4b14      	ldr	r3, [pc, #80]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c80:	d102      	bne.n	8002c88 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f2      	bne.n	8002c6e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c88:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c94:	d110      	bne.n	8002cb8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e00f      	b.n	8002cba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ca6:	d007      	beq.n	8002cb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ca8:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cb0:	4a05      	ldr	r2, [pc, #20]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cb6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40007000 	.word	0x40007000
 8002ccc:	20000080 	.word	0x20000080
 8002cd0:	431bde83 	.word	0x431bde83

08002cd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e3d4      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ce6:	4ba1      	ldr	r3, [pc, #644]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cf0:	4b9e      	ldr	r3, [pc, #632]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 80e4 	beq.w	8002ed0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d007      	beq.n	8002d1e <HAL_RCC_OscConfig+0x4a>
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	2b0c      	cmp	r3, #12
 8002d12:	f040 808b 	bne.w	8002e2c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	f040 8087 	bne.w	8002e2c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d1e:	4b93      	ldr	r3, [pc, #588]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <HAL_RCC_OscConfig+0x62>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e3ac      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1a      	ldr	r2, [r3, #32]
 8002d3a:	4b8c      	ldr	r3, [pc, #560]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0308 	and.w	r3, r3, #8
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d004      	beq.n	8002d50 <HAL_RCC_OscConfig+0x7c>
 8002d46:	4b89      	ldr	r3, [pc, #548]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d4e:	e005      	b.n	8002d5c <HAL_RCC_OscConfig+0x88>
 8002d50:	4b86      	ldr	r3, [pc, #536]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d56:	091b      	lsrs	r3, r3, #4
 8002d58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d223      	bcs.n	8002da8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 fd41 	bl	80037ec <RCC_SetFlashLatencyFromMSIRange>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e38d      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d74:	4b7d      	ldr	r3, [pc, #500]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a7c      	ldr	r2, [pc, #496]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d7a:	f043 0308 	orr.w	r3, r3, #8
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	4b7a      	ldr	r3, [pc, #488]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	4977      	ldr	r1, [pc, #476]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d92:	4b76      	ldr	r3, [pc, #472]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	4972      	ldr	r1, [pc, #456]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	604b      	str	r3, [r1, #4]
 8002da6:	e025      	b.n	8002df4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002da8:	4b70      	ldr	r3, [pc, #448]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a6f      	ldr	r2, [pc, #444]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002dae:	f043 0308 	orr.w	r3, r3, #8
 8002db2:	6013      	str	r3, [r2, #0]
 8002db4:	4b6d      	ldr	r3, [pc, #436]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	496a      	ldr	r1, [pc, #424]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dc6:	4b69      	ldr	r3, [pc, #420]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	021b      	lsls	r3, r3, #8
 8002dd4:	4965      	ldr	r1, [pc, #404]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d109      	bne.n	8002df4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 fd01 	bl	80037ec <RCC_SetFlashLatencyFromMSIRange>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e34d      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002df4:	f000 fc36 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	4b5c      	ldr	r3, [pc, #368]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	091b      	lsrs	r3, r3, #4
 8002e00:	f003 030f 	and.w	r3, r3, #15
 8002e04:	495a      	ldr	r1, [pc, #360]	; (8002f70 <HAL_RCC_OscConfig+0x29c>)
 8002e06:	5ccb      	ldrb	r3, [r1, r3]
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e10:	4a58      	ldr	r2, [pc, #352]	; (8002f74 <HAL_RCC_OscConfig+0x2a0>)
 8002e12:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e14:	4b58      	ldr	r3, [pc, #352]	; (8002f78 <HAL_RCC_OscConfig+0x2a4>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f9d7 	bl	80021cc <HAL_InitTick>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d052      	beq.n	8002ece <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
 8002e2a:	e331      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d032      	beq.n	8002e9a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e34:	4b4d      	ldr	r3, [pc, #308]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a4c      	ldr	r2, [pc, #304]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e40:	f7ff fa14 	bl	800226c <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e48:	f7ff fa10 	bl	800226c <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e31a      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e5a:	4b44      	ldr	r3, [pc, #272]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e66:	4b41      	ldr	r3, [pc, #260]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a40      	ldr	r2, [pc, #256]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e6c:	f043 0308 	orr.w	r3, r3, #8
 8002e70:	6013      	str	r3, [r2, #0]
 8002e72:	4b3e      	ldr	r3, [pc, #248]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	493b      	ldr	r1, [pc, #236]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e84:	4b39      	ldr	r3, [pc, #228]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	021b      	lsls	r3, r3, #8
 8002e92:	4936      	ldr	r1, [pc, #216]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	604b      	str	r3, [r1, #4]
 8002e98:	e01a      	b.n	8002ed0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e9a:	4b34      	ldr	r3, [pc, #208]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a33      	ldr	r2, [pc, #204]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002ea0:	f023 0301 	bic.w	r3, r3, #1
 8002ea4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ea6:	f7ff f9e1 	bl	800226c <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002eae:	f7ff f9dd 	bl	800226c <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e2e7      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f0      	bne.n	8002eae <HAL_RCC_OscConfig+0x1da>
 8002ecc:	e000      	b.n	8002ed0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ece:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d074      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	2b08      	cmp	r3, #8
 8002ee0:	d005      	beq.n	8002eee <HAL_RCC_OscConfig+0x21a>
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	2b0c      	cmp	r3, #12
 8002ee6:	d10e      	bne.n	8002f06 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d10b      	bne.n	8002f06 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eee:	4b1f      	ldr	r3, [pc, #124]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d064      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x2f0>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d160      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e2c4      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f0e:	d106      	bne.n	8002f1e <HAL_RCC_OscConfig+0x24a>
 8002f10:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a15      	ldr	r2, [pc, #84]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f1a:	6013      	str	r3, [r2, #0]
 8002f1c:	e01d      	b.n	8002f5a <HAL_RCC_OscConfig+0x286>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f26:	d10c      	bne.n	8002f42 <HAL_RCC_OscConfig+0x26e>
 8002f28:	4b10      	ldr	r3, [pc, #64]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a0f      	ldr	r2, [pc, #60]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a0c      	ldr	r2, [pc, #48]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	e00b      	b.n	8002f5a <HAL_RCC_OscConfig+0x286>
 8002f42:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a09      	ldr	r2, [pc, #36]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b07      	ldr	r3, [pc, #28]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a06      	ldr	r2, [pc, #24]	; (8002f6c <HAL_RCC_OscConfig+0x298>)
 8002f54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f58:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d01c      	beq.n	8002f9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f62:	f7ff f983 	bl	800226c <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f68:	e011      	b.n	8002f8e <HAL_RCC_OscConfig+0x2ba>
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	0800865c 	.word	0x0800865c
 8002f74:	20000080 	.word	0x20000080
 8002f78:	20000084 	.word	0x20000084
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7ff f976 	bl	800226c <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	; 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e280      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f8e:	4baf      	ldr	r3, [pc, #700]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0x2a8>
 8002f9a:	e014      	b.n	8002fc6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9c:	f7ff f966 	bl	800226c <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7ff f962 	bl	800226c <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	; 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e26c      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fb6:	4ba5      	ldr	r3, [pc, #660]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x2d0>
 8002fc2:	e000      	b.n	8002fc6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d060      	beq.n	8003094 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	2b04      	cmp	r3, #4
 8002fd6:	d005      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x310>
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d119      	bne.n	8003012 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d116      	bne.n	8003012 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fe4:	4b99      	ldr	r3, [pc, #612]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_OscConfig+0x328>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e249      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffc:	4b93      	ldr	r3, [pc, #588]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	061b      	lsls	r3, r3, #24
 800300a:	4990      	ldr	r1, [pc, #576]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800300c:	4313      	orrs	r3, r2
 800300e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003010:	e040      	b.n	8003094 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d023      	beq.n	8003062 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800301a:	4b8c      	ldr	r3, [pc, #560]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a8b      	ldr	r2, [pc, #556]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8003020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003024:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7ff f921 	bl	800226c <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800302e:	f7ff f91d 	bl	800226c <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e227      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003040:	4b82      	ldr	r3, [pc, #520]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800304c:	4b7f      	ldr	r3, [pc, #508]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	061b      	lsls	r3, r3, #24
 800305a:	497c      	ldr	r1, [pc, #496]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800305c:	4313      	orrs	r3, r2
 800305e:	604b      	str	r3, [r1, #4]
 8003060:	e018      	b.n	8003094 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003062:	4b7a      	ldr	r3, [pc, #488]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a79      	ldr	r2, [pc, #484]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8003068:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800306c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306e:	f7ff f8fd 	bl	800226c <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003076:	f7ff f8f9 	bl	800226c <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e203      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003088:	4b70      	ldr	r3, [pc, #448]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1f0      	bne.n	8003076 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0308 	and.w	r3, r3, #8
 800309c:	2b00      	cmp	r3, #0
 800309e:	d03c      	beq.n	800311a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d01c      	beq.n	80030e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030a8:	4b68      	ldr	r3, [pc, #416]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80030aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030ae:	4a67      	ldr	r2, [pc, #412]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b8:	f7ff f8d8 	bl	800226c <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c0:	f7ff f8d4 	bl	800226c <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e1de      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030d2:	4b5e      	ldr	r3, [pc, #376]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80030d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0ef      	beq.n	80030c0 <HAL_RCC_OscConfig+0x3ec>
 80030e0:	e01b      	b.n	800311a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e2:	4b5a      	ldr	r3, [pc, #360]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80030e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030e8:	4a58      	ldr	r2, [pc, #352]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f2:	f7ff f8bb 	bl	800226c <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030fa:	f7ff f8b7 	bl	800226c <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e1c1      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800310c:	4b4f      	ldr	r3, [pc, #316]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800310e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1ef      	bne.n	80030fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 80a6 	beq.w	8003274 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003128:	2300      	movs	r3, #0
 800312a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800312c:	4b47      	ldr	r3, [pc, #284]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800312e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10d      	bne.n	8003154 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003138:	4b44      	ldr	r3, [pc, #272]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	4a43      	ldr	r2, [pc, #268]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800313e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003142:	6593      	str	r3, [r2, #88]	; 0x58
 8003144:	4b41      	ldr	r3, [pc, #260]	; (800324c <HAL_RCC_OscConfig+0x578>)
 8003146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314c:	60bb      	str	r3, [r7, #8]
 800314e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003150:	2301      	movs	r3, #1
 8003152:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003154:	4b3e      	ldr	r3, [pc, #248]	; (8003250 <HAL_RCC_OscConfig+0x57c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315c:	2b00      	cmp	r3, #0
 800315e:	d118      	bne.n	8003192 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003160:	4b3b      	ldr	r3, [pc, #236]	; (8003250 <HAL_RCC_OscConfig+0x57c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a3a      	ldr	r2, [pc, #232]	; (8003250 <HAL_RCC_OscConfig+0x57c>)
 8003166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800316a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800316c:	f7ff f87e 	bl	800226c <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003174:	f7ff f87a 	bl	800226c <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e184      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003186:	4b32      	ldr	r3, [pc, #200]	; (8003250 <HAL_RCC_OscConfig+0x57c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d108      	bne.n	80031ac <HAL_RCC_OscConfig+0x4d8>
 800319a:	4b2c      	ldr	r3, [pc, #176]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800319c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a0:	4a2a      	ldr	r2, [pc, #168]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031aa:	e024      	b.n	80031f6 <HAL_RCC_OscConfig+0x522>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	d110      	bne.n	80031d6 <HAL_RCC_OscConfig+0x502>
 80031b4:	4b25      	ldr	r3, [pc, #148]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ba:	4a24      	ldr	r2, [pc, #144]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031c4:	4b21      	ldr	r3, [pc, #132]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ca:	4a20      	ldr	r2, [pc, #128]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031d4:	e00f      	b.n	80031f6 <HAL_RCC_OscConfig+0x522>
 80031d6:	4b1d      	ldr	r3, [pc, #116]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031dc:	4a1b      	ldr	r2, [pc, #108]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031de:	f023 0301 	bic.w	r3, r3, #1
 80031e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031e6:	4b19      	ldr	r3, [pc, #100]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ec:	4a17      	ldr	r2, [pc, #92]	; (800324c <HAL_RCC_OscConfig+0x578>)
 80031ee:	f023 0304 	bic.w	r3, r3, #4
 80031f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d016      	beq.n	800322c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fe:	f7ff f835 	bl	800226c <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003204:	e00a      	b.n	800321c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003206:	f7ff f831 	bl	800226c <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	f241 3288 	movw	r2, #5000	; 0x1388
 8003214:	4293      	cmp	r3, r2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e139      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <HAL_RCC_OscConfig+0x578>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0ed      	beq.n	8003206 <HAL_RCC_OscConfig+0x532>
 800322a:	e01a      	b.n	8003262 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322c:	f7ff f81e 	bl	800226c <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003232:	e00f      	b.n	8003254 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003234:	f7ff f81a 	bl	800226c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003242:	4293      	cmp	r3, r2
 8003244:	d906      	bls.n	8003254 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e122      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
 800324a:	bf00      	nop
 800324c:	40021000 	.word	0x40021000
 8003250:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003254:	4b90      	ldr	r3, [pc, #576]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1e8      	bne.n	8003234 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003262:	7ffb      	ldrb	r3, [r7, #31]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d105      	bne.n	8003274 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003268:	4b8b      	ldr	r3, [pc, #556]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800326a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800326c:	4a8a      	ldr	r2, [pc, #552]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800326e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003272:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 8108 	beq.w	800348e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	2b02      	cmp	r3, #2
 8003284:	f040 80d0 	bne.w	8003428 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003288:	4b83      	ldr	r3, [pc, #524]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	f003 0203 	and.w	r2, r3, #3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	429a      	cmp	r2, r3
 800329a:	d130      	bne.n	80032fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a6:	3b01      	subs	r3, #1
 80032a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d127      	bne.n	80032fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d11f      	bne.n	80032fe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032c8:	2a07      	cmp	r2, #7
 80032ca:	bf14      	ite	ne
 80032cc:	2201      	movne	r2, #1
 80032ce:	2200      	moveq	r2, #0
 80032d0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d113      	bne.n	80032fe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	085b      	lsrs	r3, r3, #1
 80032e2:	3b01      	subs	r3, #1
 80032e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d109      	bne.n	80032fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	085b      	lsrs	r3, r3, #1
 80032f6:	3b01      	subs	r3, #1
 80032f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d06e      	beq.n	80033dc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b0c      	cmp	r3, #12
 8003302:	d069      	beq.n	80033d8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003304:	4b64      	ldr	r3, [pc, #400]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d105      	bne.n	800331c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003310:	4b61      	ldr	r3, [pc, #388]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e0b7      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003320:	4b5d      	ldr	r3, [pc, #372]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a5c      	ldr	r2, [pc, #368]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003326:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800332a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800332c:	f7fe ff9e 	bl	800226c <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003334:	f7fe ff9a 	bl	800226c <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e0a4      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003346:	4b54      	ldr	r3, [pc, #336]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f0      	bne.n	8003334 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003352:	4b51      	ldr	r3, [pc, #324]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	4b51      	ldr	r3, [pc, #324]	; (800349c <HAL_RCC_OscConfig+0x7c8>)
 8003358:	4013      	ands	r3, r2
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003362:	3a01      	subs	r2, #1
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	4311      	orrs	r1, r2
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800336c:	0212      	lsls	r2, r2, #8
 800336e:	4311      	orrs	r1, r2
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003374:	0852      	lsrs	r2, r2, #1
 8003376:	3a01      	subs	r2, #1
 8003378:	0552      	lsls	r2, r2, #21
 800337a:	4311      	orrs	r1, r2
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003380:	0852      	lsrs	r2, r2, #1
 8003382:	3a01      	subs	r2, #1
 8003384:	0652      	lsls	r2, r2, #25
 8003386:	4311      	orrs	r1, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800338c:	0912      	lsrs	r2, r2, #4
 800338e:	0452      	lsls	r2, r2, #17
 8003390:	430a      	orrs	r2, r1
 8003392:	4941      	ldr	r1, [pc, #260]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003394:	4313      	orrs	r3, r2
 8003396:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003398:	4b3f      	ldr	r3, [pc, #252]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a3e      	ldr	r2, [pc, #248]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800339e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033a4:	4b3c      	ldr	r3, [pc, #240]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	4a3b      	ldr	r2, [pc, #236]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033b0:	f7fe ff5c 	bl	800226c <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b8:	f7fe ff58 	bl	800226c <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e062      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ca:	4b33      	ldr	r3, [pc, #204]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0f0      	beq.n	80033b8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033d6:	e05a      	b.n	800348e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e059      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033dc:	4b2e      	ldr	r3, [pc, #184]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d152      	bne.n	800348e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033e8:	4b2b      	ldr	r3, [pc, #172]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a2a      	ldr	r2, [pc, #168]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033f4:	4b28      	ldr	r3, [pc, #160]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4a27      	ldr	r2, [pc, #156]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 80033fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003400:	f7fe ff34 	bl	800226c <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fe ff30 	bl	800226c <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e03a      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800341a:	4b1f      	ldr	r3, [pc, #124]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0x734>
 8003426:	e032      	b.n	800348e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	2b0c      	cmp	r3, #12
 800342c:	d02d      	beq.n	800348a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342e:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a19      	ldr	r2, [pc, #100]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003434:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003438:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800343a:	4b17      	ldr	r3, [pc, #92]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003446:	4b14      	ldr	r3, [pc, #80]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	4a13      	ldr	r2, [pc, #76]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800344c:	f023 0303 	bic.w	r3, r3, #3
 8003450:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	4a10      	ldr	r2, [pc, #64]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 8003458:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800345c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003460:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003462:	f7fe ff03 	bl	800226c <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346a:	f7fe feff 	bl	800226c <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e009      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800347c:	4b06      	ldr	r3, [pc, #24]	; (8003498 <HAL_RCC_OscConfig+0x7c4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f0      	bne.n	800346a <HAL_RCC_OscConfig+0x796>
 8003488:	e001      	b.n	800348e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3720      	adds	r7, #32
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40021000 	.word	0x40021000
 800349c:	f99d808c 	.word	0xf99d808c

080034a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0c8      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034b4:	4b66      	ldr	r3, [pc, #408]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d910      	bls.n	80034e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b63      	ldr	r3, [pc, #396]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 0207 	bic.w	r2, r3, #7
 80034ca:	4961      	ldr	r1, [pc, #388]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d2:	4b5f      	ldr	r3, [pc, #380]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0307 	and.w	r3, r3, #7
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d001      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0b0      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d04c      	beq.n	800358a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d107      	bne.n	8003508 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f8:	4b56      	ldr	r3, [pc, #344]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d121      	bne.n	8003548 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e09e      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d107      	bne.n	8003520 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003510:	4b50      	ldr	r3, [pc, #320]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d115      	bne.n	8003548 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e092      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d107      	bne.n	8003538 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003528:	4b4a      	ldr	r3, [pc, #296]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d109      	bne.n	8003548 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e086      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003538:	4b46      	ldr	r3, [pc, #280]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e07e      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003548:	4b42      	ldr	r3, [pc, #264]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f023 0203 	bic.w	r2, r3, #3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	493f      	ldr	r1, [pc, #252]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 8003556:	4313      	orrs	r3, r2
 8003558:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800355a:	f7fe fe87 	bl	800226c <HAL_GetTick>
 800355e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003560:	e00a      	b.n	8003578 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003562:	f7fe fe83 	bl	800226c <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003570:	4293      	cmp	r3, r2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e066      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003578:	4b36      	ldr	r3, [pc, #216]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 020c 	and.w	r2, r3, #12
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	429a      	cmp	r2, r3
 8003588:	d1eb      	bne.n	8003562 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d008      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003596:	4b2f      	ldr	r3, [pc, #188]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	492c      	ldr	r1, [pc, #176]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035a8:	4b29      	ldr	r3, [pc, #164]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d210      	bcs.n	80035d8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b6:	4b26      	ldr	r3, [pc, #152]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 0207 	bic.w	r2, r3, #7
 80035be:	4924      	ldr	r1, [pc, #144]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c6:	4b22      	ldr	r3, [pc, #136]	; (8003650 <HAL_RCC_ClockConfig+0x1b0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0307 	and.w	r3, r3, #7
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d001      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e036      	b.n	8003646 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e4:	4b1b      	ldr	r3, [pc, #108]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	4918      	ldr	r1, [pc, #96]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d009      	beq.n	8003616 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003602:	4b14      	ldr	r3, [pc, #80]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	4910      	ldr	r1, [pc, #64]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 8003612:	4313      	orrs	r3, r2
 8003614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003616:	f000 f825 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 800361a:	4602      	mov	r2, r0
 800361c:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <HAL_RCC_ClockConfig+0x1b4>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	091b      	lsrs	r3, r3, #4
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	490c      	ldr	r1, [pc, #48]	; (8003658 <HAL_RCC_ClockConfig+0x1b8>)
 8003628:	5ccb      	ldrb	r3, [r1, r3]
 800362a:	f003 031f 	and.w	r3, r3, #31
 800362e:	fa22 f303 	lsr.w	r3, r2, r3
 8003632:	4a0a      	ldr	r2, [pc, #40]	; (800365c <HAL_RCC_ClockConfig+0x1bc>)
 8003634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003636:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <HAL_RCC_ClockConfig+0x1c0>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fdc6 	bl	80021cc <HAL_InitTick>
 8003640:	4603      	mov	r3, r0
 8003642:	72fb      	strb	r3, [r7, #11]

  return status;
 8003644:	7afb      	ldrb	r3, [r7, #11]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40022000 	.word	0x40022000
 8003654:	40021000 	.word	0x40021000
 8003658:	0800865c 	.word	0x0800865c
 800365c:	20000080 	.word	0x20000080
 8003660:	20000084 	.word	0x20000084

08003664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003664:	b480      	push	{r7}
 8003666:	b089      	sub	sp, #36	; 0x24
 8003668:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	61fb      	str	r3, [r7, #28]
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003672:	4b3e      	ldr	r3, [pc, #248]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800367c:	4b3b      	ldr	r3, [pc, #236]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d005      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x34>
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	2b0c      	cmp	r3, #12
 8003690:	d121      	bne.n	80036d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d11e      	bne.n	80036d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003698:	4b34      	ldr	r3, [pc, #208]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d107      	bne.n	80036b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036a4:	4b31      	ldr	r3, [pc, #196]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 80036a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036aa:	0a1b      	lsrs	r3, r3, #8
 80036ac:	f003 030f 	and.w	r3, r3, #15
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	e005      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80036b4:	4b2d      	ldr	r3, [pc, #180]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80036c0:	4a2b      	ldr	r2, [pc, #172]	; (8003770 <HAL_RCC_GetSysClockFreq+0x10c>)
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10d      	bne.n	80036ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036d4:	e00a      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d102      	bne.n	80036e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036dc:	4b25      	ldr	r3, [pc, #148]	; (8003774 <HAL_RCC_GetSysClockFreq+0x110>)
 80036de:	61bb      	str	r3, [r7, #24]
 80036e0:	e004      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	d101      	bne.n	80036ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036e8:	4b23      	ldr	r3, [pc, #140]	; (8003778 <HAL_RCC_GetSysClockFreq+0x114>)
 80036ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	2b0c      	cmp	r3, #12
 80036f0:	d134      	bne.n	800375c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036f2:	4b1e      	ldr	r3, [pc, #120]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d003      	beq.n	800370a <HAL_RCC_GetSysClockFreq+0xa6>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b03      	cmp	r3, #3
 8003706:	d003      	beq.n	8003710 <HAL_RCC_GetSysClockFreq+0xac>
 8003708:	e005      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800370a:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <HAL_RCC_GetSysClockFreq+0x110>)
 800370c:	617b      	str	r3, [r7, #20]
      break;
 800370e:	e005      	b.n	800371c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003710:	4b19      	ldr	r3, [pc, #100]	; (8003778 <HAL_RCC_GetSysClockFreq+0x114>)
 8003712:	617b      	str	r3, [r7, #20]
      break;
 8003714:	e002      	b.n	800371c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	617b      	str	r3, [r7, #20]
      break;
 800371a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800371c:	4b13      	ldr	r3, [pc, #76]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	3301      	adds	r3, #1
 8003728:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800372a:	4b10      	ldr	r3, [pc, #64]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	0a1b      	lsrs	r3, r3, #8
 8003730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	fb02 f203 	mul.w	r2, r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003740:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003742:	4b0a      	ldr	r3, [pc, #40]	; (800376c <HAL_RCC_GetSysClockFreq+0x108>)
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	0e5b      	lsrs	r3, r3, #25
 8003748:	f003 0303 	and.w	r3, r3, #3
 800374c:	3301      	adds	r3, #1
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	fbb2 f3f3 	udiv	r3, r2, r3
 800375a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800375c:	69bb      	ldr	r3, [r7, #24]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3724      	adds	r7, #36	; 0x24
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	08008674 	.word	0x08008674
 8003774:	00f42400 	.word	0x00f42400
 8003778:	007a1200 	.word	0x007a1200

0800377c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003780:	4b03      	ldr	r3, [pc, #12]	; (8003790 <HAL_RCC_GetHCLKFreq+0x14>)
 8003782:	681b      	ldr	r3, [r3, #0]
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	20000080 	.word	0x20000080

08003794 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003798:	f7ff fff0 	bl	800377c <HAL_RCC_GetHCLKFreq>
 800379c:	4602      	mov	r2, r0
 800379e:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	0a1b      	lsrs	r3, r3, #8
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	4904      	ldr	r1, [pc, #16]	; (80037bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80037aa:	5ccb      	ldrb	r3, [r1, r3]
 80037ac:	f003 031f 	and.w	r3, r3, #31
 80037b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	0800866c 	.word	0x0800866c

080037c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80037c4:	f7ff ffda 	bl	800377c <HAL_RCC_GetHCLKFreq>
 80037c8:	4602      	mov	r2, r0
 80037ca:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	0adb      	lsrs	r3, r3, #11
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	4904      	ldr	r1, [pc, #16]	; (80037e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037d6:	5ccb      	ldrb	r3, [r1, r3]
 80037d8:	f003 031f 	and.w	r3, r3, #31
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40021000 	.word	0x40021000
 80037e8:	0800866c 	.word	0x0800866c

080037ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037f4:	2300      	movs	r3, #0
 80037f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037f8:	4b2a      	ldr	r3, [pc, #168]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003804:	f7ff fa02 	bl	8002c0c <HAL_PWREx_GetVoltageRange>
 8003808:	6178      	str	r0, [r7, #20]
 800380a:	e014      	b.n	8003836 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800380c:	4b25      	ldr	r3, [pc, #148]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003810:	4a24      	ldr	r2, [pc, #144]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003816:	6593      	str	r3, [r2, #88]	; 0x58
 8003818:	4b22      	ldr	r3, [pc, #136]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800381a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003824:	f7ff f9f2 	bl	8002c0c <HAL_PWREx_GetVoltageRange>
 8003828:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800382a:	4b1e      	ldr	r3, [pc, #120]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800382c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382e:	4a1d      	ldr	r2, [pc, #116]	; (80038a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003830:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003834:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800383c:	d10b      	bne.n	8003856 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b80      	cmp	r3, #128	; 0x80
 8003842:	d919      	bls.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2ba0      	cmp	r3, #160	; 0xa0
 8003848:	d902      	bls.n	8003850 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800384a:	2302      	movs	r3, #2
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	e013      	b.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003850:	2301      	movs	r3, #1
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	e010      	b.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b80      	cmp	r3, #128	; 0x80
 800385a:	d902      	bls.n	8003862 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800385c:	2303      	movs	r3, #3
 800385e:	613b      	str	r3, [r7, #16]
 8003860:	e00a      	b.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b80      	cmp	r3, #128	; 0x80
 8003866:	d102      	bne.n	800386e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003868:	2302      	movs	r3, #2
 800386a:	613b      	str	r3, [r7, #16]
 800386c:	e004      	b.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b70      	cmp	r3, #112	; 0x70
 8003872:	d101      	bne.n	8003878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003874:	2301      	movs	r3, #1
 8003876:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003878:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f023 0207 	bic.w	r2, r3, #7
 8003880:	4909      	ldr	r1, [pc, #36]	; (80038a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003888:	4b07      	ldr	r3, [pc, #28]	; (80038a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	429a      	cmp	r2, r3
 8003894:	d001      	beq.n	800389a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40021000 	.word	0x40021000
 80038a8:	40022000 	.word	0x40022000

080038ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038b4:	2300      	movs	r3, #0
 80038b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038b8:	2300      	movs	r3, #0
 80038ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d041      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038d0:	d02a      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80038d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038d6:	d824      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80038d8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038dc:	d008      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80038de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038e2:	d81e      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80038e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ec:	d010      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80038ee:	e018      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038f0:	4b86      	ldr	r3, [pc, #536]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4a85      	ldr	r2, [pc, #532]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038fc:	e015      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3304      	adds	r3, #4
 8003902:	2100      	movs	r1, #0
 8003904:	4618      	mov	r0, r3
 8003906:	f000 facb 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 800390a:	4603      	mov	r3, r0
 800390c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800390e:	e00c      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3320      	adds	r3, #32
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fbb6 	bl	8004088 <RCCEx_PLLSAI2_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003920:	e003      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	74fb      	strb	r3, [r7, #19]
      break;
 8003926:	e000      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003928:	bf00      	nop
    }

    if(ret == HAL_OK)
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10b      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003930:	4b76      	ldr	r3, [pc, #472]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003936:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800393e:	4973      	ldr	r1, [pc, #460]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003946:	e001      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d041      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800395c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003960:	d02a      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003962:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003966:	d824      	bhi.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003968:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800396c:	d008      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800396e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003972:	d81e      	bhi.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00a      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003978:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800397c:	d010      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800397e:	e018      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003980:	4b62      	ldr	r3, [pc, #392]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4a61      	ldr	r2, [pc, #388]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800398a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800398c:	e015      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3304      	adds	r3, #4
 8003992:	2100      	movs	r1, #0
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fa83 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 800399a:	4603      	mov	r3, r0
 800399c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800399e:	e00c      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3320      	adds	r3, #32
 80039a4:	2100      	movs	r1, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fb6e 	bl	8004088 <RCCEx_PLLSAI2_Config>
 80039ac:	4603      	mov	r3, r0
 80039ae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80039b0:	e003      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	74fb      	strb	r3, [r7, #19]
      break;
 80039b6:	e000      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80039b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039ba:	7cfb      	ldrb	r3, [r7, #19]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039c0:	4b52      	ldr	r3, [pc, #328]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039ce:	494f      	ldr	r1, [pc, #316]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80039d6:	e001      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d8:	7cfb      	ldrb	r3, [r7, #19]
 80039da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a0 	beq.w	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ea:	2300      	movs	r3, #0
 80039ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039ee:	4b47      	ldr	r3, [pc, #284]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x152>
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80039fe:	2300      	movs	r3, #0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a04:	4b41      	ldr	r3, [pc, #260]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a08:	4a40      	ldr	r2, [pc, #256]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a0e:	6593      	str	r3, [r2, #88]	; 0x58
 8003a10:	4b3e      	ldr	r3, [pc, #248]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a20:	4b3b      	ldr	r3, [pc, #236]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a3a      	ldr	r2, [pc, #232]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a2c:	f7fe fc1e 	bl	800226c <HAL_GetTick>
 8003a30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a32:	e009      	b.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a34:	f7fe fc1a 	bl	800226c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d902      	bls.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	74fb      	strb	r3, [r7, #19]
        break;
 8003a46:	e005      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a48:	4b31      	ldr	r3, [pc, #196]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ef      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003a54:	7cfb      	ldrb	r3, [r7, #19]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d15c      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a5a:	4b2c      	ldr	r3, [pc, #176]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d01f      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d019      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a78:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a84:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8a:	4a20      	ldr	r2, [pc, #128]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a94:	4b1d      	ldr	r3, [pc, #116]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a9a:	4a1c      	ldr	r2, [pc, #112]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003aa4:	4a19      	ldr	r2, [pc, #100]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d016      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fbd9 	bl	800226c <HAL_GetTick>
 8003aba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003abc:	e00b      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003abe:	f7fe fbd5 	bl	800226c <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d902      	bls.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	74fb      	strb	r3, [r7, #19]
            break;
 8003ad4:	e006      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad6:	4b0d      	ldr	r3, [pc, #52]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ec      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003afa:	4904      	ldr	r1, [pc, #16]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003b02:	e009      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b04:	7cfb      	ldrb	r3, [r7, #19]
 8003b06:	74bb      	strb	r3, [r7, #18]
 8003b08:	e006      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b14:	7cfb      	ldrb	r3, [r7, #19]
 8003b16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b18:	7c7b      	ldrb	r3, [r7, #17]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d105      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1e:	4b9e      	ldr	r3, [pc, #632]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b22:	4a9d      	ldr	r2, [pc, #628]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b28:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b36:	4b98      	ldr	r3, [pc, #608]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3c:	f023 0203 	bic.w	r2, r3, #3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b44:	4994      	ldr	r1, [pc, #592]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00a      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b58:	4b8f      	ldr	r3, [pc, #572]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5e:	f023 020c 	bic.w	r2, r3, #12
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b66:	498c      	ldr	r1, [pc, #560]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b7a:	4b87      	ldr	r3, [pc, #540]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b80:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	4983      	ldr	r1, [pc, #524]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b9c:	4b7e      	ldr	r3, [pc, #504]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003baa:	497b      	ldr	r1, [pc, #492]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003bbe:	4b76      	ldr	r3, [pc, #472]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bcc:	4972      	ldr	r1, [pc, #456]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00a      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003be0:	4b6d      	ldr	r3, [pc, #436]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bee:	496a      	ldr	r1, [pc, #424]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c02:	4b65      	ldr	r3, [pc, #404]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c10:	4961      	ldr	r1, [pc, #388]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00a      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c24:	4b5c      	ldr	r3, [pc, #368]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c32:	4959      	ldr	r1, [pc, #356]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c46:	4b54      	ldr	r3, [pc, #336]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c54:	4950      	ldr	r1, [pc, #320]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00a      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c68:	4b4b      	ldr	r3, [pc, #300]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c76:	4948      	ldr	r1, [pc, #288]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c8a:	4b43      	ldr	r3, [pc, #268]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c98:	493f      	ldr	r1, [pc, #252]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d028      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cac:	4b3a      	ldr	r3, [pc, #232]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cba:	4937      	ldr	r1, [pc, #220]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cca:	d106      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ccc:	4b32      	ldr	r3, [pc, #200]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4a31      	ldr	r2, [pc, #196]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cd6:	60d3      	str	r3, [r2, #12]
 8003cd8:	e011      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ce2:	d10c      	bne.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	2101      	movs	r1, #1
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 f8d8 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003cfa:	7cfb      	ldrb	r3, [r7, #19]
 8003cfc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d028      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d0a:	4b23      	ldr	r3, [pc, #140]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d10:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	491f      	ldr	r1, [pc, #124]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d28:	d106      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d2a:	4b1b      	ldr	r3, [pc, #108]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	4a1a      	ldr	r2, [pc, #104]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d34:	60d3      	str	r3, [r2, #12]
 8003d36:	e011      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	3304      	adds	r3, #4
 8003d46:	2101      	movs	r1, #1
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f000 f8a9 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d52:	7cfb      	ldrb	r3, [r7, #19]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003d58:	7cfb      	ldrb	r3, [r7, #19]
 8003d5a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d02b      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d68:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d76:	4908      	ldr	r1, [pc, #32]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d86:	d109      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d88:	4b03      	ldr	r3, [pc, #12]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	4a02      	ldr	r2, [pc, #8]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d92:	60d3      	str	r3, [r2, #12]
 8003d94:	e014      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003d96:	bf00      	nop
 8003d98:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3304      	adds	r3, #4
 8003daa:	2101      	movs	r1, #1
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 f877 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 8003db2:	4603      	mov	r3, r0
 8003db4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003db6:	7cfb      	ldrb	r3, [r7, #19]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003dbc:	7cfb      	ldrb	r3, [r7, #19]
 8003dbe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d02f      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dcc:	4b2b      	ldr	r3, [pc, #172]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dda:	4928      	ldr	r1, [pc, #160]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003de6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dea:	d10d      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3304      	adds	r3, #4
 8003df0:	2102      	movs	r1, #2
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f854 	bl	8003ea0 <RCCEx_PLLSAI1_Config>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d014      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003e02:	7cfb      	ldrb	r3, [r7, #19]
 8003e04:	74bb      	strb	r3, [r7, #18]
 8003e06:	e011      	b.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e10:	d10c      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	3320      	adds	r3, #32
 8003e16:	2102      	movs	r1, #2
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 f935 	bl	8004088 <RCCEx_PLLSAI2_Config>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e22:	7cfb      	ldrb	r3, [r7, #19]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003e28:	7cfb      	ldrb	r3, [r7, #19]
 8003e2a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e38:	4b10      	ldr	r3, [pc, #64]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e46:	490d      	ldr	r1, [pc, #52]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00b      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e5a:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e60:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e6a:	4904      	ldr	r1, [pc, #16]	; (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e72:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40021000 	.word	0x40021000

08003e80 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a04      	ldr	r2, [pc, #16]	; (8003e9c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003e8a:	f043 0304 	orr.w	r3, r3, #4
 8003e8e:	6013      	str	r3, [r2, #0]
}
 8003e90:	bf00      	nop
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40021000 	.word	0x40021000

08003ea0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003eae:	4b75      	ldr	r3, [pc, #468]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	f003 0303 	and.w	r3, r3, #3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d018      	beq.n	8003eec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003eba:	4b72      	ldr	r3, [pc, #456]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f003 0203 	and.w	r2, r3, #3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d10d      	bne.n	8003ee6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
       ||
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d009      	beq.n	8003ee6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003ed2:	4b6c      	ldr	r3, [pc, #432]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	091b      	lsrs	r3, r3, #4
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
       ||
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d047      	beq.n	8003f76 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	73fb      	strb	r3, [r7, #15]
 8003eea:	e044      	b.n	8003f76 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2b03      	cmp	r3, #3
 8003ef2:	d018      	beq.n	8003f26 <RCCEx_PLLSAI1_Config+0x86>
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d825      	bhi.n	8003f44 <RCCEx_PLLSAI1_Config+0xa4>
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d002      	beq.n	8003f02 <RCCEx_PLLSAI1_Config+0x62>
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d009      	beq.n	8003f14 <RCCEx_PLLSAI1_Config+0x74>
 8003f00:	e020      	b.n	8003f44 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f02:	4b60      	ldr	r3, [pc, #384]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11d      	bne.n	8003f4a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f12:	e01a      	b.n	8003f4a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f14:	4b5b      	ldr	r3, [pc, #364]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d116      	bne.n	8003f4e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f24:	e013      	b.n	8003f4e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f26:	4b57      	ldr	r3, [pc, #348]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10f      	bne.n	8003f52 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f32:	4b54      	ldr	r3, [pc, #336]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d109      	bne.n	8003f52 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f42:	e006      	b.n	8003f52 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]
      break;
 8003f48:	e004      	b.n	8003f54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f4a:	bf00      	nop
 8003f4c:	e002      	b.n	8003f54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f4e:	bf00      	nop
 8003f50:	e000      	b.n	8003f54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f52:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10d      	bne.n	8003f76 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f5a:	4b4a      	ldr	r3, [pc, #296]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6819      	ldr	r1, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	430b      	orrs	r3, r1
 8003f70:	4944      	ldr	r1, [pc, #272]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d17d      	bne.n	8004078 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f7c:	4b41      	ldr	r3, [pc, #260]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a40      	ldr	r2, [pc, #256]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f82:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f88:	f7fe f970 	bl	800226c <HAL_GetTick>
 8003f8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f8e:	e009      	b.n	8003fa4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f90:	f7fe f96c 	bl	800226c <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d902      	bls.n	8003fa4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	73fb      	strb	r3, [r7, #15]
        break;
 8003fa2:	e005      	b.n	8003fb0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fa4:	4b37      	ldr	r3, [pc, #220]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ef      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d160      	bne.n	8004078 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d111      	bne.n	8003fe0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fbc:	4b31      	ldr	r3, [pc, #196]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6892      	ldr	r2, [r2, #8]
 8003fcc:	0211      	lsls	r1, r2, #8
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	68d2      	ldr	r2, [r2, #12]
 8003fd2:	0912      	lsrs	r2, r2, #4
 8003fd4:	0452      	lsls	r2, r2, #17
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	492a      	ldr	r1, [pc, #168]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	610b      	str	r3, [r1, #16]
 8003fde:	e027      	b.n	8004030 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d112      	bne.n	800400c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fe6:	4b27      	ldr	r3, [pc, #156]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003fee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6892      	ldr	r2, [r2, #8]
 8003ff6:	0211      	lsls	r1, r2, #8
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6912      	ldr	r2, [r2, #16]
 8003ffc:	0852      	lsrs	r2, r2, #1
 8003ffe:	3a01      	subs	r2, #1
 8004000:	0552      	lsls	r2, r2, #21
 8004002:	430a      	orrs	r2, r1
 8004004:	491f      	ldr	r1, [pc, #124]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004006:	4313      	orrs	r3, r2
 8004008:	610b      	str	r3, [r1, #16]
 800400a:	e011      	b.n	8004030 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800400c:	4b1d      	ldr	r3, [pc, #116]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004014:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6892      	ldr	r2, [r2, #8]
 800401c:	0211      	lsls	r1, r2, #8
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6952      	ldr	r2, [r2, #20]
 8004022:	0852      	lsrs	r2, r2, #1
 8004024:	3a01      	subs	r2, #1
 8004026:	0652      	lsls	r2, r2, #25
 8004028:	430a      	orrs	r2, r1
 800402a:	4916      	ldr	r1, [pc, #88]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 800402c:	4313      	orrs	r3, r2
 800402e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004030:	4b14      	ldr	r3, [pc, #80]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a13      	ldr	r2, [pc, #76]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004036:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800403a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403c:	f7fe f916 	bl	800226c <HAL_GetTick>
 8004040:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004042:	e009      	b.n	8004058 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004044:	f7fe f912 	bl	800226c <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d902      	bls.n	8004058 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	73fb      	strb	r3, [r7, #15]
          break;
 8004056:	e005      	b.n	8004064 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004058:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0ef      	beq.n	8004044 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d106      	bne.n	8004078 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800406a:	4b06      	ldr	r3, [pc, #24]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	4904      	ldr	r1, [pc, #16]	; (8004084 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004074:	4313      	orrs	r3, r2
 8004076:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	40021000 	.word	0x40021000

08004088 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004096:	4b6a      	ldr	r3, [pc, #424]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d018      	beq.n	80040d4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80040a2:	4b67      	ldr	r3, [pc, #412]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f003 0203 	and.w	r2, r3, #3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d10d      	bne.n	80040ce <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
       ||
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d009      	beq.n	80040ce <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80040ba:	4b61      	ldr	r3, [pc, #388]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	091b      	lsrs	r3, r3, #4
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
       ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d047      	beq.n	800415e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	73fb      	strb	r3, [r7, #15]
 80040d2:	e044      	b.n	800415e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d018      	beq.n	800410e <RCCEx_PLLSAI2_Config+0x86>
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d825      	bhi.n	800412c <RCCEx_PLLSAI2_Config+0xa4>
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d002      	beq.n	80040ea <RCCEx_PLLSAI2_Config+0x62>
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d009      	beq.n	80040fc <RCCEx_PLLSAI2_Config+0x74>
 80040e8:	e020      	b.n	800412c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040ea:	4b55      	ldr	r3, [pc, #340]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d11d      	bne.n	8004132 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040fa:	e01a      	b.n	8004132 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040fc:	4b50      	ldr	r3, [pc, #320]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004104:	2b00      	cmp	r3, #0
 8004106:	d116      	bne.n	8004136 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800410c:	e013      	b.n	8004136 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800410e:	4b4c      	ldr	r3, [pc, #304]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10f      	bne.n	800413a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800411a:	4b49      	ldr	r3, [pc, #292]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d109      	bne.n	800413a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800412a:	e006      	b.n	800413a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	73fb      	strb	r3, [r7, #15]
      break;
 8004130:	e004      	b.n	800413c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004132:	bf00      	nop
 8004134:	e002      	b.n	800413c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004136:	bf00      	nop
 8004138:	e000      	b.n	800413c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800413a:	bf00      	nop
    }

    if(status == HAL_OK)
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10d      	bne.n	800415e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004142:	4b3f      	ldr	r3, [pc, #252]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6819      	ldr	r1, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	3b01      	subs	r3, #1
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	430b      	orrs	r3, r1
 8004158:	4939      	ldr	r1, [pc, #228]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 800415a:	4313      	orrs	r3, r2
 800415c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d167      	bne.n	8004234 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004164:	4b36      	ldr	r3, [pc, #216]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a35      	ldr	r2, [pc, #212]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 800416a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800416e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004170:	f7fe f87c 	bl	800226c <HAL_GetTick>
 8004174:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004176:	e009      	b.n	800418c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004178:	f7fe f878 	bl	800226c <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d902      	bls.n	800418c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	73fb      	strb	r3, [r7, #15]
        break;
 800418a:	e005      	b.n	8004198 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800418c:	4b2c      	ldr	r3, [pc, #176]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1ef      	bne.n	8004178 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d14a      	bne.n	8004234 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d111      	bne.n	80041c8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041a4:	4b26      	ldr	r3, [pc, #152]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80041ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6892      	ldr	r2, [r2, #8]
 80041b4:	0211      	lsls	r1, r2, #8
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	68d2      	ldr	r2, [r2, #12]
 80041ba:	0912      	lsrs	r2, r2, #4
 80041bc:	0452      	lsls	r2, r2, #17
 80041be:	430a      	orrs	r2, r1
 80041c0:	491f      	ldr	r1, [pc, #124]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	614b      	str	r3, [r1, #20]
 80041c6:	e011      	b.n	80041ec <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041c8:	4b1d      	ldr	r3, [pc, #116]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80041d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6892      	ldr	r2, [r2, #8]
 80041d8:	0211      	lsls	r1, r2, #8
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6912      	ldr	r2, [r2, #16]
 80041de:	0852      	lsrs	r2, r2, #1
 80041e0:	3a01      	subs	r2, #1
 80041e2:	0652      	lsls	r2, r2, #25
 80041e4:	430a      	orrs	r2, r1
 80041e6:	4916      	ldr	r1, [pc, #88]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80041ec:	4b14      	ldr	r3, [pc, #80]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a13      	ldr	r2, [pc, #76]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f8:	f7fe f838 	bl	800226c <HAL_GetTick>
 80041fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041fe:	e009      	b.n	8004214 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004200:	f7fe f834 	bl	800226c <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d902      	bls.n	8004214 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	73fb      	strb	r3, [r7, #15]
          break;
 8004212:	e005      	b.n	8004220 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004214:	4b0a      	ldr	r3, [pc, #40]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0ef      	beq.n	8004200 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d106      	bne.n	8004234 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004228:	695a      	ldr	r2, [r3, #20]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	4904      	ldr	r1, [pc, #16]	; (8004240 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004230:	4313      	orrs	r3, r2
 8004232:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004234:	7bfb      	ldrb	r3, [r7, #15]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40021000 	.word	0x40021000

08004244 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d06c      	beq.n	8004330 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d106      	bne.n	8004270 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fc ff2e 	bl	80010cc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	22ca      	movs	r2, #202	; 0xca
 800427e:	625a      	str	r2, [r3, #36]	; 0x24
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2253      	movs	r2, #83	; 0x53
 8004286:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fbcb 	bl	8004a24 <RTC_EnterInitMode>
 800428e:	4603      	mov	r3, r0
 8004290:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004292:	7bfb      	ldrb	r3, [r7, #15]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d14b      	bne.n	8004330 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6812      	ldr	r2, [r2, #0]
 80042a2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80042a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042aa:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6899      	ldr	r1, [r3, #8]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	431a      	orrs	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	68d2      	ldr	r2, [r2, #12]
 80042d2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6919      	ldr	r1, [r3, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	041a      	lsls	r2, r3, #16
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fbcf 	bl	8004a8c <RTC_ExitInitMode>
 80042ee:	4603      	mov	r3, r0
 80042f0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80042f2:	7bfb      	ldrb	r3, [r7, #15]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d11b      	bne.n	8004330 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0203 	bic.w	r2, r2, #3
 8004306:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69da      	ldr	r2, [r3, #28]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	22ff      	movs	r2, #255	; 0xff
 8004326:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004330:	7bfb      	ldrb	r3, [r7, #15]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800433a:	b590      	push	{r4, r7, lr}
 800433c:	b087      	sub	sp, #28
 800433e:	af00      	add	r7, sp, #0
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f893 3020 	ldrb.w	r3, [r3, #32]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_RTC_SetTime+0x1a>
 8004350:	2302      	movs	r3, #2
 8004352:	e08b      	b.n	800446c <HAL_RTC_SetTime+0x132>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	22ca      	movs	r2, #202	; 0xca
 800436a:	625a      	str	r2, [r3, #36]	; 0x24
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2253      	movs	r2, #83	; 0x53
 8004372:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 fb55 	bl	8004a24 <RTC_EnterInitMode>
 800437a:	4603      	mov	r3, r0
 800437c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d163      	bne.n	800444c <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d126      	bne.n	80043d8 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004394:	2b00      	cmp	r3, #0
 8004396:	d102      	bne.n	800439e <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2200      	movs	r2, #0
 800439c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fbb0 	bl	8004b08 <RTC_ByteToBcd2>
 80043a8:	4603      	mov	r3, r0
 80043aa:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	785b      	ldrb	r3, [r3, #1]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 fba9 	bl	8004b08 <RTC_ByteToBcd2>
 80043b6:	4603      	mov	r3, r0
 80043b8:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043ba:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	789b      	ldrb	r3, [r3, #2]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fba1 	bl	8004b08 <RTC_ByteToBcd2>
 80043c6:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043c8:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	78db      	ldrb	r3, [r3, #3]
 80043d0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043d2:	4313      	orrs	r3, r2
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	e018      	b.n	800440a <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d102      	bne.n	80043ec <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2200      	movs	r2, #0
 80043ea:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	785b      	ldrb	r3, [r3, #1]
 80043f6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043f8:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043fe:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	78db      	ldrb	r3, [r3, #3]
 8004404:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004414:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004418:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004428:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6899      	ldr	r1, [r3, #8]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	431a      	orrs	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 fb22 	bl	8004a8c <RTC_ExitInitMode>
 8004448:	4603      	mov	r3, r0
 800444a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	22ff      	movs	r2, #255	; 0xff
 8004452:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d103      	bne.n	8004462 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800446a:	7cfb      	ldrb	r3, [r7, #19]
}
 800446c:	4618      	mov	r0, r3
 800446e:	371c      	adds	r7, #28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd90      	pop	{r4, r7, pc}

08004474 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80044a2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80044a6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	0c1b      	lsrs	r3, r3, #16
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	0a1b      	lsrs	r3, r3, #8
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	0d9b      	lsrs	r3, r3, #22
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d11a      	bne.n	8004522 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fb29 	bl	8004b48 <RTC_Bcd2ToByte>
 80044f6:	4603      	mov	r3, r0
 80044f8:	461a      	mov	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	785b      	ldrb	r3, [r3, #1]
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fb20 	bl	8004b48 <RTC_Bcd2ToByte>
 8004508:	4603      	mov	r3, r0
 800450a:	461a      	mov	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	789b      	ldrb	r3, [r3, #2]
 8004514:	4618      	mov	r0, r3
 8004516:	f000 fb17 	bl	8004b48 <RTC_Bcd2ToByte>
 800451a:	4603      	mov	r3, r0
 800451c:	461a      	mov	r2, r3
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800452c:	b590      	push	{r4, r7, lr}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d101      	bne.n	8004546 <HAL_RTC_SetDate+0x1a>
 8004542:	2302      	movs	r3, #2
 8004544:	e075      	b.n	8004632 <HAL_RTC_SetDate+0x106>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2202      	movs	r2, #2
 8004552:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10e      	bne.n	800457a <HAL_RTC_SetDate+0x4e>
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	785b      	ldrb	r3, [r3, #1]
 8004560:	f003 0310 	and.w	r3, r3, #16
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	785b      	ldrb	r3, [r3, #1]
 800456c:	f023 0310 	bic.w	r3, r3, #16
 8004570:	b2db      	uxtb	r3, r3
 8004572:	330a      	adds	r3, #10
 8004574:	b2da      	uxtb	r2, r3
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d11c      	bne.n	80045ba <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	78db      	ldrb	r3, [r3, #3]
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fabf 	bl	8004b08 <RTC_ByteToBcd2>
 800458a:	4603      	mov	r3, r0
 800458c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	785b      	ldrb	r3, [r3, #1]
 8004592:	4618      	mov	r0, r3
 8004594:	f000 fab8 	bl	8004b08 <RTC_ByteToBcd2>
 8004598:	4603      	mov	r3, r0
 800459a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800459c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	789b      	ldrb	r3, [r3, #2]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fab0 	bl	8004b08 <RTC_ByteToBcd2>
 80045a8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80045aa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	e00e      	b.n	80045d8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	78db      	ldrb	r3, [r3, #3]
 80045be:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	785b      	ldrb	r3, [r3, #1]
 80045c4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045c6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80045cc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045d4:	4313      	orrs	r3, r2
 80045d6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	22ca      	movs	r2, #202	; 0xca
 80045de:	625a      	str	r2, [r3, #36]	; 0x24
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2253      	movs	r2, #83	; 0x53
 80045e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 fa1b 	bl	8004a24 <RTC_EnterInitMode>
 80045ee:	4603      	mov	r3, r0
 80045f0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80045f2:	7cfb      	ldrb	r3, [r7, #19]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d10c      	bne.n	8004612 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004602:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004606:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 fa3f 	bl	8004a8c <RTC_ExitInitMode>
 800460e:	4603      	mov	r3, r0
 8004610:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	22ff      	movs	r2, #255	; 0xff
 8004618:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800461a:	7cfb      	ldrb	r3, [r7, #19]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d103      	bne.n	8004628 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004630:	7cfb      	ldrb	r3, [r7, #19]
}
 8004632:	4618      	mov	r0, r3
 8004634:	371c      	adds	r7, #28
 8004636:	46bd      	mov	sp, r7
 8004638:	bd90      	pop	{r4, r7, pc}

0800463a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b086      	sub	sp, #24
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004650:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004654:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	0c1b      	lsrs	r3, r3, #16
 800465a:	b2da      	uxtb	r2, r3
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	0a1b      	lsrs	r3, r3, #8
 8004664:	b2db      	uxtb	r3, r3
 8004666:	f003 031f 	and.w	r3, r3, #31
 800466a:	b2da      	uxtb	r2, r3
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004678:	b2da      	uxtb	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	0b5b      	lsrs	r3, r3, #13
 8004682:	b2db      	uxtb	r3, r3
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d11a      	bne.n	80046ca <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	78db      	ldrb	r3, [r3, #3]
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fa55 	bl	8004b48 <RTC_Bcd2ToByte>
 800469e:	4603      	mov	r3, r0
 80046a0:	461a      	mov	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	785b      	ldrb	r3, [r3, #1]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fa4c 	bl	8004b48 <RTC_Bcd2ToByte>
 80046b0:	4603      	mov	r3, r0
 80046b2:	461a      	mov	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	789b      	ldrb	r3, [r3, #2]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 fa43 	bl	8004b48 <RTC_Bcd2ToByte>
 80046c2:	4603      	mov	r3, r0
 80046c4:	461a      	mov	r2, r3
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80046d4:	b590      	push	{r4, r7, lr}
 80046d6:	b089      	sub	sp, #36	; 0x24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d101      	bne.n	80046ee <HAL_RTC_SetAlarm_IT+0x1a>
 80046ea:	2302      	movs	r3, #2
 80046ec:	e127      	b.n	800493e <HAL_RTC_SetAlarm_IT+0x26a>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2202      	movs	r2, #2
 80046fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d137      	bne.n	8004774 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d102      	bne.n	8004718 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2200      	movs	r2, #0
 8004716:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 f9f3 	bl	8004b08 <RTC_ByteToBcd2>
 8004722:	4603      	mov	r3, r0
 8004724:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	785b      	ldrb	r3, [r3, #1]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f9ec 	bl	8004b08 <RTC_ByteToBcd2>
 8004730:	4603      	mov	r3, r0
 8004732:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004734:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	789b      	ldrb	r3, [r3, #2]
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f9e4 	bl	8004b08 <RTC_ByteToBcd2>
 8004740:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004742:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	78db      	ldrb	r3, [r3, #3]
 800474a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800474c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004756:	4618      	mov	r0, r3
 8004758:	f000 f9d6 	bl	8004b08 <RTC_ByteToBcd2>
 800475c:	4603      	mov	r3, r0
 800475e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004760:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004768:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800476e:	4313      	orrs	r3, r2
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	e023      	b.n	80047bc <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477e:	2b00      	cmp	r3, #0
 8004780:	d102      	bne.n	8004788 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2200      	movs	r2, #0
 8004786:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	785b      	ldrb	r3, [r3, #1]
 8004792:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004794:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800479a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	78db      	ldrb	r3, [r3, #3]
 80047a0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80047a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80047ac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80047b2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80047b8:	4313      	orrs	r3, r2
 80047ba:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	22ca      	movs	r2, #202	; 0xca
 80047ce:	625a      	str	r2, [r3, #36]	; 0x24
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2253      	movs	r2, #83	; 0x53
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047e0:	d14a      	bne.n	8004878 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689a      	ldr	r2, [r3, #8]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047f0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004802:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8004804:	f7fd fd32 	bl	800226c <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800480a:	e015      	b.n	8004838 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800480c:	f7fd fd2e 	bl	800226c <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800481a:	d90d      	bls.n	8004838 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	22ff      	movs	r2, #255	; 0xff
 8004822:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2203      	movs	r2, #3
 8004828:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e082      	b.n	800493e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0e2      	beq.n	800480c <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004864:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004874:	609a      	str	r2, [r3, #8]
 8004876:	e049      	b.n	800490c <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004886:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	b2da      	uxtb	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004898:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800489a:	f7fd fce7 	bl	800226c <HAL_GetTick>
 800489e:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80048a0:	e015      	b.n	80048ce <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80048a2:	f7fd fce3 	bl	800226c <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048b0:	d90d      	bls.n	80048ce <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	22ff      	movs	r2, #255	; 0xff
 80048b8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2203      	movs	r2, #3
 80048be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e037      	b.n	800493e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0e2      	beq.n	80048a2 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69fa      	ldr	r2, [r7, #28]
 80048e2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689a      	ldr	r2, [r3, #8]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048fa:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689a      	ldr	r2, [r3, #8]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800490a:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800490c:	4b0e      	ldr	r3, [pc, #56]	; (8004948 <HAL_RTC_SetAlarm_IT+0x274>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a0d      	ldr	r2, [pc, #52]	; (8004948 <HAL_RTC_SetAlarm_IT+0x274>)
 8004912:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004916:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RTC_SetAlarm_IT+0x274>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	4a0a      	ldr	r2, [pc, #40]	; (8004948 <HAL_RTC_SetAlarm_IT+0x274>)
 800491e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004922:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	22ff      	movs	r2, #255	; 0xff
 800492a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3724      	adds	r7, #36	; 0x24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd90      	pop	{r4, r7, pc}
 8004946:	bf00      	nop
 8004948:	40010400 	.word	0x40010400

0800494c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004954:	4b1f      	ldr	r3, [pc, #124]	; (80049d4 <HAL_RTC_AlarmIRQHandler+0x88>)
 8004956:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800495a:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d012      	beq.n	8004990 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00b      	beq.n	8004990 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004988:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fb fef6 	bl	800077c <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d012      	beq.n	80049c4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	b2da      	uxtb	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f462 7220 	orn	r2, r2, #640	; 0x280
 80049bc:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f8dc 	bl	8004b7c <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80049cc:	bf00      	nop
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40010400 	.word	0x40010400

080049d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049ee:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80049f0:	f7fd fc3c 	bl	800226c <HAL_GetTick>
 80049f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80049f6:	e009      	b.n	8004a0c <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049f8:	f7fd fc38 	bl	800226c <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a06:	d901      	bls.n	8004a0c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e007      	b.n	8004a1c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0ee      	beq.n	80049f8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d120      	bne.n	8004a80 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f04f 32ff 	mov.w	r2, #4294967295
 8004a46:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004a48:	f7fd fc10 	bl	800226c <HAL_GetTick>
 8004a4c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004a4e:	e00d      	b.n	8004a6c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004a50:	f7fd fc0c 	bl	800226c <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a5e:	d905      	bls.n	8004a6c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2203      	movs	r2, #3
 8004a68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d102      	bne.n	8004a80 <RTC_EnterInitMode+0x5c>
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d1e7      	bne.n	8004a50 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a94:	2300      	movs	r3, #0
 8004a96:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004a98:	4b1a      	ldr	r3, [pc, #104]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	4a19      	ldr	r2, [pc, #100]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004aa4:	4b17      	ldr	r3, [pc, #92]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 0320 	and.w	r3, r3, #32
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10c      	bne.n	8004aca <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff ff91 	bl	80049d8 <HAL_RTC_WaitForSynchro>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01e      	beq.n	8004afa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	73fb      	strb	r3, [r7, #15]
 8004ac8:	e017      	b.n	8004afa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004aca:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	4a0d      	ldr	r2, [pc, #52]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004ad0:	f023 0320 	bic.w	r3, r3, #32
 8004ad4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff ff7e 	bl	80049d8 <HAL_RTC_WaitForSynchro>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d005      	beq.n	8004aee <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004aee:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	4a04      	ldr	r2, [pc, #16]	; (8004b04 <RTC_ExitInitMode+0x78>)
 8004af4:	f043 0320 	orr.w	r3, r3, #32
 8004af8:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	40002800 	.word	0x40002800

08004b08 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	4603      	mov	r3, r0
 8004b10:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004b1a:	e005      	b.n	8004b28 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004b22:	7afb      	ldrb	r3, [r7, #11]
 8004b24:	3b0a      	subs	r3, #10
 8004b26:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004b28:	7afb      	ldrb	r3, [r7, #11]
 8004b2a:	2b09      	cmp	r3, #9
 8004b2c:	d8f6      	bhi.n	8004b1c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	7afb      	ldrb	r3, [r7, #11]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	b2db      	uxtb	r3, r3
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3714      	adds	r7, #20
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	4603      	mov	r3, r0
 8004b50:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8004b52:	79fb      	ldrb	r3, [r7, #7]
 8004b54:	091b      	lsrs	r3, r3, #4
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	0092      	lsls	r2, r2, #2
 8004b5c:	4413      	add	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	f003 030f 	and.w	r3, r3, #15
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	7bfb      	ldrb	r3, [r7, #15]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	b2db      	uxtb	r3, r3
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d101      	bne.n	8004ba2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e049      	b.n	8004c36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d106      	bne.n	8004bbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7fd f86e 	bl	8001c98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3304      	adds	r3, #4
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4610      	mov	r0, r2
 8004bd0:	f001 fa4c 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
	...

08004c40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d001      	beq.n	8004c58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e047      	b.n	8004ce8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a23      	ldr	r2, [pc, #140]	; (8004cf4 <HAL_TIM_Base_Start+0xb4>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d01d      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c72:	d018      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a1f      	ldr	r2, [pc, #124]	; (8004cf8 <HAL_TIM_Base_Start+0xb8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d013      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a1e      	ldr	r2, [pc, #120]	; (8004cfc <HAL_TIM_Base_Start+0xbc>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d00e      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a1c      	ldr	r2, [pc, #112]	; (8004d00 <HAL_TIM_Base_Start+0xc0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d009      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <HAL_TIM_Base_Start+0xc4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d004      	beq.n	8004ca6 <HAL_TIM_Base_Start+0x66>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a19      	ldr	r2, [pc, #100]	; (8004d08 <HAL_TIM_Base_Start+0xc8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d115      	bne.n	8004cd2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	4b17      	ldr	r3, [pc, #92]	; (8004d0c <HAL_TIM_Base_Start+0xcc>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b06      	cmp	r3, #6
 8004cb6:	d015      	beq.n	8004ce4 <HAL_TIM_Base_Start+0xa4>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cbe:	d011      	beq.n	8004ce4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0201 	orr.w	r2, r2, #1
 8004cce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd0:	e008      	b.n	8004ce4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0201 	orr.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
 8004ce2:	e000      	b.n	8004ce6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr
 8004cf4:	40012c00 	.word	0x40012c00
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40013400 	.word	0x40013400
 8004d08:	40014000 	.word	0x40014000
 8004d0c:	00010007 	.word	0x00010007

08004d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d001      	beq.n	8004d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e04f      	b.n	8004dc8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a23      	ldr	r2, [pc, #140]	; (8004dd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d01d      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d52:	d018      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a1f      	ldr	r2, [pc, #124]	; (8004dd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d013      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a1e      	ldr	r2, [pc, #120]	; (8004ddc <HAL_TIM_Base_Start_IT+0xcc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00e      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1c      	ldr	r2, [pc, #112]	; (8004de0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d009      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a1b      	ldr	r2, [pc, #108]	; (8004de4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d004      	beq.n	8004d86 <HAL_TIM_Base_Start_IT+0x76>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a19      	ldr	r2, [pc, #100]	; (8004de8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d115      	bne.n	8004db2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	4b17      	ldr	r3, [pc, #92]	; (8004dec <HAL_TIM_Base_Start_IT+0xdc>)
 8004d8e:	4013      	ands	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b06      	cmp	r3, #6
 8004d96:	d015      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0xb4>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d9e:	d011      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f042 0201 	orr.w	r2, r2, #1
 8004dae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db0:	e008      	b.n	8004dc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
 8004dc2:	e000      	b.n	8004dc6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	40012c00 	.word	0x40012c00
 8004dd8:	40000400 	.word	0x40000400
 8004ddc:	40000800 	.word	0x40000800
 8004de0:	40000c00 	.word	0x40000c00
 8004de4:	40013400 	.word	0x40013400
 8004de8:	40014000 	.word	0x40014000
 8004dec:	00010007 	.word	0x00010007

08004df0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e049      	b.n	8004e96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d106      	bne.n	8004e1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f841 	bl	8004e9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f001 f91c 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ea6:	bf00      	nop
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
	...

08004eb4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
 8004ec0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d109      	bne.n	8004edc <HAL_TIM_PWM_Start_DMA+0x28>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	bf0c      	ite	eq
 8004ed4:	2301      	moveq	r3, #1
 8004ed6:	2300      	movne	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	e03c      	b.n	8004f56 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d109      	bne.n	8004ef6 <HAL_TIM_PWM_Start_DMA+0x42>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	bf0c      	ite	eq
 8004eee:	2301      	moveq	r3, #1
 8004ef0:	2300      	movne	r3, #0
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	e02f      	b.n	8004f56 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	d109      	bne.n	8004f10 <HAL_TIM_PWM_Start_DMA+0x5c>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	bf0c      	ite	eq
 8004f08:	2301      	moveq	r3, #1
 8004f0a:	2300      	movne	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	e022      	b.n	8004f56 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	2b0c      	cmp	r3, #12
 8004f14:	d109      	bne.n	8004f2a <HAL_TIM_PWM_Start_DMA+0x76>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	bf0c      	ite	eq
 8004f22:	2301      	moveq	r3, #1
 8004f24:	2300      	movne	r3, #0
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	e015      	b.n	8004f56 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b10      	cmp	r3, #16
 8004f2e:	d109      	bne.n	8004f44 <HAL_TIM_PWM_Start_DMA+0x90>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	bf0c      	ite	eq
 8004f3c:	2301      	moveq	r3, #1
 8004f3e:	2300      	movne	r3, #0
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	e008      	b.n	8004f56 <HAL_TIM_PWM_Start_DMA+0xa2>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	bf0c      	ite	eq
 8004f50:	2301      	moveq	r3, #1
 8004f52:	2300      	movne	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e1a6      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d109      	bne.n	8004f78 <HAL_TIM_PWM_Start_DMA+0xc4>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	bf0c      	ite	eq
 8004f70:	2301      	moveq	r3, #1
 8004f72:	2300      	movne	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	e03c      	b.n	8004ff2 <HAL_TIM_PWM_Start_DMA+0x13e>
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d109      	bne.n	8004f92 <HAL_TIM_PWM_Start_DMA+0xde>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	bf0c      	ite	eq
 8004f8a:	2301      	moveq	r3, #1
 8004f8c:	2300      	movne	r3, #0
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	e02f      	b.n	8004ff2 <HAL_TIM_PWM_Start_DMA+0x13e>
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b08      	cmp	r3, #8
 8004f96:	d109      	bne.n	8004fac <HAL_TIM_PWM_Start_DMA+0xf8>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	bf0c      	ite	eq
 8004fa4:	2301      	moveq	r3, #1
 8004fa6:	2300      	movne	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	e022      	b.n	8004ff2 <HAL_TIM_PWM_Start_DMA+0x13e>
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2b0c      	cmp	r3, #12
 8004fb0:	d109      	bne.n	8004fc6 <HAL_TIM_PWM_Start_DMA+0x112>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	bf0c      	ite	eq
 8004fbe:	2301      	moveq	r3, #1
 8004fc0:	2300      	movne	r3, #0
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	e015      	b.n	8004ff2 <HAL_TIM_PWM_Start_DMA+0x13e>
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d109      	bne.n	8004fe0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	bf0c      	ite	eq
 8004fd8:	2301      	moveq	r3, #1
 8004fda:	2300      	movne	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	e008      	b.n	8004ff2 <HAL_TIM_PWM_Start_DMA+0x13e>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	bf0c      	ite	eq
 8004fec:	2301      	moveq	r3, #1
 8004fee:	2300      	movne	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d034      	beq.n	8005060 <HAL_TIM_PWM_Start_DMA+0x1ac>
  {
    if ((pData == NULL) && (Length > 0U))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d104      	bne.n	8005006 <HAL_TIM_PWM_Start_DMA+0x152>
 8004ffc:	887b      	ldrh	r3, [r7, #2]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <HAL_TIM_PWM_Start_DMA+0x152>
    {
      return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e152      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d104      	bne.n	8005016 <HAL_TIM_PWM_Start_DMA+0x162>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005014:	e026      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b04      	cmp	r3, #4
 800501a:	d104      	bne.n	8005026 <HAL_TIM_PWM_Start_DMA+0x172>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005024:	e01e      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	2b08      	cmp	r3, #8
 800502a:	d104      	bne.n	8005036 <HAL_TIM_PWM_Start_DMA+0x182>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005034:	e016      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b0c      	cmp	r3, #12
 800503a:	d104      	bne.n	8005046 <HAL_TIM_PWM_Start_DMA+0x192>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2202      	movs	r2, #2
 8005040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005044:	e00e      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b10      	cmp	r3, #16
 800504a:	d104      	bne.n	8005056 <HAL_TIM_PWM_Start_DMA+0x1a2>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005054:	e006      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2202      	movs	r2, #2
 800505a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800505e:	e001      	b.n	8005064 <HAL_TIM_PWM_Start_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e123      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b0c      	cmp	r3, #12
 8005068:	f200 80ae 	bhi.w	80051c8 <HAL_TIM_PWM_Start_DMA+0x314>
 800506c:	a201      	add	r2, pc, #4	; (adr r2, 8005074 <HAL_TIM_PWM_Start_DMA+0x1c0>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	080050a9 	.word	0x080050a9
 8005078:	080051c9 	.word	0x080051c9
 800507c:	080051c9 	.word	0x080051c9
 8005080:	080051c9 	.word	0x080051c9
 8005084:	080050f1 	.word	0x080050f1
 8005088:	080051c9 	.word	0x080051c9
 800508c:	080051c9 	.word	0x080051c9
 8005090:	080051c9 	.word	0x080051c9
 8005094:	08005139 	.word	0x08005139
 8005098:	080051c9 	.word	0x080051c9
 800509c:	080051c9 	.word	0x080051c9
 80050a0:	080051c9 	.word	0x080051c9
 80050a4:	08005181 	.word	0x08005181
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ac:	4a81      	ldr	r2, [pc, #516]	; (80052b4 <HAL_TIM_PWM_Start_DMA+0x400>)
 80050ae:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	4a80      	ldr	r2, [pc, #512]	; (80052b8 <HAL_TIM_PWM_Start_DMA+0x404>)
 80050b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	4a7f      	ldr	r2, [pc, #508]	; (80052bc <HAL_TIM_PWM_Start_DMA+0x408>)
 80050be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	3334      	adds	r3, #52	; 0x34
 80050cc:	461a      	mov	r2, r3
 80050ce:	887b      	ldrh	r3, [r7, #2]
 80050d0:	f7fd faa2 	bl	8002618 <HAL_DMA_Start_IT>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d001      	beq.n	80050de <HAL_TIM_PWM_Start_DMA+0x22a>
      {
        /* Return error status */
        return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e0e6      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ec:	60da      	str	r2, [r3, #12]
      break;
 80050ee:	e06c      	b.n	80051ca <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f4:	4a6f      	ldr	r2, [pc, #444]	; (80052b4 <HAL_TIM_PWM_Start_DMA+0x400>)
 80050f6:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fc:	4a6e      	ldr	r2, [pc, #440]	; (80052b8 <HAL_TIM_PWM_Start_DMA+0x404>)
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005104:	4a6d      	ldr	r2, [pc, #436]	; (80052bc <HAL_TIM_PWM_Start_DMA+0x408>)
 8005106:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3338      	adds	r3, #56	; 0x38
 8005114:	461a      	mov	r2, r3
 8005116:	887b      	ldrh	r3, [r7, #2]
 8005118:	f7fd fa7e 	bl	8002618 <HAL_DMA_Start_IT>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <HAL_TIM_PWM_Start_DMA+0x272>
      {
        /* Return error status */
        return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e0c2      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68da      	ldr	r2, [r3, #12]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005134:	60da      	str	r2, [r3, #12]
      break;
 8005136:	e048      	b.n	80051ca <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513c:	4a5d      	ldr	r2, [pc, #372]	; (80052b4 <HAL_TIM_PWM_Start_DMA+0x400>)
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	4a5c      	ldr	r2, [pc, #368]	; (80052b8 <HAL_TIM_PWM_Start_DMA+0x404>)
 8005146:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514c:	4a5b      	ldr	r2, [pc, #364]	; (80052bc <HAL_TIM_PWM_Start_DMA+0x408>)
 800514e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005154:	6879      	ldr	r1, [r7, #4]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	333c      	adds	r3, #60	; 0x3c
 800515c:	461a      	mov	r2, r3
 800515e:	887b      	ldrh	r3, [r7, #2]
 8005160:	f7fd fa5a 	bl	8002618 <HAL_DMA_Start_IT>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_TIM_PWM_Start_DMA+0x2ba>
      {
        /* Return error status */
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e09e      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68da      	ldr	r2, [r3, #12]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800517c:	60da      	str	r2, [r3, #12]
      break;
 800517e:	e024      	b.n	80051ca <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	4a4b      	ldr	r2, [pc, #300]	; (80052b4 <HAL_TIM_PWM_Start_DMA+0x400>)
 8005186:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518c:	4a4a      	ldr	r2, [pc, #296]	; (80052b8 <HAL_TIM_PWM_Start_DMA+0x404>)
 800518e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005194:	4a49      	ldr	r2, [pc, #292]	; (80052bc <HAL_TIM_PWM_Start_DMA+0x408>)
 8005196:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800519c:	6879      	ldr	r1, [r7, #4]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3340      	adds	r3, #64	; 0x40
 80051a4:	461a      	mov	r2, r3
 80051a6:	887b      	ldrh	r3, [r7, #2]
 80051a8:	f7fd fa36 	bl	8002618 <HAL_DMA_Start_IT>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_TIM_PWM_Start_DMA+0x302>
      {
        /* Return error status */
        return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e07a      	b.n	80052ac <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051c4:	60da      	str	r2, [r3, #12]
      break;
 80051c6:	e000      	b.n	80051ca <HAL_TIM_PWM_Start_DMA+0x316>
    }

    default:
      break;
 80051c8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2201      	movs	r2, #1
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f001 fd08 	bl	8006be8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a38      	ldr	r2, [pc, #224]	; (80052c0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d013      	beq.n	800520a <HAL_TIM_PWM_Start_DMA+0x356>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a37      	ldr	r2, [pc, #220]	; (80052c4 <HAL_TIM_PWM_Start_DMA+0x410>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00e      	beq.n	800520a <HAL_TIM_PWM_Start_DMA+0x356>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a35      	ldr	r2, [pc, #212]	; (80052c8 <HAL_TIM_PWM_Start_DMA+0x414>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIM_PWM_Start_DMA+0x356>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a34      	ldr	r2, [pc, #208]	; (80052cc <HAL_TIM_PWM_Start_DMA+0x418>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIM_PWM_Start_DMA+0x356>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a32      	ldr	r2, [pc, #200]	; (80052d0 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d101      	bne.n	800520e <HAL_TIM_PWM_Start_DMA+0x35a>
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <HAL_TIM_PWM_Start_DMA+0x35c>
 800520e:	2300      	movs	r3, #0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d007      	beq.n	8005224 <HAL_TIM_PWM_Start_DMA+0x370>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005222:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a25      	ldr	r2, [pc, #148]	; (80052c0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d01d      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005236:	d018      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a25      	ldr	r2, [pc, #148]	; (80052d4 <HAL_TIM_PWM_Start_DMA+0x420>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d013      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a24      	ldr	r2, [pc, #144]	; (80052d8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d00e      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a22      	ldr	r2, [pc, #136]	; (80052dc <HAL_TIM_PWM_Start_DMA+0x428>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d009      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1a      	ldr	r2, [pc, #104]	; (80052c4 <HAL_TIM_PWM_Start_DMA+0x410>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d004      	beq.n	800526a <HAL_TIM_PWM_Start_DMA+0x3b6>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a18      	ldr	r2, [pc, #96]	; (80052c8 <HAL_TIM_PWM_Start_DMA+0x414>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d115      	bne.n	8005296 <HAL_TIM_PWM_Start_DMA+0x3e2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	4b1b      	ldr	r3, [pc, #108]	; (80052e0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8005272:	4013      	ands	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2b06      	cmp	r3, #6
 800527a:	d015      	beq.n	80052a8 <HAL_TIM_PWM_Start_DMA+0x3f4>
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005282:	d011      	beq.n	80052a8 <HAL_TIM_PWM_Start_DMA+0x3f4>
    {
      __HAL_TIM_ENABLE(htim);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0201 	orr.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005294:	e008      	b.n	80052a8 <HAL_TIM_PWM_Start_DMA+0x3f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 0201 	orr.w	r2, r2, #1
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	e000      	b.n	80052aa <HAL_TIM_PWM_Start_DMA+0x3f6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3718      	adds	r7, #24
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	08005f5b 	.word	0x08005f5b
 80052b8:	08006003 	.word	0x08006003
 80052bc:	08005ec9 	.word	0x08005ec9
 80052c0:	40012c00 	.word	0x40012c00
 80052c4:	40013400 	.word	0x40013400
 80052c8:	40014000 	.word	0x40014000
 80052cc:	40014400 	.word	0x40014400
 80052d0:	40014800 	.word	0x40014800
 80052d4:	40000400 	.word	0x40000400
 80052d8:	40000800 	.word	0x40000800
 80052dc:	40000c00 	.word	0x40000c00
 80052e0:	00010007 	.word	0x00010007

080052e4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e049      	b.n	800538a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d106      	bne.n	8005310 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f841 	bl	8005392 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2202      	movs	r2, #2
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3304      	adds	r3, #4
 8005320:	4619      	mov	r1, r3
 8005322:	4610      	mov	r0, r2
 8005324:	f000 fea2 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
	...

080053a8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <HAL_TIM_IC_Start_IT+0x1a>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	e023      	b.n	800540a <HAL_TIM_IC_Start_IT+0x62>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b04      	cmp	r3, #4
 80053c6:	d104      	bne.n	80053d2 <HAL_TIM_IC_Start_IT+0x2a>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	e01b      	b.n	800540a <HAL_TIM_IC_Start_IT+0x62>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b08      	cmp	r3, #8
 80053d6:	d104      	bne.n	80053e2 <HAL_TIM_IC_Start_IT+0x3a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	e013      	b.n	800540a <HAL_TIM_IC_Start_IT+0x62>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b0c      	cmp	r3, #12
 80053e6:	d104      	bne.n	80053f2 <HAL_TIM_IC_Start_IT+0x4a>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	e00b      	b.n	800540a <HAL_TIM_IC_Start_IT+0x62>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b10      	cmp	r3, #16
 80053f6:	d104      	bne.n	8005402 <HAL_TIM_IC_Start_IT+0x5a>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	e003      	b.n	800540a <HAL_TIM_IC_Start_IT+0x62>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005408:	b2db      	uxtb	r3, r3
 800540a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d104      	bne.n	800541c <HAL_TIM_IC_Start_IT+0x74>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005418:	b2db      	uxtb	r3, r3
 800541a:	e013      	b.n	8005444 <HAL_TIM_IC_Start_IT+0x9c>
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2b04      	cmp	r3, #4
 8005420:	d104      	bne.n	800542c <HAL_TIM_IC_Start_IT+0x84>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005428:	b2db      	uxtb	r3, r3
 800542a:	e00b      	b.n	8005444 <HAL_TIM_IC_Start_IT+0x9c>
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	2b08      	cmp	r3, #8
 8005430:	d104      	bne.n	800543c <HAL_TIM_IC_Start_IT+0x94>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005438:	b2db      	uxtb	r3, r3
 800543a:	e003      	b.n	8005444 <HAL_TIM_IC_Start_IT+0x9c>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005442:	b2db      	uxtb	r3, r3
 8005444:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d102      	bne.n	8005452 <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800544c:	7bbb      	ldrb	r3, [r7, #14]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d001      	beq.n	8005456 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e0d8      	b.n	8005608 <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d104      	bne.n	8005466 <HAL_TIM_IC_Start_IT+0xbe>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005464:	e023      	b.n	80054ae <HAL_TIM_IC_Start_IT+0x106>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b04      	cmp	r3, #4
 800546a:	d104      	bne.n	8005476 <HAL_TIM_IC_Start_IT+0xce>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2202      	movs	r2, #2
 8005470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005474:	e01b      	b.n	80054ae <HAL_TIM_IC_Start_IT+0x106>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b08      	cmp	r3, #8
 800547a:	d104      	bne.n	8005486 <HAL_TIM_IC_Start_IT+0xde>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2202      	movs	r2, #2
 8005480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005484:	e013      	b.n	80054ae <HAL_TIM_IC_Start_IT+0x106>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b0c      	cmp	r3, #12
 800548a:	d104      	bne.n	8005496 <HAL_TIM_IC_Start_IT+0xee>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2202      	movs	r2, #2
 8005490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005494:	e00b      	b.n	80054ae <HAL_TIM_IC_Start_IT+0x106>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b10      	cmp	r3, #16
 800549a:	d104      	bne.n	80054a6 <HAL_TIM_IC_Start_IT+0xfe>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054a4:	e003      	b.n	80054ae <HAL_TIM_IC_Start_IT+0x106>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d104      	bne.n	80054be <HAL_TIM_IC_Start_IT+0x116>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054bc:	e013      	b.n	80054e6 <HAL_TIM_IC_Start_IT+0x13e>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b04      	cmp	r3, #4
 80054c2:	d104      	bne.n	80054ce <HAL_TIM_IC_Start_IT+0x126>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054cc:	e00b      	b.n	80054e6 <HAL_TIM_IC_Start_IT+0x13e>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b08      	cmp	r3, #8
 80054d2:	d104      	bne.n	80054de <HAL_TIM_IC_Start_IT+0x136>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054dc:	e003      	b.n	80054e6 <HAL_TIM_IC_Start_IT+0x13e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b0c      	cmp	r3, #12
 80054ea:	d841      	bhi.n	8005570 <HAL_TIM_IC_Start_IT+0x1c8>
 80054ec:	a201      	add	r2, pc, #4	; (adr r2, 80054f4 <HAL_TIM_IC_Start_IT+0x14c>)
 80054ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f2:	bf00      	nop
 80054f4:	08005529 	.word	0x08005529
 80054f8:	08005571 	.word	0x08005571
 80054fc:	08005571 	.word	0x08005571
 8005500:	08005571 	.word	0x08005571
 8005504:	0800553b 	.word	0x0800553b
 8005508:	08005571 	.word	0x08005571
 800550c:	08005571 	.word	0x08005571
 8005510:	08005571 	.word	0x08005571
 8005514:	0800554d 	.word	0x0800554d
 8005518:	08005571 	.word	0x08005571
 800551c:	08005571 	.word	0x08005571
 8005520:	08005571 	.word	0x08005571
 8005524:	0800555f 	.word	0x0800555f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68da      	ldr	r2, [r3, #12]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0202 	orr.w	r2, r2, #2
 8005536:	60da      	str	r2, [r3, #12]
      break;
 8005538:	e01b      	b.n	8005572 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f042 0204 	orr.w	r2, r2, #4
 8005548:	60da      	str	r2, [r3, #12]
      break;
 800554a:	e012      	b.n	8005572 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 0208 	orr.w	r2, r2, #8
 800555a:	60da      	str	r2, [r3, #12]
      break;
 800555c:	e009      	b.n	8005572 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f042 0210 	orr.w	r2, r2, #16
 800556c:	60da      	str	r2, [r3, #12]
      break;
 800556e:	e000      	b.n	8005572 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8005570:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2201      	movs	r2, #1
 8005578:	6839      	ldr	r1, [r7, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f001 fb34 	bl	8006be8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a22      	ldr	r2, [pc, #136]	; (8005610 <HAL_TIM_IC_Start_IT+0x268>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01d      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005592:	d018      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a1e      	ldr	r2, [pc, #120]	; (8005614 <HAL_TIM_IC_Start_IT+0x26c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d013      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a1d      	ldr	r2, [pc, #116]	; (8005618 <HAL_TIM_IC_Start_IT+0x270>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00e      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1b      	ldr	r2, [pc, #108]	; (800561c <HAL_TIM_IC_Start_IT+0x274>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d009      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1a      	ldr	r2, [pc, #104]	; (8005620 <HAL_TIM_IC_Start_IT+0x278>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d004      	beq.n	80055c6 <HAL_TIM_IC_Start_IT+0x21e>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a18      	ldr	r2, [pc, #96]	; (8005624 <HAL_TIM_IC_Start_IT+0x27c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d115      	bne.n	80055f2 <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	4b16      	ldr	r3, [pc, #88]	; (8005628 <HAL_TIM_IC_Start_IT+0x280>)
 80055ce:	4013      	ands	r3, r2
 80055d0:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b06      	cmp	r3, #6
 80055d6:	d015      	beq.n	8005604 <HAL_TIM_IC_Start_IT+0x25c>
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055de:	d011      	beq.n	8005604 <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f042 0201 	orr.w	r2, r2, #1
 80055ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055f0:	e008      	b.n	8005604 <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0201 	orr.w	r2, r2, #1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	e000      	b.n	8005606 <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005604:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40012c00 	.word	0x40012c00
 8005614:	40000400 	.word	0x40000400
 8005618:	40000800 	.word	0x40000800
 800561c:	40000c00 	.word	0x40000c00
 8005620:	40013400 	.word	0x40013400
 8005624:	40014000 	.word	0x40014000
 8005628:	00010007 	.word	0x00010007

0800562c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b02      	cmp	r3, #2
 8005640:	d122      	bne.n	8005688 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b02      	cmp	r3, #2
 800564e:	d11b      	bne.n	8005688 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f06f 0202 	mvn.w	r2, #2
 8005658:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	f003 0303 	and.w	r3, r3, #3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fb f8a6 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 8005674:	e005      	b.n	8005682 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 fbe8 	bl	8005e4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 fbef 	bl	8005e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b04      	cmp	r3, #4
 8005694:	d122      	bne.n	80056dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f003 0304 	and.w	r3, r3, #4
 80056a0:	2b04      	cmp	r3, #4
 80056a2:	d11b      	bne.n	80056dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0204 	mvn.w	r2, #4
 80056ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7fb f87c 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 80056c8:	e005      	b.n	80056d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 fbbe 	bl	8005e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 fbc5 	bl	8005e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d122      	bne.n	8005730 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0308 	and.w	r3, r3, #8
 80056f4:	2b08      	cmp	r3, #8
 80056f6:	d11b      	bne.n	8005730 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0208 	mvn.w	r2, #8
 8005700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2204      	movs	r2, #4
 8005706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	f003 0303 	and.w	r3, r3, #3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7fb f852 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 800571c:	e005      	b.n	800572a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fb94 	bl	8005e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 fb9b 	bl	8005e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f003 0310 	and.w	r3, r3, #16
 800573a:	2b10      	cmp	r3, #16
 800573c:	d122      	bne.n	8005784 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	2b10      	cmp	r3, #16
 800574a:	d11b      	bne.n	8005784 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0210 	mvn.w	r2, #16
 8005754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2208      	movs	r2, #8
 800575a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fb f828 	bl	80007c0 <HAL_TIM_IC_CaptureCallback>
 8005770:	e005      	b.n	800577e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fb6a 	bl	8005e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fb71 	bl	8005e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b01      	cmp	r3, #1
 8005790:	d10e      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	2b01      	cmp	r3, #1
 800579e:	d107      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f06f 0201 	mvn.w	r2, #1
 80057a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7fb f828 	bl	8000800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ba:	2b80      	cmp	r3, #128	; 0x80
 80057bc:	d10e      	bne.n	80057dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c8:	2b80      	cmp	r3, #128	; 0x80
 80057ca:	d107      	bne.n	80057dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f001 fabe 	bl	8006d58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ea:	d10e      	bne.n	800580a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f6:	2b80      	cmp	r3, #128	; 0x80
 80057f8:	d107      	bne.n	800580a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f001 fab1 	bl	8006d6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005814:	2b40      	cmp	r3, #64	; 0x40
 8005816:	d10e      	bne.n	8005836 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005822:	2b40      	cmp	r3, #64	; 0x40
 8005824:	d107      	bne.n	8005836 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800582e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 fb29 	bl	8005e88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	f003 0320 	and.w	r3, r3, #32
 8005840:	2b20      	cmp	r3, #32
 8005842:	d10e      	bne.n	8005862 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f003 0320 	and.w	r3, r3, #32
 800584e:	2b20      	cmp	r3, #32
 8005850:	d107      	bne.n	8005862 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f06f 0220 	mvn.w	r2, #32
 800585a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f001 fa71 	bl	8006d44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005862:	bf00      	nop
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b084      	sub	sp, #16
 800586e:	af00      	add	r7, sp, #0
 8005870:	60f8      	str	r0, [r7, #12]
 8005872:	60b9      	str	r1, [r7, #8]
 8005874:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005880:	2302      	movs	r3, #2
 8005882:	e082      	b.n	800598a <HAL_TIM_IC_ConfigChannel+0x120>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d11b      	bne.n	80058ca <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	6819      	ldr	r1, [r3, #0]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	685a      	ldr	r2, [r3, #4]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f000 ffe3 	bl	800686c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699a      	ldr	r2, [r3, #24]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f022 020c 	bic.w	r2, r2, #12
 80058b4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	6999      	ldr	r1, [r3, #24]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	430a      	orrs	r2, r1
 80058c6:	619a      	str	r2, [r3, #24]
 80058c8:	e05a      	b.n	8005980 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b04      	cmp	r3, #4
 80058ce:	d11c      	bne.n	800590a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	6819      	ldr	r1, [r3, #0]
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f001 f861 	bl	80069a6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	699a      	ldr	r2, [r3, #24]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80058f2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6999      	ldr	r1, [r3, #24]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	021a      	lsls	r2, r3, #8
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	619a      	str	r2, [r3, #24]
 8005908:	e03a      	b.n	8005980 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b08      	cmp	r3, #8
 800590e:	d11b      	bne.n	8005948 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6818      	ldr	r0, [r3, #0]
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	6819      	ldr	r1, [r3, #0]
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f001 f8ae 	bl	8006a80 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69da      	ldr	r2, [r3, #28]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 020c 	bic.w	r2, r2, #12
 8005932:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	69d9      	ldr	r1, [r3, #28]
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	61da      	str	r2, [r3, #28]
 8005946:	e01b      	b.n	8005980 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6818      	ldr	r0, [r3, #0]
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	6819      	ldr	r1, [r3, #0]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f001 f8ce 	bl	8006af8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	69da      	ldr	r2, [r3, #28]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800596a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69d9      	ldr	r1, [r3, #28]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	021a      	lsls	r2, r3, #8
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d101      	bne.n	80059ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80059aa:	2302      	movs	r3, #2
 80059ac:	e0fd      	b.n	8005baa <HAL_TIM_PWM_ConfigChannel+0x216>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b14      	cmp	r3, #20
 80059ba:	f200 80f0 	bhi.w	8005b9e <HAL_TIM_PWM_ConfigChannel+0x20a>
 80059be:	a201      	add	r2, pc, #4	; (adr r2, 80059c4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80059c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c4:	08005a19 	.word	0x08005a19
 80059c8:	08005b9f 	.word	0x08005b9f
 80059cc:	08005b9f 	.word	0x08005b9f
 80059d0:	08005b9f 	.word	0x08005b9f
 80059d4:	08005a59 	.word	0x08005a59
 80059d8:	08005b9f 	.word	0x08005b9f
 80059dc:	08005b9f 	.word	0x08005b9f
 80059e0:	08005b9f 	.word	0x08005b9f
 80059e4:	08005a9b 	.word	0x08005a9b
 80059e8:	08005b9f 	.word	0x08005b9f
 80059ec:	08005b9f 	.word	0x08005b9f
 80059f0:	08005b9f 	.word	0x08005b9f
 80059f4:	08005adb 	.word	0x08005adb
 80059f8:	08005b9f 	.word	0x08005b9f
 80059fc:	08005b9f 	.word	0x08005b9f
 8005a00:	08005b9f 	.word	0x08005b9f
 8005a04:	08005b1d 	.word	0x08005b1d
 8005a08:	08005b9f 	.word	0x08005b9f
 8005a0c:	08005b9f 	.word	0x08005b9f
 8005a10:	08005b9f 	.word	0x08005b9f
 8005a14:	08005b5d 	.word	0x08005b5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68b9      	ldr	r1, [r7, #8]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fbbe 	bl	80061a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699a      	ldr	r2, [r3, #24]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0208 	orr.w	r2, r2, #8
 8005a32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699a      	ldr	r2, [r3, #24]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0204 	bic.w	r2, r2, #4
 8005a42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6999      	ldr	r1, [r3, #24]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	691a      	ldr	r2, [r3, #16]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	619a      	str	r2, [r3, #24]
      break;
 8005a56:	e0a3      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68b9      	ldr	r1, [r7, #8]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fc2e 	bl	80062c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699a      	ldr	r2, [r3, #24]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699a      	ldr	r2, [r3, #24]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6999      	ldr	r1, [r3, #24]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	021a      	lsls	r2, r3, #8
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	619a      	str	r2, [r3, #24]
      break;
 8005a98:	e082      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68b9      	ldr	r1, [r7, #8]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f000 fc97 	bl	80063d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	69da      	ldr	r2, [r3, #28]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f042 0208 	orr.w	r2, r2, #8
 8005ab4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	69da      	ldr	r2, [r3, #28]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0204 	bic.w	r2, r2, #4
 8005ac4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	69d9      	ldr	r1, [r3, #28]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	691a      	ldr	r2, [r3, #16]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	61da      	str	r2, [r3, #28]
      break;
 8005ad8:	e062      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68b9      	ldr	r1, [r7, #8]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f000 fcff 	bl	80064e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69da      	ldr	r2, [r3, #28]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	69da      	ldr	r2, [r3, #28]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	69d9      	ldr	r1, [r3, #28]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	021a      	lsls	r2, r3, #8
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	61da      	str	r2, [r3, #28]
      break;
 8005b1a:	e041      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fd48 	bl	80065b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0208 	orr.w	r2, r2, #8
 8005b36:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0204 	bic.w	r2, r2, #4
 8005b46:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691a      	ldr	r2, [r3, #16]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b5a:	e021      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fd8c 	bl	8006680 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b76:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b86:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	021a      	lsls	r2, r3, #8
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b9c:	e000      	b.n	8005ba0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005b9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop

08005bb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_TIM_ConfigClockSource+0x18>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	e0b5      	b.n	8005d38 <HAL_TIM_ConfigClockSource+0x184>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bf6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c08:	d03e      	beq.n	8005c88 <HAL_TIM_ConfigClockSource+0xd4>
 8005c0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c0e:	f200 8087 	bhi.w	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c16:	f000 8085 	beq.w	8005d24 <HAL_TIM_ConfigClockSource+0x170>
 8005c1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c1e:	d87f      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c20:	2b70      	cmp	r3, #112	; 0x70
 8005c22:	d01a      	beq.n	8005c5a <HAL_TIM_ConfigClockSource+0xa6>
 8005c24:	2b70      	cmp	r3, #112	; 0x70
 8005c26:	d87b      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c28:	2b60      	cmp	r3, #96	; 0x60
 8005c2a:	d050      	beq.n	8005cce <HAL_TIM_ConfigClockSource+0x11a>
 8005c2c:	2b60      	cmp	r3, #96	; 0x60
 8005c2e:	d877      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c30:	2b50      	cmp	r3, #80	; 0x50
 8005c32:	d03c      	beq.n	8005cae <HAL_TIM_ConfigClockSource+0xfa>
 8005c34:	2b50      	cmp	r3, #80	; 0x50
 8005c36:	d873      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c38:	2b40      	cmp	r3, #64	; 0x40
 8005c3a:	d058      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0x13a>
 8005c3c:	2b40      	cmp	r3, #64	; 0x40
 8005c3e:	d86f      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c40:	2b30      	cmp	r3, #48	; 0x30
 8005c42:	d064      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x15a>
 8005c44:	2b30      	cmp	r3, #48	; 0x30
 8005c46:	d86b      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d060      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x15a>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d867      	bhi.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d05c      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x15a>
 8005c54:	2b10      	cmp	r3, #16
 8005c56:	d05a      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005c58:	e062      	b.n	8005d20 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6818      	ldr	r0, [r3, #0]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	6899      	ldr	r1, [r3, #8]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f000 ff9d 	bl	8006ba8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c7c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	609a      	str	r2, [r3, #8]
      break;
 8005c86:	e04e      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	6899      	ldr	r1, [r3, #8]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f000 ff86 	bl	8006ba8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005caa:	609a      	str	r2, [r3, #8]
      break;
 8005cac:	e03b      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	6859      	ldr	r1, [r3, #4]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f000 fe44 	bl	8006948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2150      	movs	r1, #80	; 0x50
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 ff53 	bl	8006b72 <TIM_ITRx_SetConfig>
      break;
 8005ccc:	e02b      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	6859      	ldr	r1, [r3, #4]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	461a      	mov	r2, r3
 8005cdc:	f000 fea0 	bl	8006a20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2160      	movs	r1, #96	; 0x60
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 ff43 	bl	8006b72 <TIM_ITRx_SetConfig>
      break;
 8005cec:	e01b      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6818      	ldr	r0, [r3, #0]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6859      	ldr	r1, [r3, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	f000 fe24 	bl	8006948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2140      	movs	r1, #64	; 0x40
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 ff33 	bl	8006b72 <TIM_ITRx_SetConfig>
      break;
 8005d0c:	e00b      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4619      	mov	r1, r3
 8005d18:	4610      	mov	r0, r2
 8005d1a:	f000 ff2a 	bl	8006b72 <TIM_ITRx_SetConfig>
        break;
 8005d1e:	e002      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005d20:	bf00      	nop
 8005d22:	e000      	b.n	8005d26 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005d24:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d101      	bne.n	8005d58 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005d54:	2302      	movs	r3, #2
 8005d56:	e031      	b.n	8005dbc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005d68:	6839      	ldr	r1, [r7, #0]
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 fcee 	bl	800674c <TIM_SlaveTimer_SetConfig>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d009      	beq.n	8005d8a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e018      	b.n	8005dbc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d98:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68da      	ldr	r2, [r3, #12]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005da8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60fb      	str	r3, [r7, #12]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b0c      	cmp	r3, #12
 8005dd6:	d831      	bhi.n	8005e3c <HAL_TIM_ReadCapturedValue+0x78>
 8005dd8:	a201      	add	r2, pc, #4	; (adr r2, 8005de0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dde:	bf00      	nop
 8005de0:	08005e15 	.word	0x08005e15
 8005de4:	08005e3d 	.word	0x08005e3d
 8005de8:	08005e3d 	.word	0x08005e3d
 8005dec:	08005e3d 	.word	0x08005e3d
 8005df0:	08005e1f 	.word	0x08005e1f
 8005df4:	08005e3d 	.word	0x08005e3d
 8005df8:	08005e3d 	.word	0x08005e3d
 8005dfc:	08005e3d 	.word	0x08005e3d
 8005e00:	08005e29 	.word	0x08005e29
 8005e04:	08005e3d 	.word	0x08005e3d
 8005e08:	08005e3d 	.word	0x08005e3d
 8005e0c:	08005e3d 	.word	0x08005e3d
 8005e10:	08005e33 	.word	0x08005e33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1a:	60fb      	str	r3, [r7, #12]

      break;
 8005e1c:	e00f      	b.n	8005e3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e24:	60fb      	str	r3, [r7, #12]

      break;
 8005e26:	e00a      	b.n	8005e3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e2e:	60fb      	str	r3, [r7, #12]

      break;
 8005e30:	e005      	b.n	8005e3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e38:	60fb      	str	r3, [r7, #12]

      break;
 8005e3a:	e000      	b.n	8005e3e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005e3c:	bf00      	nop
  }

  return tmpreg;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	7f1b      	ldrb	r3, [r3, #28]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d107      	bne.n	8005ef0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eee:	e02a      	b.n	8005f46 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d107      	bne.n	8005f0a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2202      	movs	r2, #2
 8005efe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f08:	e01d      	b.n	8005f46 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d107      	bne.n	8005f24 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2204      	movs	r2, #4
 8005f18:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f22:	e010      	b.n	8005f46 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d107      	bne.n	8005f3e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2208      	movs	r2, #8
 8005f32:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f3c:	e003      	b.n	8005f46 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f7ff ffa8 	bl	8005e9c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	771a      	strb	r2, [r3, #28]
}
 8005f52:	bf00      	nop
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f66:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d10b      	bne.n	8005f8a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2201      	movs	r2, #1
 8005f76:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d136      	bne.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f88:	e031      	b.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d10b      	bne.n	8005fac <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2202      	movs	r2, #2
 8005f98:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d125      	bne.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005faa:	e020      	b.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d10b      	bne.n	8005fce <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2204      	movs	r2, #4
 8005fba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d114      	bne.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fcc:	e00f      	b.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d10a      	bne.n	8005fee <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2208      	movs	r2, #8
 8005fdc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d103      	bne.n	8005fee <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff ff36 	bl	8005e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	771a      	strb	r2, [r3, #28]
}
 8005ffa:	bf00      	nop
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	429a      	cmp	r2, r3
 8006018:	d103      	bne.n	8006022 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	771a      	strb	r2, [r3, #28]
 8006020:	e019      	b.n	8006056 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	429a      	cmp	r2, r3
 800602a:	d103      	bne.n	8006034 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2202      	movs	r2, #2
 8006030:	771a      	strb	r2, [r3, #28]
 8006032:	e010      	b.n	8006056 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	429a      	cmp	r2, r3
 800603c:	d103      	bne.n	8006046 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2204      	movs	r2, #4
 8006042:	771a      	strb	r2, [r3, #28]
 8006044:	e007      	b.n	8006056 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	429a      	cmp	r2, r3
 800604e:	d102      	bne.n	8006056 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2208      	movs	r2, #8
 8006054:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff ff0c 	bl	8005e74 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	771a      	strb	r2, [r3, #28]
}
 8006062:	bf00      	nop
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a40      	ldr	r2, [pc, #256]	; (8006180 <TIM_Base_SetConfig+0x114>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d013      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608a:	d00f      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a3d      	ldr	r2, [pc, #244]	; (8006184 <TIM_Base_SetConfig+0x118>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d00b      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a3c      	ldr	r2, [pc, #240]	; (8006188 <TIM_Base_SetConfig+0x11c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d007      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a3b      	ldr	r2, [pc, #236]	; (800618c <TIM_Base_SetConfig+0x120>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d003      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a3a      	ldr	r2, [pc, #232]	; (8006190 <TIM_Base_SetConfig+0x124>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d108      	bne.n	80060be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a2f      	ldr	r2, [pc, #188]	; (8006180 <TIM_Base_SetConfig+0x114>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d01f      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060cc:	d01b      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a2c      	ldr	r2, [pc, #176]	; (8006184 <TIM_Base_SetConfig+0x118>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d017      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a2b      	ldr	r2, [pc, #172]	; (8006188 <TIM_Base_SetConfig+0x11c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d013      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a2a      	ldr	r2, [pc, #168]	; (800618c <TIM_Base_SetConfig+0x120>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00f      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a29      	ldr	r2, [pc, #164]	; (8006190 <TIM_Base_SetConfig+0x124>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00b      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a28      	ldr	r2, [pc, #160]	; (8006194 <TIM_Base_SetConfig+0x128>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d007      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a27      	ldr	r2, [pc, #156]	; (8006198 <TIM_Base_SetConfig+0x12c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d003      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a26      	ldr	r2, [pc, #152]	; (800619c <TIM_Base_SetConfig+0x130>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d108      	bne.n	8006118 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800610c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	4313      	orrs	r3, r2
 8006124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a10      	ldr	r2, [pc, #64]	; (8006180 <TIM_Base_SetConfig+0x114>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00f      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a12      	ldr	r2, [pc, #72]	; (8006190 <TIM_Base_SetConfig+0x124>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00b      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a11      	ldr	r2, [pc, #68]	; (8006194 <TIM_Base_SetConfig+0x128>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a10      	ldr	r2, [pc, #64]	; (8006198 <TIM_Base_SetConfig+0x12c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a0f      	ldr	r2, [pc, #60]	; (800619c <TIM_Base_SetConfig+0x130>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d103      	bne.n	800616c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	691a      	ldr	r2, [r3, #16]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	615a      	str	r2, [r3, #20]
}
 8006172:	bf00      	nop
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40000400 	.word	0x40000400
 8006188:	40000800 	.word	0x40000800
 800618c:	40000c00 	.word	0x40000c00
 8006190:	40013400 	.word	0x40013400
 8006194:	40014000 	.word	0x40014000
 8006198:	40014400 	.word	0x40014400
 800619c:	40014800 	.word	0x40014800

080061a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0303 	bic.w	r3, r3, #3
 80061da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f023 0302 	bic.w	r3, r3, #2
 80061ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a2c      	ldr	r2, [pc, #176]	; (80062ac <TIM_OC1_SetConfig+0x10c>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00f      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a2b      	ldr	r2, [pc, #172]	; (80062b0 <TIM_OC1_SetConfig+0x110>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00b      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a2a      	ldr	r2, [pc, #168]	; (80062b4 <TIM_OC1_SetConfig+0x114>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d007      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a29      	ldr	r2, [pc, #164]	; (80062b8 <TIM_OC1_SetConfig+0x118>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a28      	ldr	r2, [pc, #160]	; (80062bc <TIM_OC1_SetConfig+0x11c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d10c      	bne.n	800623a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f023 0308 	bic.w	r3, r3, #8
 8006226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f023 0304 	bic.w	r3, r3, #4
 8006238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a1b      	ldr	r2, [pc, #108]	; (80062ac <TIM_OC1_SetConfig+0x10c>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00f      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a1a      	ldr	r2, [pc, #104]	; (80062b0 <TIM_OC1_SetConfig+0x110>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00b      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a19      	ldr	r2, [pc, #100]	; (80062b4 <TIM_OC1_SetConfig+0x114>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d007      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a18      	ldr	r2, [pc, #96]	; (80062b8 <TIM_OC1_SetConfig+0x118>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a17      	ldr	r2, [pc, #92]	; (80062bc <TIM_OC1_SetConfig+0x11c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d111      	bne.n	8006286 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	621a      	str	r2, [r3, #32]
}
 80062a0:	bf00      	nop
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40013400 	.word	0x40013400
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400
 80062bc:	40014800 	.word	0x40014800

080062c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	f023 0210 	bic.w	r2, r3, #16
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	4313      	orrs	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f023 0320 	bic.w	r3, r3, #32
 800630e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	4313      	orrs	r3, r2
 800631a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a28      	ldr	r2, [pc, #160]	; (80063c0 <TIM_OC2_SetConfig+0x100>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d003      	beq.n	800632c <TIM_OC2_SetConfig+0x6c>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a27      	ldr	r2, [pc, #156]	; (80063c4 <TIM_OC2_SetConfig+0x104>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d10d      	bne.n	8006348 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006346:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a1d      	ldr	r2, [pc, #116]	; (80063c0 <TIM_OC2_SetConfig+0x100>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00f      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a1c      	ldr	r2, [pc, #112]	; (80063c4 <TIM_OC2_SetConfig+0x104>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00b      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a1b      	ldr	r2, [pc, #108]	; (80063c8 <TIM_OC2_SetConfig+0x108>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d007      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a1a      	ldr	r2, [pc, #104]	; (80063cc <TIM_OC2_SetConfig+0x10c>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d003      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a19      	ldr	r2, [pc, #100]	; (80063d0 <TIM_OC2_SetConfig+0x110>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d113      	bne.n	8006398 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800637e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	4313      	orrs	r3, r2
 800638a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	621a      	str	r2, [r3, #32]
}
 80063b2:	bf00      	nop
 80063b4:	371c      	adds	r7, #28
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40013400 	.word	0x40013400
 80063c8:	40014000 	.word	0x40014000
 80063cc:	40014400 	.word	0x40014400
 80063d0:	40014800 	.word	0x40014800

080063d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f023 0303 	bic.w	r3, r3, #3
 800640e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	021b      	lsls	r3, r3, #8
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a27      	ldr	r2, [pc, #156]	; (80064d0 <TIM_OC3_SetConfig+0xfc>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d003      	beq.n	800643e <TIM_OC3_SetConfig+0x6a>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a26      	ldr	r2, [pc, #152]	; (80064d4 <TIM_OC3_SetConfig+0x100>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d10d      	bne.n	800645a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	021b      	lsls	r3, r3, #8
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	4313      	orrs	r3, r2
 8006450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a1c      	ldr	r2, [pc, #112]	; (80064d0 <TIM_OC3_SetConfig+0xfc>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00f      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a1b      	ldr	r2, [pc, #108]	; (80064d4 <TIM_OC3_SetConfig+0x100>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00b      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a1a      	ldr	r2, [pc, #104]	; (80064d8 <TIM_OC3_SetConfig+0x104>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d007      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a19      	ldr	r2, [pc, #100]	; (80064dc <TIM_OC3_SetConfig+0x108>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d003      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a18      	ldr	r2, [pc, #96]	; (80064e0 <TIM_OC3_SetConfig+0x10c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d113      	bne.n	80064aa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	011b      	lsls	r3, r3, #4
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	621a      	str	r2, [r3, #32]
}
 80064c4:	bf00      	nop
 80064c6:	371c      	adds	r7, #28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr
 80064d0:	40012c00 	.word	0x40012c00
 80064d4:	40013400 	.word	0x40013400
 80064d8:	40014000 	.word	0x40014000
 80064dc:	40014400 	.word	0x40014400
 80064e0:	40014800 	.word	0x40014800

080064e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800651e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	4313      	orrs	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	031b      	lsls	r3, r3, #12
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	4313      	orrs	r3, r2
 800653e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a18      	ldr	r2, [pc, #96]	; (80065a4 <TIM_OC4_SetConfig+0xc0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00f      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a17      	ldr	r2, [pc, #92]	; (80065a8 <TIM_OC4_SetConfig+0xc4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00b      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a16      	ldr	r2, [pc, #88]	; (80065ac <TIM_OC4_SetConfig+0xc8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a15      	ldr	r2, [pc, #84]	; (80065b0 <TIM_OC4_SetConfig+0xcc>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a14      	ldr	r2, [pc, #80]	; (80065b4 <TIM_OC4_SetConfig+0xd0>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d109      	bne.n	800657c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800656e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	019b      	lsls	r3, r3, #6
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40012c00 	.word	0x40012c00
 80065a8:	40013400 	.word	0x40013400
 80065ac:	40014000 	.word	0x40014000
 80065b0:	40014400 	.word	0x40014400
 80065b4:	40014800 	.word	0x40014800

080065b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a1b      	ldr	r3, [r3, #32]
 80065c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a1b      	ldr	r3, [r3, #32]
 80065d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	041b      	lsls	r3, r3, #16
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a17      	ldr	r2, [pc, #92]	; (800666c <TIM_OC5_SetConfig+0xb4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00f      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a16      	ldr	r2, [pc, #88]	; (8006670 <TIM_OC5_SetConfig+0xb8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00b      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a15      	ldr	r2, [pc, #84]	; (8006674 <TIM_OC5_SetConfig+0xbc>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d007      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a14      	ldr	r2, [pc, #80]	; (8006678 <TIM_OC5_SetConfig+0xc0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d003      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a13      	ldr	r2, [pc, #76]	; (800667c <TIM_OC5_SetConfig+0xc4>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d109      	bne.n	8006646 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006638:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	021b      	lsls	r3, r3, #8
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	4313      	orrs	r3, r2
 8006644:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	621a      	str	r2, [r3, #32]
}
 8006660:	bf00      	nop
 8006662:	371c      	adds	r7, #28
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	40012c00 	.word	0x40012c00
 8006670:	40013400 	.word	0x40013400
 8006674:	40014000 	.word	0x40014000
 8006678:	40014400 	.word	0x40014400
 800667c:	40014800 	.word	0x40014800

08006680 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	021b      	lsls	r3, r3, #8
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	051b      	lsls	r3, r3, #20
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a18      	ldr	r2, [pc, #96]	; (8006738 <TIM_OC6_SetConfig+0xb8>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00f      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a17      	ldr	r2, [pc, #92]	; (800673c <TIM_OC6_SetConfig+0xbc>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d00b      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a16      	ldr	r2, [pc, #88]	; (8006740 <TIM_OC6_SetConfig+0xc0>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d007      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a15      	ldr	r2, [pc, #84]	; (8006744 <TIM_OC6_SetConfig+0xc4>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a14      	ldr	r2, [pc, #80]	; (8006748 <TIM_OC6_SetConfig+0xc8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d109      	bne.n	8006710 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006702:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	029b      	lsls	r3, r3, #10
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	621a      	str	r2, [r3, #32]
}
 800672a:	bf00      	nop
 800672c:	371c      	adds	r7, #28
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	40012c00 	.word	0x40012c00
 800673c:	40013400 	.word	0x40013400
 8006740:	40014000 	.word	0x40014000
 8006744:	40014400 	.word	0x40014400
 8006748:	40014800 	.word	0x40014800

0800674c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006764:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	697a      	ldr	r2, [r7, #20]
 800676c:	4313      	orrs	r3, r2
 800676e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006776:	f023 0307 	bic.w	r3, r3, #7
 800677a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	4313      	orrs	r3, r2
 8006784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b70      	cmp	r3, #112	; 0x70
 8006794:	d01a      	beq.n	80067cc <TIM_SlaveTimer_SetConfig+0x80>
 8006796:	2b70      	cmp	r3, #112	; 0x70
 8006798:	d860      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 800679a:	2b60      	cmp	r3, #96	; 0x60
 800679c:	d054      	beq.n	8006848 <TIM_SlaveTimer_SetConfig+0xfc>
 800679e:	2b60      	cmp	r3, #96	; 0x60
 80067a0:	d85c      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 80067a2:	2b50      	cmp	r3, #80	; 0x50
 80067a4:	d046      	beq.n	8006834 <TIM_SlaveTimer_SetConfig+0xe8>
 80067a6:	2b50      	cmp	r3, #80	; 0x50
 80067a8:	d858      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 80067aa:	2b40      	cmp	r3, #64	; 0x40
 80067ac:	d019      	beq.n	80067e2 <TIM_SlaveTimer_SetConfig+0x96>
 80067ae:	2b40      	cmp	r3, #64	; 0x40
 80067b0:	d854      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 80067b2:	2b30      	cmp	r3, #48	; 0x30
 80067b4:	d054      	beq.n	8006860 <TIM_SlaveTimer_SetConfig+0x114>
 80067b6:	2b30      	cmp	r3, #48	; 0x30
 80067b8:	d850      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	d050      	beq.n	8006860 <TIM_SlaveTimer_SetConfig+0x114>
 80067be:	2b20      	cmp	r3, #32
 80067c0:	d84c      	bhi.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d04c      	beq.n	8006860 <TIM_SlaveTimer_SetConfig+0x114>
 80067c6:	2b10      	cmp	r3, #16
 80067c8:	d04a      	beq.n	8006860 <TIM_SlaveTimer_SetConfig+0x114>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80067ca:	e047      	b.n	800685c <TIM_SlaveTimer_SetConfig+0x110>
      TIM_ETR_SetConfig(htim->Instance,
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6818      	ldr	r0, [r3, #0]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	68d9      	ldr	r1, [r3, #12]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	f000 f9e4 	bl	8006ba8 <TIM_ETR_SetConfig>
      break;
 80067e0:	e03f      	b.n	8006862 <TIM_SlaveTimer_SetConfig+0x116>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b05      	cmp	r3, #5
 80067e8:	d101      	bne.n	80067ee <TIM_SlaveTimer_SetConfig+0xa2>
        return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e03a      	b.n	8006864 <TIM_SlaveTimer_SetConfig+0x118>
      tmpccer = htim->Instance->CCER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6a1a      	ldr	r2, [r3, #32]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 0201 	bic.w	r2, r2, #1
 8006804:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006814:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	693a      	ldr	r2, [r7, #16]
 8006830:	621a      	str	r2, [r3, #32]
      break;
 8006832:	e016      	b.n	8006862 <TIM_SlaveTimer_SetConfig+0x116>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6818      	ldr	r0, [r3, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6899      	ldr	r1, [r3, #8]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	461a      	mov	r2, r3
 8006842:	f000 f881 	bl	8006948 <TIM_TI1_ConfigInputStage>
      break;
 8006846:	e00c      	b.n	8006862 <TIM_SlaveTimer_SetConfig+0x116>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	6899      	ldr	r1, [r3, #8]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	461a      	mov	r2, r3
 8006856:	f000 f8e3 	bl	8006a20 <TIM_TI2_ConfigInputStage>
      break;
 800685a:	e002      	b.n	8006862 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 800685c:	bf00      	nop
 800685e:	e000      	b.n	8006862 <TIM_SlaveTimer_SetConfig+0x116>
        break;
 8006860:	bf00      	nop
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
 8006878:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0201 	bic.w	r2, r3, #1
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6a1b      	ldr	r3, [r3, #32]
 8006890:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	4a26      	ldr	r2, [pc, #152]	; (8006930 <TIM_TI1_SetConfig+0xc4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d017      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a0:	d013      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4a23      	ldr	r2, [pc, #140]	; (8006934 <TIM_TI1_SetConfig+0xc8>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d00f      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	4a22      	ldr	r2, [pc, #136]	; (8006938 <TIM_TI1_SetConfig+0xcc>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d00b      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4a21      	ldr	r2, [pc, #132]	; (800693c <TIM_TI1_SetConfig+0xd0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d007      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	4a20      	ldr	r2, [pc, #128]	; (8006940 <TIM_TI1_SetConfig+0xd4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <TIM_TI1_SetConfig+0x5e>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	4a1f      	ldr	r2, [pc, #124]	; (8006944 <TIM_TI1_SetConfig+0xd8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d101      	bne.n	80068ce <TIM_TI1_SetConfig+0x62>
 80068ca:	2301      	movs	r3, #1
 80068cc:	e000      	b.n	80068d0 <TIM_TI1_SetConfig+0x64>
 80068ce:	2300      	movs	r3, #0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d008      	beq.n	80068e6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f023 0303 	bic.w	r3, r3, #3
 80068da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	e003      	b.n	80068ee <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	f043 0301 	orr.w	r3, r3, #1
 80068ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	011b      	lsls	r3, r3, #4
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f023 030a 	bic.w	r3, r3, #10
 8006908:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	f003 030a 	and.w	r3, r3, #10
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	621a      	str	r2, [r3, #32]
}
 8006922:	bf00      	nop
 8006924:	371c      	adds	r7, #28
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	40012c00 	.word	0x40012c00
 8006934:	40000400 	.word	0x40000400
 8006938:	40000800 	.word	0x40000800
 800693c:	40000c00 	.word	0x40000c00
 8006940:	40013400 	.word	0x40013400
 8006944:	40014000 	.word	0x40014000

08006948 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006948:	b480      	push	{r7}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	f023 0201 	bic.w	r2, r3, #1
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	f023 030a 	bic.w	r3, r3, #10
 8006984:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	4313      	orrs	r3, r2
 800698c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	621a      	str	r2, [r3, #32]
}
 800699a:	bf00      	nop
 800699c:	371c      	adds	r7, #28
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr

080069a6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069a6:	b480      	push	{r7}
 80069a8:	b087      	sub	sp, #28
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	60f8      	str	r0, [r7, #12]
 80069ae:	60b9      	str	r1, [r7, #8]
 80069b0:	607a      	str	r2, [r7, #4]
 80069b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	f023 0210 	bic.w	r2, r3, #16
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	031b      	lsls	r3, r3, #12
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	621a      	str	r2, [r3, #32]
}
 8006a14:	bf00      	nop
 8006a16:	371c      	adds	r7, #28
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	f023 0210 	bic.w	r2, r3, #16
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	031b      	lsls	r3, r3, #12
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	011b      	lsls	r3, r3, #4
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	621a      	str	r2, [r3, #32]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	69db      	ldr	r3, [r3, #28]
 8006a9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f023 0303 	bic.w	r3, r3, #3
 8006aac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006abc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006ad0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	697a      	ldr	r2, [r7, #20]
 8006ae4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	693a      	ldr	r2, [r7, #16]
 8006aea:	621a      	str	r2, [r3, #32]
}
 8006aec:	bf00      	nop
 8006aee:	371c      	adds	r7, #28
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	607a      	str	r2, [r7, #4]
 8006b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	69db      	ldr	r3, [r3, #28]
 8006b16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b24:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	021b      	lsls	r3, r3, #8
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b36:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	031b      	lsls	r3, r3, #12
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	031b      	lsls	r3, r3, #12
 8006b50:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	693a      	ldr	r2, [r7, #16]
 8006b64:	621a      	str	r2, [r3, #32]
}
 8006b66:	bf00      	nop
 8006b68:	371c      	adds	r7, #28
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b72:	b480      	push	{r7}
 8006b74:	b085      	sub	sp, #20
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
 8006b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	f043 0307 	orr.w	r3, r3, #7
 8006b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	609a      	str	r2, [r3, #8]
}
 8006b9c:	bf00      	nop
 8006b9e:	3714      	adds	r7, #20
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	021a      	lsls	r2, r3, #8
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	609a      	str	r2, [r3, #8]
}
 8006bdc:	bf00      	nop
 8006bde:	371c      	adds	r7, #28
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	f003 031f 	and.w	r3, r3, #31
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006c00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a1a      	ldr	r2, [r3, #32]
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	401a      	ands	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6a1a      	ldr	r2, [r3, #32]
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f003 031f 	and.w	r3, r3, #31
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c20:	431a      	orrs	r2, r3
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	621a      	str	r2, [r3, #32]
}
 8006c26:	bf00      	nop
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
	...

08006c34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d101      	bne.n	8006c4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e068      	b.n	8006d1e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a2e      	ldr	r2, [pc, #184]	; (8006d2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d004      	beq.n	8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a2d      	ldr	r2, [pc, #180]	; (8006d30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d108      	bne.n	8006c92 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c86:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c98:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a1e      	ldr	r2, [pc, #120]	; (8006d2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d01d      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cbe:	d018      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a1b      	ldr	r2, [pc, #108]	; (8006d34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d013      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a1a      	ldr	r2, [pc, #104]	; (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00e      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a18      	ldr	r2, [pc, #96]	; (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d009      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a13      	ldr	r2, [pc, #76]	; (8006d30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d004      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a14      	ldr	r2, [pc, #80]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d10c      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40012c00 	.word	0x40012c00
 8006d30:	40013400 	.word	0x40013400
 8006d34:	40000400 	.word	0x40000400
 8006d38:	40000800 	.word	0x40000800
 8006d3c:	40000c00 	.word	0x40000c00
 8006d40:	40014000 	.word	0x40014000

08006d44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b082      	sub	sp, #8
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e040      	b.n	8006e14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fb f876 	bl	8001e94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2224      	movs	r2, #36	; 0x24
 8006dac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f022 0201 	bic.w	r2, r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f8c0 	bl	8006f44 <UART_SetConfig>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d101      	bne.n	8006dce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e022      	b.n	8006e14 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fb3e 	bl	8007458 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006dfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f042 0201 	orr.w	r2, r2, #1
 8006e0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fbc5 	bl	800759c <UART_CheckIdleState>
 8006e12:	4603      	mov	r3, r0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3708      	adds	r7, #8
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b08a      	sub	sp, #40	; 0x28
 8006e20:	af02      	add	r7, sp, #8
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	603b      	str	r3, [r7, #0]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	f040 8082 	bne.w	8006f3a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_UART_Transmit+0x26>
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e07a      	b.n	8006f3c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_UART_Transmit+0x38>
 8006e50:	2302      	movs	r3, #2
 8006e52:	e073      	b.n	8006f3c <HAL_UART_Transmit+0x120>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2221      	movs	r2, #33	; 0x21
 8006e68:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e6a:	f7fb f9ff 	bl	800226c <HAL_GetTick>
 8006e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	88fa      	ldrh	r2, [r7, #6]
 8006e74:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	88fa      	ldrh	r2, [r7, #6]
 8006e7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e88:	d108      	bne.n	8006e9c <HAL_UART_Transmit+0x80>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d104      	bne.n	8006e9c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	61bb      	str	r3, [r7, #24]
 8006e9a:	e003      	b.n	8006ea4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006eac:	e02d      	b.n	8006f0a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	2180      	movs	r1, #128	; 0x80
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 fbb8 	bl	800762e <UART_WaitOnFlagUntilTimeout>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d001      	beq.n	8006ec8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e039      	b.n	8006f3c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10b      	bne.n	8006ee6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	881a      	ldrh	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eda:	b292      	uxth	r2, r2
 8006edc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	3302      	adds	r3, #2
 8006ee2:	61bb      	str	r3, [r7, #24]
 8006ee4:	e008      	b.n	8006ef8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	781a      	ldrb	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	b292      	uxth	r2, r2
 8006ef0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3b01      	subs	r3, #1
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1cb      	bne.n	8006eae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	2140      	movs	r1, #64	; 0x40
 8006f20:	68f8      	ldr	r0, [r7, #12]
 8006f22:	f000 fb84 	bl	800762e <UART_WaitOnFlagUntilTimeout>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e005      	b.n	8006f3c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	e000      	b.n	8006f3c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006f3a:	2302      	movs	r3, #2
  }
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3720      	adds	r7, #32
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f44:	b5b0      	push	{r4, r5, r7, lr}
 8006f46:	b088      	sub	sp, #32
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689a      	ldr	r2, [r3, #8]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	431a      	orrs	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	69db      	ldr	r3, [r3, #28]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	4bad      	ldr	r3, [pc, #692]	; (8007224 <UART_SetConfig+0x2e0>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	6812      	ldr	r2, [r2, #0]
 8006f76:	69f9      	ldr	r1, [r7, #28]
 8006f78:	430b      	orrs	r3, r1
 8006f7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68da      	ldr	r2, [r3, #12]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4aa2      	ldr	r2, [pc, #648]	; (8007228 <UART_SetConfig+0x2e4>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d004      	beq.n	8006fac <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69fa      	ldr	r2, [r7, #28]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a99      	ldr	r2, [pc, #612]	; (800722c <UART_SetConfig+0x2e8>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d121      	bne.n	800700e <UART_SetConfig+0xca>
 8006fca:	4b99      	ldr	r3, [pc, #612]	; (8007230 <UART_SetConfig+0x2ec>)
 8006fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	2b03      	cmp	r3, #3
 8006fd6:	d817      	bhi.n	8007008 <UART_SetConfig+0xc4>
 8006fd8:	a201      	add	r2, pc, #4	; (adr r2, 8006fe0 <UART_SetConfig+0x9c>)
 8006fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fde:	bf00      	nop
 8006fe0:	08006ff1 	.word	0x08006ff1
 8006fe4:	08006ffd 	.word	0x08006ffd
 8006fe8:	08006ff7 	.word	0x08006ff7
 8006fec:	08007003 	.word	0x08007003
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	76fb      	strb	r3, [r7, #27]
 8006ff4:	e0e7      	b.n	80071c6 <UART_SetConfig+0x282>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	76fb      	strb	r3, [r7, #27]
 8006ffa:	e0e4      	b.n	80071c6 <UART_SetConfig+0x282>
 8006ffc:	2304      	movs	r3, #4
 8006ffe:	76fb      	strb	r3, [r7, #27]
 8007000:	e0e1      	b.n	80071c6 <UART_SetConfig+0x282>
 8007002:	2308      	movs	r3, #8
 8007004:	76fb      	strb	r3, [r7, #27]
 8007006:	e0de      	b.n	80071c6 <UART_SetConfig+0x282>
 8007008:	2310      	movs	r3, #16
 800700a:	76fb      	strb	r3, [r7, #27]
 800700c:	e0db      	b.n	80071c6 <UART_SetConfig+0x282>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a88      	ldr	r2, [pc, #544]	; (8007234 <UART_SetConfig+0x2f0>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d132      	bne.n	800707e <UART_SetConfig+0x13a>
 8007018:	4b85      	ldr	r3, [pc, #532]	; (8007230 <UART_SetConfig+0x2ec>)
 800701a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701e:	f003 030c 	and.w	r3, r3, #12
 8007022:	2b0c      	cmp	r3, #12
 8007024:	d828      	bhi.n	8007078 <UART_SetConfig+0x134>
 8007026:	a201      	add	r2, pc, #4	; (adr r2, 800702c <UART_SetConfig+0xe8>)
 8007028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702c:	08007061 	.word	0x08007061
 8007030:	08007079 	.word	0x08007079
 8007034:	08007079 	.word	0x08007079
 8007038:	08007079 	.word	0x08007079
 800703c:	0800706d 	.word	0x0800706d
 8007040:	08007079 	.word	0x08007079
 8007044:	08007079 	.word	0x08007079
 8007048:	08007079 	.word	0x08007079
 800704c:	08007067 	.word	0x08007067
 8007050:	08007079 	.word	0x08007079
 8007054:	08007079 	.word	0x08007079
 8007058:	08007079 	.word	0x08007079
 800705c:	08007073 	.word	0x08007073
 8007060:	2300      	movs	r3, #0
 8007062:	76fb      	strb	r3, [r7, #27]
 8007064:	e0af      	b.n	80071c6 <UART_SetConfig+0x282>
 8007066:	2302      	movs	r3, #2
 8007068:	76fb      	strb	r3, [r7, #27]
 800706a:	e0ac      	b.n	80071c6 <UART_SetConfig+0x282>
 800706c:	2304      	movs	r3, #4
 800706e:	76fb      	strb	r3, [r7, #27]
 8007070:	e0a9      	b.n	80071c6 <UART_SetConfig+0x282>
 8007072:	2308      	movs	r3, #8
 8007074:	76fb      	strb	r3, [r7, #27]
 8007076:	e0a6      	b.n	80071c6 <UART_SetConfig+0x282>
 8007078:	2310      	movs	r3, #16
 800707a:	76fb      	strb	r3, [r7, #27]
 800707c:	e0a3      	b.n	80071c6 <UART_SetConfig+0x282>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a6d      	ldr	r2, [pc, #436]	; (8007238 <UART_SetConfig+0x2f4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d120      	bne.n	80070ca <UART_SetConfig+0x186>
 8007088:	4b69      	ldr	r3, [pc, #420]	; (8007230 <UART_SetConfig+0x2ec>)
 800708a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800708e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007092:	2b30      	cmp	r3, #48	; 0x30
 8007094:	d013      	beq.n	80070be <UART_SetConfig+0x17a>
 8007096:	2b30      	cmp	r3, #48	; 0x30
 8007098:	d814      	bhi.n	80070c4 <UART_SetConfig+0x180>
 800709a:	2b20      	cmp	r3, #32
 800709c:	d009      	beq.n	80070b2 <UART_SetConfig+0x16e>
 800709e:	2b20      	cmp	r3, #32
 80070a0:	d810      	bhi.n	80070c4 <UART_SetConfig+0x180>
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d002      	beq.n	80070ac <UART_SetConfig+0x168>
 80070a6:	2b10      	cmp	r3, #16
 80070a8:	d006      	beq.n	80070b8 <UART_SetConfig+0x174>
 80070aa:	e00b      	b.n	80070c4 <UART_SetConfig+0x180>
 80070ac:	2300      	movs	r3, #0
 80070ae:	76fb      	strb	r3, [r7, #27]
 80070b0:	e089      	b.n	80071c6 <UART_SetConfig+0x282>
 80070b2:	2302      	movs	r3, #2
 80070b4:	76fb      	strb	r3, [r7, #27]
 80070b6:	e086      	b.n	80071c6 <UART_SetConfig+0x282>
 80070b8:	2304      	movs	r3, #4
 80070ba:	76fb      	strb	r3, [r7, #27]
 80070bc:	e083      	b.n	80071c6 <UART_SetConfig+0x282>
 80070be:	2308      	movs	r3, #8
 80070c0:	76fb      	strb	r3, [r7, #27]
 80070c2:	e080      	b.n	80071c6 <UART_SetConfig+0x282>
 80070c4:	2310      	movs	r3, #16
 80070c6:	76fb      	strb	r3, [r7, #27]
 80070c8:	e07d      	b.n	80071c6 <UART_SetConfig+0x282>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a5b      	ldr	r2, [pc, #364]	; (800723c <UART_SetConfig+0x2f8>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d120      	bne.n	8007116 <UART_SetConfig+0x1d2>
 80070d4:	4b56      	ldr	r3, [pc, #344]	; (8007230 <UART_SetConfig+0x2ec>)
 80070d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80070de:	2bc0      	cmp	r3, #192	; 0xc0
 80070e0:	d013      	beq.n	800710a <UART_SetConfig+0x1c6>
 80070e2:	2bc0      	cmp	r3, #192	; 0xc0
 80070e4:	d814      	bhi.n	8007110 <UART_SetConfig+0x1cc>
 80070e6:	2b80      	cmp	r3, #128	; 0x80
 80070e8:	d009      	beq.n	80070fe <UART_SetConfig+0x1ba>
 80070ea:	2b80      	cmp	r3, #128	; 0x80
 80070ec:	d810      	bhi.n	8007110 <UART_SetConfig+0x1cc>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <UART_SetConfig+0x1b4>
 80070f2:	2b40      	cmp	r3, #64	; 0x40
 80070f4:	d006      	beq.n	8007104 <UART_SetConfig+0x1c0>
 80070f6:	e00b      	b.n	8007110 <UART_SetConfig+0x1cc>
 80070f8:	2300      	movs	r3, #0
 80070fa:	76fb      	strb	r3, [r7, #27]
 80070fc:	e063      	b.n	80071c6 <UART_SetConfig+0x282>
 80070fe:	2302      	movs	r3, #2
 8007100:	76fb      	strb	r3, [r7, #27]
 8007102:	e060      	b.n	80071c6 <UART_SetConfig+0x282>
 8007104:	2304      	movs	r3, #4
 8007106:	76fb      	strb	r3, [r7, #27]
 8007108:	e05d      	b.n	80071c6 <UART_SetConfig+0x282>
 800710a:	2308      	movs	r3, #8
 800710c:	76fb      	strb	r3, [r7, #27]
 800710e:	e05a      	b.n	80071c6 <UART_SetConfig+0x282>
 8007110:	2310      	movs	r3, #16
 8007112:	76fb      	strb	r3, [r7, #27]
 8007114:	e057      	b.n	80071c6 <UART_SetConfig+0x282>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a49      	ldr	r2, [pc, #292]	; (8007240 <UART_SetConfig+0x2fc>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d125      	bne.n	800716c <UART_SetConfig+0x228>
 8007120:	4b43      	ldr	r3, [pc, #268]	; (8007230 <UART_SetConfig+0x2ec>)
 8007122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800712a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800712e:	d017      	beq.n	8007160 <UART_SetConfig+0x21c>
 8007130:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007134:	d817      	bhi.n	8007166 <UART_SetConfig+0x222>
 8007136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800713a:	d00b      	beq.n	8007154 <UART_SetConfig+0x210>
 800713c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007140:	d811      	bhi.n	8007166 <UART_SetConfig+0x222>
 8007142:	2b00      	cmp	r3, #0
 8007144:	d003      	beq.n	800714e <UART_SetConfig+0x20a>
 8007146:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800714a:	d006      	beq.n	800715a <UART_SetConfig+0x216>
 800714c:	e00b      	b.n	8007166 <UART_SetConfig+0x222>
 800714e:	2300      	movs	r3, #0
 8007150:	76fb      	strb	r3, [r7, #27]
 8007152:	e038      	b.n	80071c6 <UART_SetConfig+0x282>
 8007154:	2302      	movs	r3, #2
 8007156:	76fb      	strb	r3, [r7, #27]
 8007158:	e035      	b.n	80071c6 <UART_SetConfig+0x282>
 800715a:	2304      	movs	r3, #4
 800715c:	76fb      	strb	r3, [r7, #27]
 800715e:	e032      	b.n	80071c6 <UART_SetConfig+0x282>
 8007160:	2308      	movs	r3, #8
 8007162:	76fb      	strb	r3, [r7, #27]
 8007164:	e02f      	b.n	80071c6 <UART_SetConfig+0x282>
 8007166:	2310      	movs	r3, #16
 8007168:	76fb      	strb	r3, [r7, #27]
 800716a:	e02c      	b.n	80071c6 <UART_SetConfig+0x282>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a2d      	ldr	r2, [pc, #180]	; (8007228 <UART_SetConfig+0x2e4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d125      	bne.n	80071c2 <UART_SetConfig+0x27e>
 8007176:	4b2e      	ldr	r3, [pc, #184]	; (8007230 <UART_SetConfig+0x2ec>)
 8007178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800717c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007180:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007184:	d017      	beq.n	80071b6 <UART_SetConfig+0x272>
 8007186:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800718a:	d817      	bhi.n	80071bc <UART_SetConfig+0x278>
 800718c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007190:	d00b      	beq.n	80071aa <UART_SetConfig+0x266>
 8007192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007196:	d811      	bhi.n	80071bc <UART_SetConfig+0x278>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d003      	beq.n	80071a4 <UART_SetConfig+0x260>
 800719c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071a0:	d006      	beq.n	80071b0 <UART_SetConfig+0x26c>
 80071a2:	e00b      	b.n	80071bc <UART_SetConfig+0x278>
 80071a4:	2300      	movs	r3, #0
 80071a6:	76fb      	strb	r3, [r7, #27]
 80071a8:	e00d      	b.n	80071c6 <UART_SetConfig+0x282>
 80071aa:	2302      	movs	r3, #2
 80071ac:	76fb      	strb	r3, [r7, #27]
 80071ae:	e00a      	b.n	80071c6 <UART_SetConfig+0x282>
 80071b0:	2304      	movs	r3, #4
 80071b2:	76fb      	strb	r3, [r7, #27]
 80071b4:	e007      	b.n	80071c6 <UART_SetConfig+0x282>
 80071b6:	2308      	movs	r3, #8
 80071b8:	76fb      	strb	r3, [r7, #27]
 80071ba:	e004      	b.n	80071c6 <UART_SetConfig+0x282>
 80071bc:	2310      	movs	r3, #16
 80071be:	76fb      	strb	r3, [r7, #27]
 80071c0:	e001      	b.n	80071c6 <UART_SetConfig+0x282>
 80071c2:	2310      	movs	r3, #16
 80071c4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a17      	ldr	r2, [pc, #92]	; (8007228 <UART_SetConfig+0x2e4>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	f040 8087 	bne.w	80072e0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071d2:	7efb      	ldrb	r3, [r7, #27]
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d837      	bhi.n	8007248 <UART_SetConfig+0x304>
 80071d8:	a201      	add	r2, pc, #4	; (adr r2, 80071e0 <UART_SetConfig+0x29c>)
 80071da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071de:	bf00      	nop
 80071e0:	08007205 	.word	0x08007205
 80071e4:	08007249 	.word	0x08007249
 80071e8:	0800720d 	.word	0x0800720d
 80071ec:	08007249 	.word	0x08007249
 80071f0:	08007213 	.word	0x08007213
 80071f4:	08007249 	.word	0x08007249
 80071f8:	08007249 	.word	0x08007249
 80071fc:	08007249 	.word	0x08007249
 8007200:	0800721b 	.word	0x0800721b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007204:	f7fc fac6 	bl	8003794 <HAL_RCC_GetPCLK1Freq>
 8007208:	6178      	str	r0, [r7, #20]
        break;
 800720a:	e022      	b.n	8007252 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800720c:	4b0d      	ldr	r3, [pc, #52]	; (8007244 <UART_SetConfig+0x300>)
 800720e:	617b      	str	r3, [r7, #20]
        break;
 8007210:	e01f      	b.n	8007252 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007212:	f7fc fa27 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8007216:	6178      	str	r0, [r7, #20]
        break;
 8007218:	e01b      	b.n	8007252 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800721a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800721e:	617b      	str	r3, [r7, #20]
        break;
 8007220:	e017      	b.n	8007252 <UART_SetConfig+0x30e>
 8007222:	bf00      	nop
 8007224:	efff69f3 	.word	0xefff69f3
 8007228:	40008000 	.word	0x40008000
 800722c:	40013800 	.word	0x40013800
 8007230:	40021000 	.word	0x40021000
 8007234:	40004400 	.word	0x40004400
 8007238:	40004800 	.word	0x40004800
 800723c:	40004c00 	.word	0x40004c00
 8007240:	40005000 	.word	0x40005000
 8007244:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	76bb      	strb	r3, [r7, #26]
        break;
 8007250:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80f1 	beq.w	800743c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	005b      	lsls	r3, r3, #1
 8007262:	4413      	add	r3, r2
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	429a      	cmp	r2, r3
 8007268:	d305      	bcc.n	8007276 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007270:	697a      	ldr	r2, [r7, #20]
 8007272:	429a      	cmp	r2, r3
 8007274:	d902      	bls.n	800727c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	76bb      	strb	r3, [r7, #26]
 800727a:	e0df      	b.n	800743c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	4618      	mov	r0, r3
 8007280:	f04f 0100 	mov.w	r1, #0
 8007284:	f04f 0200 	mov.w	r2, #0
 8007288:	f04f 0300 	mov.w	r3, #0
 800728c:	020b      	lsls	r3, r1, #8
 800728e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007292:	0202      	lsls	r2, r0, #8
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	6849      	ldr	r1, [r1, #4]
 8007298:	0849      	lsrs	r1, r1, #1
 800729a:	4608      	mov	r0, r1
 800729c:	f04f 0100 	mov.w	r1, #0
 80072a0:	1814      	adds	r4, r2, r0
 80072a2:	eb43 0501 	adc.w	r5, r3, r1
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	461a      	mov	r2, r3
 80072ac:	f04f 0300 	mov.w	r3, #0
 80072b0:	4620      	mov	r0, r4
 80072b2:	4629      	mov	r1, r5
 80072b4:	f7f8 ffdc 	bl	8000270 <__aeabi_uldivmod>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4613      	mov	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072c6:	d308      	bcc.n	80072da <UART_SetConfig+0x396>
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072ce:	d204      	bcs.n	80072da <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	60da      	str	r2, [r3, #12]
 80072d8:	e0b0      	b.n	800743c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	76bb      	strb	r3, [r7, #26]
 80072de:	e0ad      	b.n	800743c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	69db      	ldr	r3, [r3, #28]
 80072e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072e8:	d15c      	bne.n	80073a4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80072ea:	7efb      	ldrb	r3, [r7, #27]
 80072ec:	2b08      	cmp	r3, #8
 80072ee:	d828      	bhi.n	8007342 <UART_SetConfig+0x3fe>
 80072f0:	a201      	add	r2, pc, #4	; (adr r2, 80072f8 <UART_SetConfig+0x3b4>)
 80072f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f6:	bf00      	nop
 80072f8:	0800731d 	.word	0x0800731d
 80072fc:	08007325 	.word	0x08007325
 8007300:	0800732d 	.word	0x0800732d
 8007304:	08007343 	.word	0x08007343
 8007308:	08007333 	.word	0x08007333
 800730c:	08007343 	.word	0x08007343
 8007310:	08007343 	.word	0x08007343
 8007314:	08007343 	.word	0x08007343
 8007318:	0800733b 	.word	0x0800733b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800731c:	f7fc fa3a 	bl	8003794 <HAL_RCC_GetPCLK1Freq>
 8007320:	6178      	str	r0, [r7, #20]
        break;
 8007322:	e013      	b.n	800734c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007324:	f7fc fa4c 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 8007328:	6178      	str	r0, [r7, #20]
        break;
 800732a:	e00f      	b.n	800734c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800732c:	4b49      	ldr	r3, [pc, #292]	; (8007454 <UART_SetConfig+0x510>)
 800732e:	617b      	str	r3, [r7, #20]
        break;
 8007330:	e00c      	b.n	800734c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007332:	f7fc f997 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8007336:	6178      	str	r0, [r7, #20]
        break;
 8007338:	e008      	b.n	800734c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800733a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800733e:	617b      	str	r3, [r7, #20]
        break;
 8007340:	e004      	b.n	800734c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8007342:	2300      	movs	r3, #0
 8007344:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	76bb      	strb	r3, [r7, #26]
        break;
 800734a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d074      	beq.n	800743c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	005a      	lsls	r2, r3, #1
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	085b      	lsrs	r3, r3, #1
 800735c:	441a      	add	r2, r3
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	fbb2 f3f3 	udiv	r3, r2, r3
 8007366:	b29b      	uxth	r3, r3
 8007368:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	2b0f      	cmp	r3, #15
 800736e:	d916      	bls.n	800739e <UART_SetConfig+0x45a>
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007376:	d212      	bcs.n	800739e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	b29b      	uxth	r3, r3
 800737c:	f023 030f 	bic.w	r3, r3, #15
 8007380:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	085b      	lsrs	r3, r3, #1
 8007386:	b29b      	uxth	r3, r3
 8007388:	f003 0307 	and.w	r3, r3, #7
 800738c:	b29a      	uxth	r2, r3
 800738e:	89fb      	ldrh	r3, [r7, #14]
 8007390:	4313      	orrs	r3, r2
 8007392:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	89fa      	ldrh	r2, [r7, #14]
 800739a:	60da      	str	r2, [r3, #12]
 800739c:	e04e      	b.n	800743c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	76bb      	strb	r3, [r7, #26]
 80073a2:	e04b      	b.n	800743c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073a4:	7efb      	ldrb	r3, [r7, #27]
 80073a6:	2b08      	cmp	r3, #8
 80073a8:	d827      	bhi.n	80073fa <UART_SetConfig+0x4b6>
 80073aa:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <UART_SetConfig+0x46c>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080073d5 	.word	0x080073d5
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073e5 	.word	0x080073e5
 80073bc:	080073fb 	.word	0x080073fb
 80073c0:	080073eb 	.word	0x080073eb
 80073c4:	080073fb 	.word	0x080073fb
 80073c8:	080073fb 	.word	0x080073fb
 80073cc:	080073fb 	.word	0x080073fb
 80073d0:	080073f3 	.word	0x080073f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d4:	f7fc f9de 	bl	8003794 <HAL_RCC_GetPCLK1Freq>
 80073d8:	6178      	str	r0, [r7, #20]
        break;
 80073da:	e013      	b.n	8007404 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073dc:	f7fc f9f0 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 80073e0:	6178      	str	r0, [r7, #20]
        break;
 80073e2:	e00f      	b.n	8007404 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e4:	4b1b      	ldr	r3, [pc, #108]	; (8007454 <UART_SetConfig+0x510>)
 80073e6:	617b      	str	r3, [r7, #20]
        break;
 80073e8:	e00c      	b.n	8007404 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ea:	f7fc f93b 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 80073ee:	6178      	str	r0, [r7, #20]
        break;
 80073f0:	e008      	b.n	8007404 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073f6:	617b      	str	r3, [r7, #20]
        break;
 80073f8:	e004      	b.n	8007404 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	76bb      	strb	r3, [r7, #26]
        break;
 8007402:	bf00      	nop
    }

    if (pclk != 0U)
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d018      	beq.n	800743c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	085a      	lsrs	r2, r3, #1
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	441a      	add	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	fbb2 f3f3 	udiv	r3, r2, r3
 800741c:	b29b      	uxth	r3, r3
 800741e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	2b0f      	cmp	r3, #15
 8007424:	d908      	bls.n	8007438 <UART_SetConfig+0x4f4>
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800742c:	d204      	bcs.n	8007438 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	60da      	str	r2, [r3, #12]
 8007436:	e001      	b.n	800743c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007448:	7ebb      	ldrb	r3, [r7, #26]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bdb0      	pop	{r4, r5, r7, pc}
 8007452:	bf00      	nop
 8007454:	00f42400 	.word	0x00f42400

08007458 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	f003 0301 	and.w	r3, r3, #1
 8007468:	2b00      	cmp	r3, #0
 800746a:	d00a      	beq.n	8007482 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	430a      	orrs	r2, r1
 8007480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00a      	beq.n	80074a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	430a      	orrs	r2, r1
 80074a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00a      	beq.n	80074c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	430a      	orrs	r2, r1
 80074c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ca:	f003 0308 	and.w	r3, r3, #8
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00a      	beq.n	80074e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	f003 0310 	and.w	r3, r3, #16
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00a      	beq.n	800750a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	f003 0320 	and.w	r3, r3, #32
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007534:	2b00      	cmp	r3, #0
 8007536:	d01a      	beq.n	800756e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007556:	d10a      	bne.n	800756e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00a      	beq.n	8007590 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	430a      	orrs	r2, r1
 800758e:	605a      	str	r2, [r3, #4]
  }
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af02      	add	r7, sp, #8
 80075a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075ac:	f7fa fe5e 	bl	800226c <HAL_GetTick>
 80075b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0308 	and.w	r3, r3, #8
 80075bc:	2b08      	cmp	r3, #8
 80075be:	d10e      	bne.n	80075de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f82d 	bl	800762e <UART_WaitOnFlagUntilTimeout>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e023      	b.n	8007626 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 0304 	and.w	r3, r3, #4
 80075e8:	2b04      	cmp	r3, #4
 80075ea:	d10e      	bne.n	800760a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 f817 	bl	800762e <UART_WaitOnFlagUntilTimeout>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d001      	beq.n	800760a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007606:	2303      	movs	r3, #3
 8007608:	e00d      	b.n	8007626 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2220      	movs	r2, #32
 800760e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2220      	movs	r2, #32
 8007614:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b084      	sub	sp, #16
 8007632:	af00      	add	r7, sp, #0
 8007634:	60f8      	str	r0, [r7, #12]
 8007636:	60b9      	str	r1, [r7, #8]
 8007638:	603b      	str	r3, [r7, #0]
 800763a:	4613      	mov	r3, r2
 800763c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800763e:	e05e      	b.n	80076fe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007646:	d05a      	beq.n	80076fe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007648:	f7fa fe10 	bl	800226c <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	69ba      	ldr	r2, [r7, #24]
 8007654:	429a      	cmp	r2, r3
 8007656:	d302      	bcc.n	800765e <UART_WaitOnFlagUntilTimeout+0x30>
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d11b      	bne.n	8007696 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800766c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 0201 	bic.w	r2, r2, #1
 800767c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2220      	movs	r2, #32
 8007682:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2220      	movs	r2, #32
 8007688:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e043      	b.n	800771e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0304 	and.w	r3, r3, #4
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d02c      	beq.n	80076fe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	69db      	ldr	r3, [r3, #28]
 80076aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076b2:	d124      	bne.n	80076fe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076bc:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80076cc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689a      	ldr	r2, [r3, #8]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f022 0201 	bic.w	r2, r2, #1
 80076dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2220      	movs	r2, #32
 80076e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2220      	movs	r2, #32
 80076e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2220      	movs	r2, #32
 80076ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e00f      	b.n	800771e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	69da      	ldr	r2, [r3, #28]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	4013      	ands	r3, r2
 8007708:	68ba      	ldr	r2, [r7, #8]
 800770a:	429a      	cmp	r2, r3
 800770c:	bf0c      	ite	eq
 800770e:	2301      	moveq	r3, #1
 8007710:	2300      	movne	r3, #0
 8007712:	b2db      	uxtb	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	79fb      	ldrb	r3, [r7, #7]
 8007718:	429a      	cmp	r2, r3
 800771a:	d091      	beq.n	8007640 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
	...

08007728 <__errno>:
 8007728:	4b01      	ldr	r3, [pc, #4]	; (8007730 <__errno+0x8>)
 800772a:	6818      	ldr	r0, [r3, #0]
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	2000008c 	.word	0x2000008c

08007734 <__libc_init_array>:
 8007734:	b570      	push	{r4, r5, r6, lr}
 8007736:	4d0d      	ldr	r5, [pc, #52]	; (800776c <__libc_init_array+0x38>)
 8007738:	4c0d      	ldr	r4, [pc, #52]	; (8007770 <__libc_init_array+0x3c>)
 800773a:	1b64      	subs	r4, r4, r5
 800773c:	10a4      	asrs	r4, r4, #2
 800773e:	2600      	movs	r6, #0
 8007740:	42a6      	cmp	r6, r4
 8007742:	d109      	bne.n	8007758 <__libc_init_array+0x24>
 8007744:	4d0b      	ldr	r5, [pc, #44]	; (8007774 <__libc_init_array+0x40>)
 8007746:	4c0c      	ldr	r4, [pc, #48]	; (8007778 <__libc_init_array+0x44>)
 8007748:	f000 ff76 	bl	8008638 <_init>
 800774c:	1b64      	subs	r4, r4, r5
 800774e:	10a4      	asrs	r4, r4, #2
 8007750:	2600      	movs	r6, #0
 8007752:	42a6      	cmp	r6, r4
 8007754:	d105      	bne.n	8007762 <__libc_init_array+0x2e>
 8007756:	bd70      	pop	{r4, r5, r6, pc}
 8007758:	f855 3b04 	ldr.w	r3, [r5], #4
 800775c:	4798      	blx	r3
 800775e:	3601      	adds	r6, #1
 8007760:	e7ee      	b.n	8007740 <__libc_init_array+0xc>
 8007762:	f855 3b04 	ldr.w	r3, [r5], #4
 8007766:	4798      	blx	r3
 8007768:	3601      	adds	r6, #1
 800776a:	e7f2      	b.n	8007752 <__libc_init_array+0x1e>
 800776c:	08008744 	.word	0x08008744
 8007770:	08008744 	.word	0x08008744
 8007774:	08008744 	.word	0x08008744
 8007778:	08008748 	.word	0x08008748

0800777c <memset>:
 800777c:	4402      	add	r2, r0
 800777e:	4603      	mov	r3, r0
 8007780:	4293      	cmp	r3, r2
 8007782:	d100      	bne.n	8007786 <memset+0xa>
 8007784:	4770      	bx	lr
 8007786:	f803 1b01 	strb.w	r1, [r3], #1
 800778a:	e7f9      	b.n	8007780 <memset+0x4>

0800778c <iprintf>:
 800778c:	b40f      	push	{r0, r1, r2, r3}
 800778e:	4b0a      	ldr	r3, [pc, #40]	; (80077b8 <iprintf+0x2c>)
 8007790:	b513      	push	{r0, r1, r4, lr}
 8007792:	681c      	ldr	r4, [r3, #0]
 8007794:	b124      	cbz	r4, 80077a0 <iprintf+0x14>
 8007796:	69a3      	ldr	r3, [r4, #24]
 8007798:	b913      	cbnz	r3, 80077a0 <iprintf+0x14>
 800779a:	4620      	mov	r0, r4
 800779c:	f000 f866 	bl	800786c <__sinit>
 80077a0:	ab05      	add	r3, sp, #20
 80077a2:	9a04      	ldr	r2, [sp, #16]
 80077a4:	68a1      	ldr	r1, [r4, #8]
 80077a6:	9301      	str	r3, [sp, #4]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 f983 	bl	8007ab4 <_vfiprintf_r>
 80077ae:	b002      	add	sp, #8
 80077b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b4:	b004      	add	sp, #16
 80077b6:	4770      	bx	lr
 80077b8:	2000008c 	.word	0x2000008c

080077bc <std>:
 80077bc:	2300      	movs	r3, #0
 80077be:	b510      	push	{r4, lr}
 80077c0:	4604      	mov	r4, r0
 80077c2:	e9c0 3300 	strd	r3, r3, [r0]
 80077c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077ca:	6083      	str	r3, [r0, #8]
 80077cc:	8181      	strh	r1, [r0, #12]
 80077ce:	6643      	str	r3, [r0, #100]	; 0x64
 80077d0:	81c2      	strh	r2, [r0, #14]
 80077d2:	6183      	str	r3, [r0, #24]
 80077d4:	4619      	mov	r1, r3
 80077d6:	2208      	movs	r2, #8
 80077d8:	305c      	adds	r0, #92	; 0x5c
 80077da:	f7ff ffcf 	bl	800777c <memset>
 80077de:	4b05      	ldr	r3, [pc, #20]	; (80077f4 <std+0x38>)
 80077e0:	6263      	str	r3, [r4, #36]	; 0x24
 80077e2:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <std+0x3c>)
 80077e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80077e6:	4b05      	ldr	r3, [pc, #20]	; (80077fc <std+0x40>)
 80077e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077ea:	4b05      	ldr	r3, [pc, #20]	; (8007800 <std+0x44>)
 80077ec:	6224      	str	r4, [r4, #32]
 80077ee:	6323      	str	r3, [r4, #48]	; 0x30
 80077f0:	bd10      	pop	{r4, pc}
 80077f2:	bf00      	nop
 80077f4:	0800805d 	.word	0x0800805d
 80077f8:	0800807f 	.word	0x0800807f
 80077fc:	080080b7 	.word	0x080080b7
 8007800:	080080db 	.word	0x080080db

08007804 <_cleanup_r>:
 8007804:	4901      	ldr	r1, [pc, #4]	; (800780c <_cleanup_r+0x8>)
 8007806:	f000 b8af 	b.w	8007968 <_fwalk_reent>
 800780a:	bf00      	nop
 800780c:	080083b5 	.word	0x080083b5

08007810 <__sfmoreglue>:
 8007810:	b570      	push	{r4, r5, r6, lr}
 8007812:	1e4a      	subs	r2, r1, #1
 8007814:	2568      	movs	r5, #104	; 0x68
 8007816:	4355      	muls	r5, r2
 8007818:	460e      	mov	r6, r1
 800781a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800781e:	f000 f8c5 	bl	80079ac <_malloc_r>
 8007822:	4604      	mov	r4, r0
 8007824:	b140      	cbz	r0, 8007838 <__sfmoreglue+0x28>
 8007826:	2100      	movs	r1, #0
 8007828:	e9c0 1600 	strd	r1, r6, [r0]
 800782c:	300c      	adds	r0, #12
 800782e:	60a0      	str	r0, [r4, #8]
 8007830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007834:	f7ff ffa2 	bl	800777c <memset>
 8007838:	4620      	mov	r0, r4
 800783a:	bd70      	pop	{r4, r5, r6, pc}

0800783c <__sfp_lock_acquire>:
 800783c:	4801      	ldr	r0, [pc, #4]	; (8007844 <__sfp_lock_acquire+0x8>)
 800783e:	f000 b8b3 	b.w	80079a8 <__retarget_lock_acquire_recursive>
 8007842:	bf00      	nop
 8007844:	200008fc 	.word	0x200008fc

08007848 <__sfp_lock_release>:
 8007848:	4801      	ldr	r0, [pc, #4]	; (8007850 <__sfp_lock_release+0x8>)
 800784a:	f000 b8ae 	b.w	80079aa <__retarget_lock_release_recursive>
 800784e:	bf00      	nop
 8007850:	200008fc 	.word	0x200008fc

08007854 <__sinit_lock_acquire>:
 8007854:	4801      	ldr	r0, [pc, #4]	; (800785c <__sinit_lock_acquire+0x8>)
 8007856:	f000 b8a7 	b.w	80079a8 <__retarget_lock_acquire_recursive>
 800785a:	bf00      	nop
 800785c:	200008f7 	.word	0x200008f7

08007860 <__sinit_lock_release>:
 8007860:	4801      	ldr	r0, [pc, #4]	; (8007868 <__sinit_lock_release+0x8>)
 8007862:	f000 b8a2 	b.w	80079aa <__retarget_lock_release_recursive>
 8007866:	bf00      	nop
 8007868:	200008f7 	.word	0x200008f7

0800786c <__sinit>:
 800786c:	b510      	push	{r4, lr}
 800786e:	4604      	mov	r4, r0
 8007870:	f7ff fff0 	bl	8007854 <__sinit_lock_acquire>
 8007874:	69a3      	ldr	r3, [r4, #24]
 8007876:	b11b      	cbz	r3, 8007880 <__sinit+0x14>
 8007878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800787c:	f7ff bff0 	b.w	8007860 <__sinit_lock_release>
 8007880:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007884:	6523      	str	r3, [r4, #80]	; 0x50
 8007886:	4b13      	ldr	r3, [pc, #76]	; (80078d4 <__sinit+0x68>)
 8007888:	4a13      	ldr	r2, [pc, #76]	; (80078d8 <__sinit+0x6c>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	62a2      	str	r2, [r4, #40]	; 0x28
 800788e:	42a3      	cmp	r3, r4
 8007890:	bf04      	itt	eq
 8007892:	2301      	moveq	r3, #1
 8007894:	61a3      	streq	r3, [r4, #24]
 8007896:	4620      	mov	r0, r4
 8007898:	f000 f820 	bl	80078dc <__sfp>
 800789c:	6060      	str	r0, [r4, #4]
 800789e:	4620      	mov	r0, r4
 80078a0:	f000 f81c 	bl	80078dc <__sfp>
 80078a4:	60a0      	str	r0, [r4, #8]
 80078a6:	4620      	mov	r0, r4
 80078a8:	f000 f818 	bl	80078dc <__sfp>
 80078ac:	2200      	movs	r2, #0
 80078ae:	60e0      	str	r0, [r4, #12]
 80078b0:	2104      	movs	r1, #4
 80078b2:	6860      	ldr	r0, [r4, #4]
 80078b4:	f7ff ff82 	bl	80077bc <std>
 80078b8:	68a0      	ldr	r0, [r4, #8]
 80078ba:	2201      	movs	r2, #1
 80078bc:	2109      	movs	r1, #9
 80078be:	f7ff ff7d 	bl	80077bc <std>
 80078c2:	68e0      	ldr	r0, [r4, #12]
 80078c4:	2202      	movs	r2, #2
 80078c6:	2112      	movs	r1, #18
 80078c8:	f7ff ff78 	bl	80077bc <std>
 80078cc:	2301      	movs	r3, #1
 80078ce:	61a3      	str	r3, [r4, #24]
 80078d0:	e7d2      	b.n	8007878 <__sinit+0xc>
 80078d2:	bf00      	nop
 80078d4:	080086a4 	.word	0x080086a4
 80078d8:	08007805 	.word	0x08007805

080078dc <__sfp>:
 80078dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078de:	4607      	mov	r7, r0
 80078e0:	f7ff ffac 	bl	800783c <__sfp_lock_acquire>
 80078e4:	4b1e      	ldr	r3, [pc, #120]	; (8007960 <__sfp+0x84>)
 80078e6:	681e      	ldr	r6, [r3, #0]
 80078e8:	69b3      	ldr	r3, [r6, #24]
 80078ea:	b913      	cbnz	r3, 80078f2 <__sfp+0x16>
 80078ec:	4630      	mov	r0, r6
 80078ee:	f7ff ffbd 	bl	800786c <__sinit>
 80078f2:	3648      	adds	r6, #72	; 0x48
 80078f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80078f8:	3b01      	subs	r3, #1
 80078fa:	d503      	bpl.n	8007904 <__sfp+0x28>
 80078fc:	6833      	ldr	r3, [r6, #0]
 80078fe:	b30b      	cbz	r3, 8007944 <__sfp+0x68>
 8007900:	6836      	ldr	r6, [r6, #0]
 8007902:	e7f7      	b.n	80078f4 <__sfp+0x18>
 8007904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007908:	b9d5      	cbnz	r5, 8007940 <__sfp+0x64>
 800790a:	4b16      	ldr	r3, [pc, #88]	; (8007964 <__sfp+0x88>)
 800790c:	60e3      	str	r3, [r4, #12]
 800790e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007912:	6665      	str	r5, [r4, #100]	; 0x64
 8007914:	f000 f847 	bl	80079a6 <__retarget_lock_init_recursive>
 8007918:	f7ff ff96 	bl	8007848 <__sfp_lock_release>
 800791c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007920:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007924:	6025      	str	r5, [r4, #0]
 8007926:	61a5      	str	r5, [r4, #24]
 8007928:	2208      	movs	r2, #8
 800792a:	4629      	mov	r1, r5
 800792c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007930:	f7ff ff24 	bl	800777c <memset>
 8007934:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007938:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800793c:	4620      	mov	r0, r4
 800793e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007940:	3468      	adds	r4, #104	; 0x68
 8007942:	e7d9      	b.n	80078f8 <__sfp+0x1c>
 8007944:	2104      	movs	r1, #4
 8007946:	4638      	mov	r0, r7
 8007948:	f7ff ff62 	bl	8007810 <__sfmoreglue>
 800794c:	4604      	mov	r4, r0
 800794e:	6030      	str	r0, [r6, #0]
 8007950:	2800      	cmp	r0, #0
 8007952:	d1d5      	bne.n	8007900 <__sfp+0x24>
 8007954:	f7ff ff78 	bl	8007848 <__sfp_lock_release>
 8007958:	230c      	movs	r3, #12
 800795a:	603b      	str	r3, [r7, #0]
 800795c:	e7ee      	b.n	800793c <__sfp+0x60>
 800795e:	bf00      	nop
 8007960:	080086a4 	.word	0x080086a4
 8007964:	ffff0001 	.word	0xffff0001

08007968 <_fwalk_reent>:
 8007968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800796c:	4606      	mov	r6, r0
 800796e:	4688      	mov	r8, r1
 8007970:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007974:	2700      	movs	r7, #0
 8007976:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800797a:	f1b9 0901 	subs.w	r9, r9, #1
 800797e:	d505      	bpl.n	800798c <_fwalk_reent+0x24>
 8007980:	6824      	ldr	r4, [r4, #0]
 8007982:	2c00      	cmp	r4, #0
 8007984:	d1f7      	bne.n	8007976 <_fwalk_reent+0xe>
 8007986:	4638      	mov	r0, r7
 8007988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800798c:	89ab      	ldrh	r3, [r5, #12]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d907      	bls.n	80079a2 <_fwalk_reent+0x3a>
 8007992:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007996:	3301      	adds	r3, #1
 8007998:	d003      	beq.n	80079a2 <_fwalk_reent+0x3a>
 800799a:	4629      	mov	r1, r5
 800799c:	4630      	mov	r0, r6
 800799e:	47c0      	blx	r8
 80079a0:	4307      	orrs	r7, r0
 80079a2:	3568      	adds	r5, #104	; 0x68
 80079a4:	e7e9      	b.n	800797a <_fwalk_reent+0x12>

080079a6 <__retarget_lock_init_recursive>:
 80079a6:	4770      	bx	lr

080079a8 <__retarget_lock_acquire_recursive>:
 80079a8:	4770      	bx	lr

080079aa <__retarget_lock_release_recursive>:
 80079aa:	4770      	bx	lr

080079ac <_malloc_r>:
 80079ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ae:	1ccd      	adds	r5, r1, #3
 80079b0:	f025 0503 	bic.w	r5, r5, #3
 80079b4:	3508      	adds	r5, #8
 80079b6:	2d0c      	cmp	r5, #12
 80079b8:	bf38      	it	cc
 80079ba:	250c      	movcc	r5, #12
 80079bc:	2d00      	cmp	r5, #0
 80079be:	4606      	mov	r6, r0
 80079c0:	db01      	blt.n	80079c6 <_malloc_r+0x1a>
 80079c2:	42a9      	cmp	r1, r5
 80079c4:	d903      	bls.n	80079ce <_malloc_r+0x22>
 80079c6:	230c      	movs	r3, #12
 80079c8:	6033      	str	r3, [r6, #0]
 80079ca:	2000      	movs	r0, #0
 80079cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079ce:	f000 fda3 	bl	8008518 <__malloc_lock>
 80079d2:	4921      	ldr	r1, [pc, #132]	; (8007a58 <_malloc_r+0xac>)
 80079d4:	680a      	ldr	r2, [r1, #0]
 80079d6:	4614      	mov	r4, r2
 80079d8:	b99c      	cbnz	r4, 8007a02 <_malloc_r+0x56>
 80079da:	4f20      	ldr	r7, [pc, #128]	; (8007a5c <_malloc_r+0xb0>)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	b923      	cbnz	r3, 80079ea <_malloc_r+0x3e>
 80079e0:	4621      	mov	r1, r4
 80079e2:	4630      	mov	r0, r6
 80079e4:	f000 fb2a 	bl	800803c <_sbrk_r>
 80079e8:	6038      	str	r0, [r7, #0]
 80079ea:	4629      	mov	r1, r5
 80079ec:	4630      	mov	r0, r6
 80079ee:	f000 fb25 	bl	800803c <_sbrk_r>
 80079f2:	1c43      	adds	r3, r0, #1
 80079f4:	d123      	bne.n	8007a3e <_malloc_r+0x92>
 80079f6:	230c      	movs	r3, #12
 80079f8:	6033      	str	r3, [r6, #0]
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 fd92 	bl	8008524 <__malloc_unlock>
 8007a00:	e7e3      	b.n	80079ca <_malloc_r+0x1e>
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	1b5b      	subs	r3, r3, r5
 8007a06:	d417      	bmi.n	8007a38 <_malloc_r+0x8c>
 8007a08:	2b0b      	cmp	r3, #11
 8007a0a:	d903      	bls.n	8007a14 <_malloc_r+0x68>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	441c      	add	r4, r3
 8007a10:	6025      	str	r5, [r4, #0]
 8007a12:	e004      	b.n	8007a1e <_malloc_r+0x72>
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	42a2      	cmp	r2, r4
 8007a18:	bf0c      	ite	eq
 8007a1a:	600b      	streq	r3, [r1, #0]
 8007a1c:	6053      	strne	r3, [r2, #4]
 8007a1e:	4630      	mov	r0, r6
 8007a20:	f000 fd80 	bl	8008524 <__malloc_unlock>
 8007a24:	f104 000b 	add.w	r0, r4, #11
 8007a28:	1d23      	adds	r3, r4, #4
 8007a2a:	f020 0007 	bic.w	r0, r0, #7
 8007a2e:	1ac2      	subs	r2, r0, r3
 8007a30:	d0cc      	beq.n	80079cc <_malloc_r+0x20>
 8007a32:	1a1b      	subs	r3, r3, r0
 8007a34:	50a3      	str	r3, [r4, r2]
 8007a36:	e7c9      	b.n	80079cc <_malloc_r+0x20>
 8007a38:	4622      	mov	r2, r4
 8007a3a:	6864      	ldr	r4, [r4, #4]
 8007a3c:	e7cc      	b.n	80079d8 <_malloc_r+0x2c>
 8007a3e:	1cc4      	adds	r4, r0, #3
 8007a40:	f024 0403 	bic.w	r4, r4, #3
 8007a44:	42a0      	cmp	r0, r4
 8007a46:	d0e3      	beq.n	8007a10 <_malloc_r+0x64>
 8007a48:	1a21      	subs	r1, r4, r0
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	f000 faf6 	bl	800803c <_sbrk_r>
 8007a50:	3001      	adds	r0, #1
 8007a52:	d1dd      	bne.n	8007a10 <_malloc_r+0x64>
 8007a54:	e7cf      	b.n	80079f6 <_malloc_r+0x4a>
 8007a56:	bf00      	nop
 8007a58:	2000070c 	.word	0x2000070c
 8007a5c:	20000710 	.word	0x20000710

08007a60 <__sfputc_r>:
 8007a60:	6893      	ldr	r3, [r2, #8]
 8007a62:	3b01      	subs	r3, #1
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	b410      	push	{r4}
 8007a68:	6093      	str	r3, [r2, #8]
 8007a6a:	da08      	bge.n	8007a7e <__sfputc_r+0x1e>
 8007a6c:	6994      	ldr	r4, [r2, #24]
 8007a6e:	42a3      	cmp	r3, r4
 8007a70:	db01      	blt.n	8007a76 <__sfputc_r+0x16>
 8007a72:	290a      	cmp	r1, #10
 8007a74:	d103      	bne.n	8007a7e <__sfputc_r+0x1e>
 8007a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a7a:	f000 bb33 	b.w	80080e4 <__swbuf_r>
 8007a7e:	6813      	ldr	r3, [r2, #0]
 8007a80:	1c58      	adds	r0, r3, #1
 8007a82:	6010      	str	r0, [r2, #0]
 8007a84:	7019      	strb	r1, [r3, #0]
 8007a86:	4608      	mov	r0, r1
 8007a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <__sfputs_r>:
 8007a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a90:	4606      	mov	r6, r0
 8007a92:	460f      	mov	r7, r1
 8007a94:	4614      	mov	r4, r2
 8007a96:	18d5      	adds	r5, r2, r3
 8007a98:	42ac      	cmp	r4, r5
 8007a9a:	d101      	bne.n	8007aa0 <__sfputs_r+0x12>
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	e007      	b.n	8007ab0 <__sfputs_r+0x22>
 8007aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa4:	463a      	mov	r2, r7
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f7ff ffda 	bl	8007a60 <__sfputc_r>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d1f3      	bne.n	8007a98 <__sfputs_r+0xa>
 8007ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ab4 <_vfiprintf_r>:
 8007ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab8:	460d      	mov	r5, r1
 8007aba:	b09d      	sub	sp, #116	; 0x74
 8007abc:	4614      	mov	r4, r2
 8007abe:	4698      	mov	r8, r3
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	b118      	cbz	r0, 8007acc <_vfiprintf_r+0x18>
 8007ac4:	6983      	ldr	r3, [r0, #24]
 8007ac6:	b90b      	cbnz	r3, 8007acc <_vfiprintf_r+0x18>
 8007ac8:	f7ff fed0 	bl	800786c <__sinit>
 8007acc:	4b89      	ldr	r3, [pc, #548]	; (8007cf4 <_vfiprintf_r+0x240>)
 8007ace:	429d      	cmp	r5, r3
 8007ad0:	d11b      	bne.n	8007b0a <_vfiprintf_r+0x56>
 8007ad2:	6875      	ldr	r5, [r6, #4]
 8007ad4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ad6:	07d9      	lsls	r1, r3, #31
 8007ad8:	d405      	bmi.n	8007ae6 <_vfiprintf_r+0x32>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	059a      	lsls	r2, r3, #22
 8007ade:	d402      	bmi.n	8007ae6 <_vfiprintf_r+0x32>
 8007ae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ae2:	f7ff ff61 	bl	80079a8 <__retarget_lock_acquire_recursive>
 8007ae6:	89ab      	ldrh	r3, [r5, #12]
 8007ae8:	071b      	lsls	r3, r3, #28
 8007aea:	d501      	bpl.n	8007af0 <_vfiprintf_r+0x3c>
 8007aec:	692b      	ldr	r3, [r5, #16]
 8007aee:	b9eb      	cbnz	r3, 8007b2c <_vfiprintf_r+0x78>
 8007af0:	4629      	mov	r1, r5
 8007af2:	4630      	mov	r0, r6
 8007af4:	f000 fb5a 	bl	80081ac <__swsetup_r>
 8007af8:	b1c0      	cbz	r0, 8007b2c <_vfiprintf_r+0x78>
 8007afa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007afc:	07dc      	lsls	r4, r3, #31
 8007afe:	d50e      	bpl.n	8007b1e <_vfiprintf_r+0x6a>
 8007b00:	f04f 30ff 	mov.w	r0, #4294967295
 8007b04:	b01d      	add	sp, #116	; 0x74
 8007b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0a:	4b7b      	ldr	r3, [pc, #492]	; (8007cf8 <_vfiprintf_r+0x244>)
 8007b0c:	429d      	cmp	r5, r3
 8007b0e:	d101      	bne.n	8007b14 <_vfiprintf_r+0x60>
 8007b10:	68b5      	ldr	r5, [r6, #8]
 8007b12:	e7df      	b.n	8007ad4 <_vfiprintf_r+0x20>
 8007b14:	4b79      	ldr	r3, [pc, #484]	; (8007cfc <_vfiprintf_r+0x248>)
 8007b16:	429d      	cmp	r5, r3
 8007b18:	bf08      	it	eq
 8007b1a:	68f5      	ldreq	r5, [r6, #12]
 8007b1c:	e7da      	b.n	8007ad4 <_vfiprintf_r+0x20>
 8007b1e:	89ab      	ldrh	r3, [r5, #12]
 8007b20:	0598      	lsls	r0, r3, #22
 8007b22:	d4ed      	bmi.n	8007b00 <_vfiprintf_r+0x4c>
 8007b24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b26:	f7ff ff40 	bl	80079aa <__retarget_lock_release_recursive>
 8007b2a:	e7e9      	b.n	8007b00 <_vfiprintf_r+0x4c>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b30:	2320      	movs	r3, #32
 8007b32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b3a:	2330      	movs	r3, #48	; 0x30
 8007b3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d00 <_vfiprintf_r+0x24c>
 8007b40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b44:	f04f 0901 	mov.w	r9, #1
 8007b48:	4623      	mov	r3, r4
 8007b4a:	469a      	mov	sl, r3
 8007b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b50:	b10a      	cbz	r2, 8007b56 <_vfiprintf_r+0xa2>
 8007b52:	2a25      	cmp	r2, #37	; 0x25
 8007b54:	d1f9      	bne.n	8007b4a <_vfiprintf_r+0x96>
 8007b56:	ebba 0b04 	subs.w	fp, sl, r4
 8007b5a:	d00b      	beq.n	8007b74 <_vfiprintf_r+0xc0>
 8007b5c:	465b      	mov	r3, fp
 8007b5e:	4622      	mov	r2, r4
 8007b60:	4629      	mov	r1, r5
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ff93 	bl	8007a8e <__sfputs_r>
 8007b68:	3001      	adds	r0, #1
 8007b6a:	f000 80aa 	beq.w	8007cc2 <_vfiprintf_r+0x20e>
 8007b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b70:	445a      	add	r2, fp
 8007b72:	9209      	str	r2, [sp, #36]	; 0x24
 8007b74:	f89a 3000 	ldrb.w	r3, [sl]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 80a2 	beq.w	8007cc2 <_vfiprintf_r+0x20e>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f04f 32ff 	mov.w	r2, #4294967295
 8007b84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b88:	f10a 0a01 	add.w	sl, sl, #1
 8007b8c:	9304      	str	r3, [sp, #16]
 8007b8e:	9307      	str	r3, [sp, #28]
 8007b90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b94:	931a      	str	r3, [sp, #104]	; 0x68
 8007b96:	4654      	mov	r4, sl
 8007b98:	2205      	movs	r2, #5
 8007b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b9e:	4858      	ldr	r0, [pc, #352]	; (8007d00 <_vfiprintf_r+0x24c>)
 8007ba0:	f7f8 fb16 	bl	80001d0 <memchr>
 8007ba4:	9a04      	ldr	r2, [sp, #16]
 8007ba6:	b9d8      	cbnz	r0, 8007be0 <_vfiprintf_r+0x12c>
 8007ba8:	06d1      	lsls	r1, r2, #27
 8007baa:	bf44      	itt	mi
 8007bac:	2320      	movmi	r3, #32
 8007bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bb2:	0713      	lsls	r3, r2, #28
 8007bb4:	bf44      	itt	mi
 8007bb6:	232b      	movmi	r3, #43	; 0x2b
 8007bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007bc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007bc2:	d015      	beq.n	8007bf0 <_vfiprintf_r+0x13c>
 8007bc4:	9a07      	ldr	r2, [sp, #28]
 8007bc6:	4654      	mov	r4, sl
 8007bc8:	2000      	movs	r0, #0
 8007bca:	f04f 0c0a 	mov.w	ip, #10
 8007bce:	4621      	mov	r1, r4
 8007bd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bd4:	3b30      	subs	r3, #48	; 0x30
 8007bd6:	2b09      	cmp	r3, #9
 8007bd8:	d94e      	bls.n	8007c78 <_vfiprintf_r+0x1c4>
 8007bda:	b1b0      	cbz	r0, 8007c0a <_vfiprintf_r+0x156>
 8007bdc:	9207      	str	r2, [sp, #28]
 8007bde:	e014      	b.n	8007c0a <_vfiprintf_r+0x156>
 8007be0:	eba0 0308 	sub.w	r3, r0, r8
 8007be4:	fa09 f303 	lsl.w	r3, r9, r3
 8007be8:	4313      	orrs	r3, r2
 8007bea:	9304      	str	r3, [sp, #16]
 8007bec:	46a2      	mov	sl, r4
 8007bee:	e7d2      	b.n	8007b96 <_vfiprintf_r+0xe2>
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	1d19      	adds	r1, r3, #4
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	9103      	str	r1, [sp, #12]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	bfbb      	ittet	lt
 8007bfc:	425b      	neglt	r3, r3
 8007bfe:	f042 0202 	orrlt.w	r2, r2, #2
 8007c02:	9307      	strge	r3, [sp, #28]
 8007c04:	9307      	strlt	r3, [sp, #28]
 8007c06:	bfb8      	it	lt
 8007c08:	9204      	strlt	r2, [sp, #16]
 8007c0a:	7823      	ldrb	r3, [r4, #0]
 8007c0c:	2b2e      	cmp	r3, #46	; 0x2e
 8007c0e:	d10c      	bne.n	8007c2a <_vfiprintf_r+0x176>
 8007c10:	7863      	ldrb	r3, [r4, #1]
 8007c12:	2b2a      	cmp	r3, #42	; 0x2a
 8007c14:	d135      	bne.n	8007c82 <_vfiprintf_r+0x1ce>
 8007c16:	9b03      	ldr	r3, [sp, #12]
 8007c18:	1d1a      	adds	r2, r3, #4
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	9203      	str	r2, [sp, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	bfb8      	it	lt
 8007c22:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c26:	3402      	adds	r4, #2
 8007c28:	9305      	str	r3, [sp, #20]
 8007c2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d10 <_vfiprintf_r+0x25c>
 8007c2e:	7821      	ldrb	r1, [r4, #0]
 8007c30:	2203      	movs	r2, #3
 8007c32:	4650      	mov	r0, sl
 8007c34:	f7f8 facc 	bl	80001d0 <memchr>
 8007c38:	b140      	cbz	r0, 8007c4c <_vfiprintf_r+0x198>
 8007c3a:	2340      	movs	r3, #64	; 0x40
 8007c3c:	eba0 000a 	sub.w	r0, r0, sl
 8007c40:	fa03 f000 	lsl.w	r0, r3, r0
 8007c44:	9b04      	ldr	r3, [sp, #16]
 8007c46:	4303      	orrs	r3, r0
 8007c48:	3401      	adds	r4, #1
 8007c4a:	9304      	str	r3, [sp, #16]
 8007c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c50:	482c      	ldr	r0, [pc, #176]	; (8007d04 <_vfiprintf_r+0x250>)
 8007c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c56:	2206      	movs	r2, #6
 8007c58:	f7f8 faba 	bl	80001d0 <memchr>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d03f      	beq.n	8007ce0 <_vfiprintf_r+0x22c>
 8007c60:	4b29      	ldr	r3, [pc, #164]	; (8007d08 <_vfiprintf_r+0x254>)
 8007c62:	bb1b      	cbnz	r3, 8007cac <_vfiprintf_r+0x1f8>
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	3307      	adds	r3, #7
 8007c68:	f023 0307 	bic.w	r3, r3, #7
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	9303      	str	r3, [sp, #12]
 8007c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c72:	443b      	add	r3, r7
 8007c74:	9309      	str	r3, [sp, #36]	; 0x24
 8007c76:	e767      	b.n	8007b48 <_vfiprintf_r+0x94>
 8007c78:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	2001      	movs	r0, #1
 8007c80:	e7a5      	b.n	8007bce <_vfiprintf_r+0x11a>
 8007c82:	2300      	movs	r3, #0
 8007c84:	3401      	adds	r4, #1
 8007c86:	9305      	str	r3, [sp, #20]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	f04f 0c0a 	mov.w	ip, #10
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c94:	3a30      	subs	r2, #48	; 0x30
 8007c96:	2a09      	cmp	r2, #9
 8007c98:	d903      	bls.n	8007ca2 <_vfiprintf_r+0x1ee>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0c5      	beq.n	8007c2a <_vfiprintf_r+0x176>
 8007c9e:	9105      	str	r1, [sp, #20]
 8007ca0:	e7c3      	b.n	8007c2a <_vfiprintf_r+0x176>
 8007ca2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e7f0      	b.n	8007c8e <_vfiprintf_r+0x1da>
 8007cac:	ab03      	add	r3, sp, #12
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	4b16      	ldr	r3, [pc, #88]	; (8007d0c <_vfiprintf_r+0x258>)
 8007cb4:	a904      	add	r1, sp, #16
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f3af 8000 	nop.w
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	1c78      	adds	r0, r7, #1
 8007cc0:	d1d6      	bne.n	8007c70 <_vfiprintf_r+0x1bc>
 8007cc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc4:	07d9      	lsls	r1, r3, #31
 8007cc6:	d405      	bmi.n	8007cd4 <_vfiprintf_r+0x220>
 8007cc8:	89ab      	ldrh	r3, [r5, #12]
 8007cca:	059a      	lsls	r2, r3, #22
 8007ccc:	d402      	bmi.n	8007cd4 <_vfiprintf_r+0x220>
 8007cce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cd0:	f7ff fe6b 	bl	80079aa <__retarget_lock_release_recursive>
 8007cd4:	89ab      	ldrh	r3, [r5, #12]
 8007cd6:	065b      	lsls	r3, r3, #25
 8007cd8:	f53f af12 	bmi.w	8007b00 <_vfiprintf_r+0x4c>
 8007cdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cde:	e711      	b.n	8007b04 <_vfiprintf_r+0x50>
 8007ce0:	ab03      	add	r3, sp, #12
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	462a      	mov	r2, r5
 8007ce6:	4b09      	ldr	r3, [pc, #36]	; (8007d0c <_vfiprintf_r+0x258>)
 8007ce8:	a904      	add	r1, sp, #16
 8007cea:	4630      	mov	r0, r6
 8007cec:	f000 f880 	bl	8007df0 <_printf_i>
 8007cf0:	e7e4      	b.n	8007cbc <_vfiprintf_r+0x208>
 8007cf2:	bf00      	nop
 8007cf4:	080086c8 	.word	0x080086c8
 8007cf8:	080086e8 	.word	0x080086e8
 8007cfc:	080086a8 	.word	0x080086a8
 8007d00:	08008708 	.word	0x08008708
 8007d04:	08008712 	.word	0x08008712
 8007d08:	00000000 	.word	0x00000000
 8007d0c:	08007a8f 	.word	0x08007a8f
 8007d10:	0800870e 	.word	0x0800870e

08007d14 <_printf_common>:
 8007d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d18:	4616      	mov	r6, r2
 8007d1a:	4699      	mov	r9, r3
 8007d1c:	688a      	ldr	r2, [r1, #8]
 8007d1e:	690b      	ldr	r3, [r1, #16]
 8007d20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d24:	4293      	cmp	r3, r2
 8007d26:	bfb8      	it	lt
 8007d28:	4613      	movlt	r3, r2
 8007d2a:	6033      	str	r3, [r6, #0]
 8007d2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d30:	4607      	mov	r7, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	b10a      	cbz	r2, 8007d3a <_printf_common+0x26>
 8007d36:	3301      	adds	r3, #1
 8007d38:	6033      	str	r3, [r6, #0]
 8007d3a:	6823      	ldr	r3, [r4, #0]
 8007d3c:	0699      	lsls	r1, r3, #26
 8007d3e:	bf42      	ittt	mi
 8007d40:	6833      	ldrmi	r3, [r6, #0]
 8007d42:	3302      	addmi	r3, #2
 8007d44:	6033      	strmi	r3, [r6, #0]
 8007d46:	6825      	ldr	r5, [r4, #0]
 8007d48:	f015 0506 	ands.w	r5, r5, #6
 8007d4c:	d106      	bne.n	8007d5c <_printf_common+0x48>
 8007d4e:	f104 0a19 	add.w	sl, r4, #25
 8007d52:	68e3      	ldr	r3, [r4, #12]
 8007d54:	6832      	ldr	r2, [r6, #0]
 8007d56:	1a9b      	subs	r3, r3, r2
 8007d58:	42ab      	cmp	r3, r5
 8007d5a:	dc26      	bgt.n	8007daa <_printf_common+0x96>
 8007d5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d60:	1e13      	subs	r3, r2, #0
 8007d62:	6822      	ldr	r2, [r4, #0]
 8007d64:	bf18      	it	ne
 8007d66:	2301      	movne	r3, #1
 8007d68:	0692      	lsls	r2, r2, #26
 8007d6a:	d42b      	bmi.n	8007dc4 <_printf_common+0xb0>
 8007d6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d70:	4649      	mov	r1, r9
 8007d72:	4638      	mov	r0, r7
 8007d74:	47c0      	blx	r8
 8007d76:	3001      	adds	r0, #1
 8007d78:	d01e      	beq.n	8007db8 <_printf_common+0xa4>
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	68e5      	ldr	r5, [r4, #12]
 8007d7e:	6832      	ldr	r2, [r6, #0]
 8007d80:	f003 0306 	and.w	r3, r3, #6
 8007d84:	2b04      	cmp	r3, #4
 8007d86:	bf08      	it	eq
 8007d88:	1aad      	subeq	r5, r5, r2
 8007d8a:	68a3      	ldr	r3, [r4, #8]
 8007d8c:	6922      	ldr	r2, [r4, #16]
 8007d8e:	bf0c      	ite	eq
 8007d90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d94:	2500      	movne	r5, #0
 8007d96:	4293      	cmp	r3, r2
 8007d98:	bfc4      	itt	gt
 8007d9a:	1a9b      	subgt	r3, r3, r2
 8007d9c:	18ed      	addgt	r5, r5, r3
 8007d9e:	2600      	movs	r6, #0
 8007da0:	341a      	adds	r4, #26
 8007da2:	42b5      	cmp	r5, r6
 8007da4:	d11a      	bne.n	8007ddc <_printf_common+0xc8>
 8007da6:	2000      	movs	r0, #0
 8007da8:	e008      	b.n	8007dbc <_printf_common+0xa8>
 8007daa:	2301      	movs	r3, #1
 8007dac:	4652      	mov	r2, sl
 8007dae:	4649      	mov	r1, r9
 8007db0:	4638      	mov	r0, r7
 8007db2:	47c0      	blx	r8
 8007db4:	3001      	adds	r0, #1
 8007db6:	d103      	bne.n	8007dc0 <_printf_common+0xac>
 8007db8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc0:	3501      	adds	r5, #1
 8007dc2:	e7c6      	b.n	8007d52 <_printf_common+0x3e>
 8007dc4:	18e1      	adds	r1, r4, r3
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	2030      	movs	r0, #48	; 0x30
 8007dca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dce:	4422      	add	r2, r4
 8007dd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007dd8:	3302      	adds	r3, #2
 8007dda:	e7c7      	b.n	8007d6c <_printf_common+0x58>
 8007ddc:	2301      	movs	r3, #1
 8007dde:	4622      	mov	r2, r4
 8007de0:	4649      	mov	r1, r9
 8007de2:	4638      	mov	r0, r7
 8007de4:	47c0      	blx	r8
 8007de6:	3001      	adds	r0, #1
 8007de8:	d0e6      	beq.n	8007db8 <_printf_common+0xa4>
 8007dea:	3601      	adds	r6, #1
 8007dec:	e7d9      	b.n	8007da2 <_printf_common+0x8e>
	...

08007df0 <_printf_i>:
 8007df0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007df4:	460c      	mov	r4, r1
 8007df6:	4691      	mov	r9, r2
 8007df8:	7e27      	ldrb	r7, [r4, #24]
 8007dfa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007dfc:	2f78      	cmp	r7, #120	; 0x78
 8007dfe:	4680      	mov	r8, r0
 8007e00:	469a      	mov	sl, r3
 8007e02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e06:	d807      	bhi.n	8007e18 <_printf_i+0x28>
 8007e08:	2f62      	cmp	r7, #98	; 0x62
 8007e0a:	d80a      	bhi.n	8007e22 <_printf_i+0x32>
 8007e0c:	2f00      	cmp	r7, #0
 8007e0e:	f000 80d8 	beq.w	8007fc2 <_printf_i+0x1d2>
 8007e12:	2f58      	cmp	r7, #88	; 0x58
 8007e14:	f000 80a3 	beq.w	8007f5e <_printf_i+0x16e>
 8007e18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e20:	e03a      	b.n	8007e98 <_printf_i+0xa8>
 8007e22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e26:	2b15      	cmp	r3, #21
 8007e28:	d8f6      	bhi.n	8007e18 <_printf_i+0x28>
 8007e2a:	a001      	add	r0, pc, #4	; (adr r0, 8007e30 <_printf_i+0x40>)
 8007e2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007e30:	08007e89 	.word	0x08007e89
 8007e34:	08007e9d 	.word	0x08007e9d
 8007e38:	08007e19 	.word	0x08007e19
 8007e3c:	08007e19 	.word	0x08007e19
 8007e40:	08007e19 	.word	0x08007e19
 8007e44:	08007e19 	.word	0x08007e19
 8007e48:	08007e9d 	.word	0x08007e9d
 8007e4c:	08007e19 	.word	0x08007e19
 8007e50:	08007e19 	.word	0x08007e19
 8007e54:	08007e19 	.word	0x08007e19
 8007e58:	08007e19 	.word	0x08007e19
 8007e5c:	08007fa9 	.word	0x08007fa9
 8007e60:	08007ecd 	.word	0x08007ecd
 8007e64:	08007f8b 	.word	0x08007f8b
 8007e68:	08007e19 	.word	0x08007e19
 8007e6c:	08007e19 	.word	0x08007e19
 8007e70:	08007fcb 	.word	0x08007fcb
 8007e74:	08007e19 	.word	0x08007e19
 8007e78:	08007ecd 	.word	0x08007ecd
 8007e7c:	08007e19 	.word	0x08007e19
 8007e80:	08007e19 	.word	0x08007e19
 8007e84:	08007f93 	.word	0x08007f93
 8007e88:	680b      	ldr	r3, [r1, #0]
 8007e8a:	1d1a      	adds	r2, r3, #4
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	600a      	str	r2, [r1, #0]
 8007e90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e0a3      	b.n	8007fe4 <_printf_i+0x1f4>
 8007e9c:	6825      	ldr	r5, [r4, #0]
 8007e9e:	6808      	ldr	r0, [r1, #0]
 8007ea0:	062e      	lsls	r6, r5, #24
 8007ea2:	f100 0304 	add.w	r3, r0, #4
 8007ea6:	d50a      	bpl.n	8007ebe <_printf_i+0xce>
 8007ea8:	6805      	ldr	r5, [r0, #0]
 8007eaa:	600b      	str	r3, [r1, #0]
 8007eac:	2d00      	cmp	r5, #0
 8007eae:	da03      	bge.n	8007eb8 <_printf_i+0xc8>
 8007eb0:	232d      	movs	r3, #45	; 0x2d
 8007eb2:	426d      	negs	r5, r5
 8007eb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007eb8:	485e      	ldr	r0, [pc, #376]	; (8008034 <_printf_i+0x244>)
 8007eba:	230a      	movs	r3, #10
 8007ebc:	e019      	b.n	8007ef2 <_printf_i+0x102>
 8007ebe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007ec2:	6805      	ldr	r5, [r0, #0]
 8007ec4:	600b      	str	r3, [r1, #0]
 8007ec6:	bf18      	it	ne
 8007ec8:	b22d      	sxthne	r5, r5
 8007eca:	e7ef      	b.n	8007eac <_printf_i+0xbc>
 8007ecc:	680b      	ldr	r3, [r1, #0]
 8007ece:	6825      	ldr	r5, [r4, #0]
 8007ed0:	1d18      	adds	r0, r3, #4
 8007ed2:	6008      	str	r0, [r1, #0]
 8007ed4:	0628      	lsls	r0, r5, #24
 8007ed6:	d501      	bpl.n	8007edc <_printf_i+0xec>
 8007ed8:	681d      	ldr	r5, [r3, #0]
 8007eda:	e002      	b.n	8007ee2 <_printf_i+0xf2>
 8007edc:	0669      	lsls	r1, r5, #25
 8007ede:	d5fb      	bpl.n	8007ed8 <_printf_i+0xe8>
 8007ee0:	881d      	ldrh	r5, [r3, #0]
 8007ee2:	4854      	ldr	r0, [pc, #336]	; (8008034 <_printf_i+0x244>)
 8007ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8007ee6:	bf0c      	ite	eq
 8007ee8:	2308      	moveq	r3, #8
 8007eea:	230a      	movne	r3, #10
 8007eec:	2100      	movs	r1, #0
 8007eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ef2:	6866      	ldr	r6, [r4, #4]
 8007ef4:	60a6      	str	r6, [r4, #8]
 8007ef6:	2e00      	cmp	r6, #0
 8007ef8:	bfa2      	ittt	ge
 8007efa:	6821      	ldrge	r1, [r4, #0]
 8007efc:	f021 0104 	bicge.w	r1, r1, #4
 8007f00:	6021      	strge	r1, [r4, #0]
 8007f02:	b90d      	cbnz	r5, 8007f08 <_printf_i+0x118>
 8007f04:	2e00      	cmp	r6, #0
 8007f06:	d04d      	beq.n	8007fa4 <_printf_i+0x1b4>
 8007f08:	4616      	mov	r6, r2
 8007f0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f0e:	fb03 5711 	mls	r7, r3, r1, r5
 8007f12:	5dc7      	ldrb	r7, [r0, r7]
 8007f14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f18:	462f      	mov	r7, r5
 8007f1a:	42bb      	cmp	r3, r7
 8007f1c:	460d      	mov	r5, r1
 8007f1e:	d9f4      	bls.n	8007f0a <_printf_i+0x11a>
 8007f20:	2b08      	cmp	r3, #8
 8007f22:	d10b      	bne.n	8007f3c <_printf_i+0x14c>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	07df      	lsls	r7, r3, #31
 8007f28:	d508      	bpl.n	8007f3c <_printf_i+0x14c>
 8007f2a:	6923      	ldr	r3, [r4, #16]
 8007f2c:	6861      	ldr	r1, [r4, #4]
 8007f2e:	4299      	cmp	r1, r3
 8007f30:	bfde      	ittt	le
 8007f32:	2330      	movle	r3, #48	; 0x30
 8007f34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f3c:	1b92      	subs	r2, r2, r6
 8007f3e:	6122      	str	r2, [r4, #16]
 8007f40:	f8cd a000 	str.w	sl, [sp]
 8007f44:	464b      	mov	r3, r9
 8007f46:	aa03      	add	r2, sp, #12
 8007f48:	4621      	mov	r1, r4
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	f7ff fee2 	bl	8007d14 <_printf_common>
 8007f50:	3001      	adds	r0, #1
 8007f52:	d14c      	bne.n	8007fee <_printf_i+0x1fe>
 8007f54:	f04f 30ff 	mov.w	r0, #4294967295
 8007f58:	b004      	add	sp, #16
 8007f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5e:	4835      	ldr	r0, [pc, #212]	; (8008034 <_printf_i+0x244>)
 8007f60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	680e      	ldr	r6, [r1, #0]
 8007f68:	061f      	lsls	r7, r3, #24
 8007f6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8007f6e:	600e      	str	r6, [r1, #0]
 8007f70:	d514      	bpl.n	8007f9c <_printf_i+0x1ac>
 8007f72:	07d9      	lsls	r1, r3, #31
 8007f74:	bf44      	itt	mi
 8007f76:	f043 0320 	orrmi.w	r3, r3, #32
 8007f7a:	6023      	strmi	r3, [r4, #0]
 8007f7c:	b91d      	cbnz	r5, 8007f86 <_printf_i+0x196>
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	f023 0320 	bic.w	r3, r3, #32
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	2310      	movs	r3, #16
 8007f88:	e7b0      	b.n	8007eec <_printf_i+0xfc>
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	f043 0320 	orr.w	r3, r3, #32
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	2378      	movs	r3, #120	; 0x78
 8007f94:	4828      	ldr	r0, [pc, #160]	; (8008038 <_printf_i+0x248>)
 8007f96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f9a:	e7e3      	b.n	8007f64 <_printf_i+0x174>
 8007f9c:	065e      	lsls	r6, r3, #25
 8007f9e:	bf48      	it	mi
 8007fa0:	b2ad      	uxthmi	r5, r5
 8007fa2:	e7e6      	b.n	8007f72 <_printf_i+0x182>
 8007fa4:	4616      	mov	r6, r2
 8007fa6:	e7bb      	b.n	8007f20 <_printf_i+0x130>
 8007fa8:	680b      	ldr	r3, [r1, #0]
 8007faa:	6826      	ldr	r6, [r4, #0]
 8007fac:	6960      	ldr	r0, [r4, #20]
 8007fae:	1d1d      	adds	r5, r3, #4
 8007fb0:	600d      	str	r5, [r1, #0]
 8007fb2:	0635      	lsls	r5, r6, #24
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	d501      	bpl.n	8007fbc <_printf_i+0x1cc>
 8007fb8:	6018      	str	r0, [r3, #0]
 8007fba:	e002      	b.n	8007fc2 <_printf_i+0x1d2>
 8007fbc:	0671      	lsls	r1, r6, #25
 8007fbe:	d5fb      	bpl.n	8007fb8 <_printf_i+0x1c8>
 8007fc0:	8018      	strh	r0, [r3, #0]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	6123      	str	r3, [r4, #16]
 8007fc6:	4616      	mov	r6, r2
 8007fc8:	e7ba      	b.n	8007f40 <_printf_i+0x150>
 8007fca:	680b      	ldr	r3, [r1, #0]
 8007fcc:	1d1a      	adds	r2, r3, #4
 8007fce:	600a      	str	r2, [r1, #0]
 8007fd0:	681e      	ldr	r6, [r3, #0]
 8007fd2:	6862      	ldr	r2, [r4, #4]
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	f7f8 f8fa 	bl	80001d0 <memchr>
 8007fdc:	b108      	cbz	r0, 8007fe2 <_printf_i+0x1f2>
 8007fde:	1b80      	subs	r0, r0, r6
 8007fe0:	6060      	str	r0, [r4, #4]
 8007fe2:	6863      	ldr	r3, [r4, #4]
 8007fe4:	6123      	str	r3, [r4, #16]
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fec:	e7a8      	b.n	8007f40 <_printf_i+0x150>
 8007fee:	6923      	ldr	r3, [r4, #16]
 8007ff0:	4632      	mov	r2, r6
 8007ff2:	4649      	mov	r1, r9
 8007ff4:	4640      	mov	r0, r8
 8007ff6:	47d0      	blx	sl
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d0ab      	beq.n	8007f54 <_printf_i+0x164>
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	079b      	lsls	r3, r3, #30
 8008000:	d413      	bmi.n	800802a <_printf_i+0x23a>
 8008002:	68e0      	ldr	r0, [r4, #12]
 8008004:	9b03      	ldr	r3, [sp, #12]
 8008006:	4298      	cmp	r0, r3
 8008008:	bfb8      	it	lt
 800800a:	4618      	movlt	r0, r3
 800800c:	e7a4      	b.n	8007f58 <_printf_i+0x168>
 800800e:	2301      	movs	r3, #1
 8008010:	4632      	mov	r2, r6
 8008012:	4649      	mov	r1, r9
 8008014:	4640      	mov	r0, r8
 8008016:	47d0      	blx	sl
 8008018:	3001      	adds	r0, #1
 800801a:	d09b      	beq.n	8007f54 <_printf_i+0x164>
 800801c:	3501      	adds	r5, #1
 800801e:	68e3      	ldr	r3, [r4, #12]
 8008020:	9903      	ldr	r1, [sp, #12]
 8008022:	1a5b      	subs	r3, r3, r1
 8008024:	42ab      	cmp	r3, r5
 8008026:	dcf2      	bgt.n	800800e <_printf_i+0x21e>
 8008028:	e7eb      	b.n	8008002 <_printf_i+0x212>
 800802a:	2500      	movs	r5, #0
 800802c:	f104 0619 	add.w	r6, r4, #25
 8008030:	e7f5      	b.n	800801e <_printf_i+0x22e>
 8008032:	bf00      	nop
 8008034:	08008719 	.word	0x08008719
 8008038:	0800872a 	.word	0x0800872a

0800803c <_sbrk_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4d06      	ldr	r5, [pc, #24]	; (8008058 <_sbrk_r+0x1c>)
 8008040:	2300      	movs	r3, #0
 8008042:	4604      	mov	r4, r0
 8008044:	4608      	mov	r0, r1
 8008046:	602b      	str	r3, [r5, #0]
 8008048:	f7f9 fc84 	bl	8001954 <_sbrk>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_sbrk_r+0x1a>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_sbrk_r+0x1a>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	20000900 	.word	0x20000900

0800805c <__sread>:
 800805c:	b510      	push	{r4, lr}
 800805e:	460c      	mov	r4, r1
 8008060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008064:	f000 fab4 	bl	80085d0 <_read_r>
 8008068:	2800      	cmp	r0, #0
 800806a:	bfab      	itete	ge
 800806c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800806e:	89a3      	ldrhlt	r3, [r4, #12]
 8008070:	181b      	addge	r3, r3, r0
 8008072:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008076:	bfac      	ite	ge
 8008078:	6563      	strge	r3, [r4, #84]	; 0x54
 800807a:	81a3      	strhlt	r3, [r4, #12]
 800807c:	bd10      	pop	{r4, pc}

0800807e <__swrite>:
 800807e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008082:	461f      	mov	r7, r3
 8008084:	898b      	ldrh	r3, [r1, #12]
 8008086:	05db      	lsls	r3, r3, #23
 8008088:	4605      	mov	r5, r0
 800808a:	460c      	mov	r4, r1
 800808c:	4616      	mov	r6, r2
 800808e:	d505      	bpl.n	800809c <__swrite+0x1e>
 8008090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008094:	2302      	movs	r3, #2
 8008096:	2200      	movs	r2, #0
 8008098:	f000 f9c8 	bl	800842c <_lseek_r>
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080a6:	81a3      	strh	r3, [r4, #12]
 80080a8:	4632      	mov	r2, r6
 80080aa:	463b      	mov	r3, r7
 80080ac:	4628      	mov	r0, r5
 80080ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080b2:	f000 b869 	b.w	8008188 <_write_r>

080080b6 <__sseek>:
 80080b6:	b510      	push	{r4, lr}
 80080b8:	460c      	mov	r4, r1
 80080ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080be:	f000 f9b5 	bl	800842c <_lseek_r>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	bf15      	itete	ne
 80080c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80080ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080d2:	81a3      	strheq	r3, [r4, #12]
 80080d4:	bf18      	it	ne
 80080d6:	81a3      	strhne	r3, [r4, #12]
 80080d8:	bd10      	pop	{r4, pc}

080080da <__sclose>:
 80080da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080de:	f000 b8d3 	b.w	8008288 <_close_r>
	...

080080e4 <__swbuf_r>:
 80080e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080e6:	460e      	mov	r6, r1
 80080e8:	4614      	mov	r4, r2
 80080ea:	4605      	mov	r5, r0
 80080ec:	b118      	cbz	r0, 80080f6 <__swbuf_r+0x12>
 80080ee:	6983      	ldr	r3, [r0, #24]
 80080f0:	b90b      	cbnz	r3, 80080f6 <__swbuf_r+0x12>
 80080f2:	f7ff fbbb 	bl	800786c <__sinit>
 80080f6:	4b21      	ldr	r3, [pc, #132]	; (800817c <__swbuf_r+0x98>)
 80080f8:	429c      	cmp	r4, r3
 80080fa:	d12b      	bne.n	8008154 <__swbuf_r+0x70>
 80080fc:	686c      	ldr	r4, [r5, #4]
 80080fe:	69a3      	ldr	r3, [r4, #24]
 8008100:	60a3      	str	r3, [r4, #8]
 8008102:	89a3      	ldrh	r3, [r4, #12]
 8008104:	071a      	lsls	r2, r3, #28
 8008106:	d52f      	bpl.n	8008168 <__swbuf_r+0x84>
 8008108:	6923      	ldr	r3, [r4, #16]
 800810a:	b36b      	cbz	r3, 8008168 <__swbuf_r+0x84>
 800810c:	6923      	ldr	r3, [r4, #16]
 800810e:	6820      	ldr	r0, [r4, #0]
 8008110:	1ac0      	subs	r0, r0, r3
 8008112:	6963      	ldr	r3, [r4, #20]
 8008114:	b2f6      	uxtb	r6, r6
 8008116:	4283      	cmp	r3, r0
 8008118:	4637      	mov	r7, r6
 800811a:	dc04      	bgt.n	8008126 <__swbuf_r+0x42>
 800811c:	4621      	mov	r1, r4
 800811e:	4628      	mov	r0, r5
 8008120:	f000 f948 	bl	80083b4 <_fflush_r>
 8008124:	bb30      	cbnz	r0, 8008174 <__swbuf_r+0x90>
 8008126:	68a3      	ldr	r3, [r4, #8]
 8008128:	3b01      	subs	r3, #1
 800812a:	60a3      	str	r3, [r4, #8]
 800812c:	6823      	ldr	r3, [r4, #0]
 800812e:	1c5a      	adds	r2, r3, #1
 8008130:	6022      	str	r2, [r4, #0]
 8008132:	701e      	strb	r6, [r3, #0]
 8008134:	6963      	ldr	r3, [r4, #20]
 8008136:	3001      	adds	r0, #1
 8008138:	4283      	cmp	r3, r0
 800813a:	d004      	beq.n	8008146 <__swbuf_r+0x62>
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	07db      	lsls	r3, r3, #31
 8008140:	d506      	bpl.n	8008150 <__swbuf_r+0x6c>
 8008142:	2e0a      	cmp	r6, #10
 8008144:	d104      	bne.n	8008150 <__swbuf_r+0x6c>
 8008146:	4621      	mov	r1, r4
 8008148:	4628      	mov	r0, r5
 800814a:	f000 f933 	bl	80083b4 <_fflush_r>
 800814e:	b988      	cbnz	r0, 8008174 <__swbuf_r+0x90>
 8008150:	4638      	mov	r0, r7
 8008152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008154:	4b0a      	ldr	r3, [pc, #40]	; (8008180 <__swbuf_r+0x9c>)
 8008156:	429c      	cmp	r4, r3
 8008158:	d101      	bne.n	800815e <__swbuf_r+0x7a>
 800815a:	68ac      	ldr	r4, [r5, #8]
 800815c:	e7cf      	b.n	80080fe <__swbuf_r+0x1a>
 800815e:	4b09      	ldr	r3, [pc, #36]	; (8008184 <__swbuf_r+0xa0>)
 8008160:	429c      	cmp	r4, r3
 8008162:	bf08      	it	eq
 8008164:	68ec      	ldreq	r4, [r5, #12]
 8008166:	e7ca      	b.n	80080fe <__swbuf_r+0x1a>
 8008168:	4621      	mov	r1, r4
 800816a:	4628      	mov	r0, r5
 800816c:	f000 f81e 	bl	80081ac <__swsetup_r>
 8008170:	2800      	cmp	r0, #0
 8008172:	d0cb      	beq.n	800810c <__swbuf_r+0x28>
 8008174:	f04f 37ff 	mov.w	r7, #4294967295
 8008178:	e7ea      	b.n	8008150 <__swbuf_r+0x6c>
 800817a:	bf00      	nop
 800817c:	080086c8 	.word	0x080086c8
 8008180:	080086e8 	.word	0x080086e8
 8008184:	080086a8 	.word	0x080086a8

08008188 <_write_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4d07      	ldr	r5, [pc, #28]	; (80081a8 <_write_r+0x20>)
 800818c:	4604      	mov	r4, r0
 800818e:	4608      	mov	r0, r1
 8008190:	4611      	mov	r1, r2
 8008192:	2200      	movs	r2, #0
 8008194:	602a      	str	r2, [r5, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	f7f9 fb8b 	bl	80018b2 <_write>
 800819c:	1c43      	adds	r3, r0, #1
 800819e:	d102      	bne.n	80081a6 <_write_r+0x1e>
 80081a0:	682b      	ldr	r3, [r5, #0]
 80081a2:	b103      	cbz	r3, 80081a6 <_write_r+0x1e>
 80081a4:	6023      	str	r3, [r4, #0]
 80081a6:	bd38      	pop	{r3, r4, r5, pc}
 80081a8:	20000900 	.word	0x20000900

080081ac <__swsetup_r>:
 80081ac:	4b32      	ldr	r3, [pc, #200]	; (8008278 <__swsetup_r+0xcc>)
 80081ae:	b570      	push	{r4, r5, r6, lr}
 80081b0:	681d      	ldr	r5, [r3, #0]
 80081b2:	4606      	mov	r6, r0
 80081b4:	460c      	mov	r4, r1
 80081b6:	b125      	cbz	r5, 80081c2 <__swsetup_r+0x16>
 80081b8:	69ab      	ldr	r3, [r5, #24]
 80081ba:	b913      	cbnz	r3, 80081c2 <__swsetup_r+0x16>
 80081bc:	4628      	mov	r0, r5
 80081be:	f7ff fb55 	bl	800786c <__sinit>
 80081c2:	4b2e      	ldr	r3, [pc, #184]	; (800827c <__swsetup_r+0xd0>)
 80081c4:	429c      	cmp	r4, r3
 80081c6:	d10f      	bne.n	80081e8 <__swsetup_r+0x3c>
 80081c8:	686c      	ldr	r4, [r5, #4]
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081d0:	0719      	lsls	r1, r3, #28
 80081d2:	d42c      	bmi.n	800822e <__swsetup_r+0x82>
 80081d4:	06dd      	lsls	r5, r3, #27
 80081d6:	d411      	bmi.n	80081fc <__swsetup_r+0x50>
 80081d8:	2309      	movs	r3, #9
 80081da:	6033      	str	r3, [r6, #0]
 80081dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081e0:	81a3      	strh	r3, [r4, #12]
 80081e2:	f04f 30ff 	mov.w	r0, #4294967295
 80081e6:	e03e      	b.n	8008266 <__swsetup_r+0xba>
 80081e8:	4b25      	ldr	r3, [pc, #148]	; (8008280 <__swsetup_r+0xd4>)
 80081ea:	429c      	cmp	r4, r3
 80081ec:	d101      	bne.n	80081f2 <__swsetup_r+0x46>
 80081ee:	68ac      	ldr	r4, [r5, #8]
 80081f0:	e7eb      	b.n	80081ca <__swsetup_r+0x1e>
 80081f2:	4b24      	ldr	r3, [pc, #144]	; (8008284 <__swsetup_r+0xd8>)
 80081f4:	429c      	cmp	r4, r3
 80081f6:	bf08      	it	eq
 80081f8:	68ec      	ldreq	r4, [r5, #12]
 80081fa:	e7e6      	b.n	80081ca <__swsetup_r+0x1e>
 80081fc:	0758      	lsls	r0, r3, #29
 80081fe:	d512      	bpl.n	8008226 <__swsetup_r+0x7a>
 8008200:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008202:	b141      	cbz	r1, 8008216 <__swsetup_r+0x6a>
 8008204:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008208:	4299      	cmp	r1, r3
 800820a:	d002      	beq.n	8008212 <__swsetup_r+0x66>
 800820c:	4630      	mov	r0, r6
 800820e:	f000 f98f 	bl	8008530 <_free_r>
 8008212:	2300      	movs	r3, #0
 8008214:	6363      	str	r3, [r4, #52]	; 0x34
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800821c:	81a3      	strh	r3, [r4, #12]
 800821e:	2300      	movs	r3, #0
 8008220:	6063      	str	r3, [r4, #4]
 8008222:	6923      	ldr	r3, [r4, #16]
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	f043 0308 	orr.w	r3, r3, #8
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	b94b      	cbnz	r3, 8008246 <__swsetup_r+0x9a>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800823c:	d003      	beq.n	8008246 <__swsetup_r+0x9a>
 800823e:	4621      	mov	r1, r4
 8008240:	4630      	mov	r0, r6
 8008242:	f000 f929 	bl	8008498 <__smakebuf_r>
 8008246:	89a0      	ldrh	r0, [r4, #12]
 8008248:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800824c:	f010 0301 	ands.w	r3, r0, #1
 8008250:	d00a      	beq.n	8008268 <__swsetup_r+0xbc>
 8008252:	2300      	movs	r3, #0
 8008254:	60a3      	str	r3, [r4, #8]
 8008256:	6963      	ldr	r3, [r4, #20]
 8008258:	425b      	negs	r3, r3
 800825a:	61a3      	str	r3, [r4, #24]
 800825c:	6923      	ldr	r3, [r4, #16]
 800825e:	b943      	cbnz	r3, 8008272 <__swsetup_r+0xc6>
 8008260:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008264:	d1ba      	bne.n	80081dc <__swsetup_r+0x30>
 8008266:	bd70      	pop	{r4, r5, r6, pc}
 8008268:	0781      	lsls	r1, r0, #30
 800826a:	bf58      	it	pl
 800826c:	6963      	ldrpl	r3, [r4, #20]
 800826e:	60a3      	str	r3, [r4, #8]
 8008270:	e7f4      	b.n	800825c <__swsetup_r+0xb0>
 8008272:	2000      	movs	r0, #0
 8008274:	e7f7      	b.n	8008266 <__swsetup_r+0xba>
 8008276:	bf00      	nop
 8008278:	2000008c 	.word	0x2000008c
 800827c:	080086c8 	.word	0x080086c8
 8008280:	080086e8 	.word	0x080086e8
 8008284:	080086a8 	.word	0x080086a8

08008288 <_close_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4d06      	ldr	r5, [pc, #24]	; (80082a4 <_close_r+0x1c>)
 800828c:	2300      	movs	r3, #0
 800828e:	4604      	mov	r4, r0
 8008290:	4608      	mov	r0, r1
 8008292:	602b      	str	r3, [r5, #0]
 8008294:	f7f9 fb29 	bl	80018ea <_close>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d102      	bne.n	80082a2 <_close_r+0x1a>
 800829c:	682b      	ldr	r3, [r5, #0]
 800829e:	b103      	cbz	r3, 80082a2 <_close_r+0x1a>
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	20000900 	.word	0x20000900

080082a8 <__sflush_r>:
 80082a8:	898a      	ldrh	r2, [r1, #12]
 80082aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ae:	4605      	mov	r5, r0
 80082b0:	0710      	lsls	r0, r2, #28
 80082b2:	460c      	mov	r4, r1
 80082b4:	d458      	bmi.n	8008368 <__sflush_r+0xc0>
 80082b6:	684b      	ldr	r3, [r1, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	dc05      	bgt.n	80082c8 <__sflush_r+0x20>
 80082bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	dc02      	bgt.n	80082c8 <__sflush_r+0x20>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082ca:	2e00      	cmp	r6, #0
 80082cc:	d0f9      	beq.n	80082c2 <__sflush_r+0x1a>
 80082ce:	2300      	movs	r3, #0
 80082d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80082d4:	682f      	ldr	r7, [r5, #0]
 80082d6:	602b      	str	r3, [r5, #0]
 80082d8:	d032      	beq.n	8008340 <__sflush_r+0x98>
 80082da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	075a      	lsls	r2, r3, #29
 80082e0:	d505      	bpl.n	80082ee <__sflush_r+0x46>
 80082e2:	6863      	ldr	r3, [r4, #4]
 80082e4:	1ac0      	subs	r0, r0, r3
 80082e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80082e8:	b10b      	cbz	r3, 80082ee <__sflush_r+0x46>
 80082ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80082ec:	1ac0      	subs	r0, r0, r3
 80082ee:	2300      	movs	r3, #0
 80082f0:	4602      	mov	r2, r0
 80082f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082f4:	6a21      	ldr	r1, [r4, #32]
 80082f6:	4628      	mov	r0, r5
 80082f8:	47b0      	blx	r6
 80082fa:	1c43      	adds	r3, r0, #1
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	d106      	bne.n	800830e <__sflush_r+0x66>
 8008300:	6829      	ldr	r1, [r5, #0]
 8008302:	291d      	cmp	r1, #29
 8008304:	d82c      	bhi.n	8008360 <__sflush_r+0xb8>
 8008306:	4a2a      	ldr	r2, [pc, #168]	; (80083b0 <__sflush_r+0x108>)
 8008308:	40ca      	lsrs	r2, r1
 800830a:	07d6      	lsls	r6, r2, #31
 800830c:	d528      	bpl.n	8008360 <__sflush_r+0xb8>
 800830e:	2200      	movs	r2, #0
 8008310:	6062      	str	r2, [r4, #4]
 8008312:	04d9      	lsls	r1, r3, #19
 8008314:	6922      	ldr	r2, [r4, #16]
 8008316:	6022      	str	r2, [r4, #0]
 8008318:	d504      	bpl.n	8008324 <__sflush_r+0x7c>
 800831a:	1c42      	adds	r2, r0, #1
 800831c:	d101      	bne.n	8008322 <__sflush_r+0x7a>
 800831e:	682b      	ldr	r3, [r5, #0]
 8008320:	b903      	cbnz	r3, 8008324 <__sflush_r+0x7c>
 8008322:	6560      	str	r0, [r4, #84]	; 0x54
 8008324:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008326:	602f      	str	r7, [r5, #0]
 8008328:	2900      	cmp	r1, #0
 800832a:	d0ca      	beq.n	80082c2 <__sflush_r+0x1a>
 800832c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008330:	4299      	cmp	r1, r3
 8008332:	d002      	beq.n	800833a <__sflush_r+0x92>
 8008334:	4628      	mov	r0, r5
 8008336:	f000 f8fb 	bl	8008530 <_free_r>
 800833a:	2000      	movs	r0, #0
 800833c:	6360      	str	r0, [r4, #52]	; 0x34
 800833e:	e7c1      	b.n	80082c4 <__sflush_r+0x1c>
 8008340:	6a21      	ldr	r1, [r4, #32]
 8008342:	2301      	movs	r3, #1
 8008344:	4628      	mov	r0, r5
 8008346:	47b0      	blx	r6
 8008348:	1c41      	adds	r1, r0, #1
 800834a:	d1c7      	bne.n	80082dc <__sflush_r+0x34>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0c4      	beq.n	80082dc <__sflush_r+0x34>
 8008352:	2b1d      	cmp	r3, #29
 8008354:	d001      	beq.n	800835a <__sflush_r+0xb2>
 8008356:	2b16      	cmp	r3, #22
 8008358:	d101      	bne.n	800835e <__sflush_r+0xb6>
 800835a:	602f      	str	r7, [r5, #0]
 800835c:	e7b1      	b.n	80082c2 <__sflush_r+0x1a>
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008364:	81a3      	strh	r3, [r4, #12]
 8008366:	e7ad      	b.n	80082c4 <__sflush_r+0x1c>
 8008368:	690f      	ldr	r7, [r1, #16]
 800836a:	2f00      	cmp	r7, #0
 800836c:	d0a9      	beq.n	80082c2 <__sflush_r+0x1a>
 800836e:	0793      	lsls	r3, r2, #30
 8008370:	680e      	ldr	r6, [r1, #0]
 8008372:	bf08      	it	eq
 8008374:	694b      	ldreq	r3, [r1, #20]
 8008376:	600f      	str	r7, [r1, #0]
 8008378:	bf18      	it	ne
 800837a:	2300      	movne	r3, #0
 800837c:	eba6 0807 	sub.w	r8, r6, r7
 8008380:	608b      	str	r3, [r1, #8]
 8008382:	f1b8 0f00 	cmp.w	r8, #0
 8008386:	dd9c      	ble.n	80082c2 <__sflush_r+0x1a>
 8008388:	6a21      	ldr	r1, [r4, #32]
 800838a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800838c:	4643      	mov	r3, r8
 800838e:	463a      	mov	r2, r7
 8008390:	4628      	mov	r0, r5
 8008392:	47b0      	blx	r6
 8008394:	2800      	cmp	r0, #0
 8008396:	dc06      	bgt.n	80083a6 <__sflush_r+0xfe>
 8008398:	89a3      	ldrh	r3, [r4, #12]
 800839a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800839e:	81a3      	strh	r3, [r4, #12]
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	e78e      	b.n	80082c4 <__sflush_r+0x1c>
 80083a6:	4407      	add	r7, r0
 80083a8:	eba8 0800 	sub.w	r8, r8, r0
 80083ac:	e7e9      	b.n	8008382 <__sflush_r+0xda>
 80083ae:	bf00      	nop
 80083b0:	20400001 	.word	0x20400001

080083b4 <_fflush_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	690b      	ldr	r3, [r1, #16]
 80083b8:	4605      	mov	r5, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	b913      	cbnz	r3, 80083c4 <_fflush_r+0x10>
 80083be:	2500      	movs	r5, #0
 80083c0:	4628      	mov	r0, r5
 80083c2:	bd38      	pop	{r3, r4, r5, pc}
 80083c4:	b118      	cbz	r0, 80083ce <_fflush_r+0x1a>
 80083c6:	6983      	ldr	r3, [r0, #24]
 80083c8:	b90b      	cbnz	r3, 80083ce <_fflush_r+0x1a>
 80083ca:	f7ff fa4f 	bl	800786c <__sinit>
 80083ce:	4b14      	ldr	r3, [pc, #80]	; (8008420 <_fflush_r+0x6c>)
 80083d0:	429c      	cmp	r4, r3
 80083d2:	d11b      	bne.n	800840c <_fflush_r+0x58>
 80083d4:	686c      	ldr	r4, [r5, #4]
 80083d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d0ef      	beq.n	80083be <_fflush_r+0xa>
 80083de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80083e0:	07d0      	lsls	r0, r2, #31
 80083e2:	d404      	bmi.n	80083ee <_fflush_r+0x3a>
 80083e4:	0599      	lsls	r1, r3, #22
 80083e6:	d402      	bmi.n	80083ee <_fflush_r+0x3a>
 80083e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083ea:	f7ff fadd 	bl	80079a8 <__retarget_lock_acquire_recursive>
 80083ee:	4628      	mov	r0, r5
 80083f0:	4621      	mov	r1, r4
 80083f2:	f7ff ff59 	bl	80082a8 <__sflush_r>
 80083f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083f8:	07da      	lsls	r2, r3, #31
 80083fa:	4605      	mov	r5, r0
 80083fc:	d4e0      	bmi.n	80083c0 <_fflush_r+0xc>
 80083fe:	89a3      	ldrh	r3, [r4, #12]
 8008400:	059b      	lsls	r3, r3, #22
 8008402:	d4dd      	bmi.n	80083c0 <_fflush_r+0xc>
 8008404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008406:	f7ff fad0 	bl	80079aa <__retarget_lock_release_recursive>
 800840a:	e7d9      	b.n	80083c0 <_fflush_r+0xc>
 800840c:	4b05      	ldr	r3, [pc, #20]	; (8008424 <_fflush_r+0x70>)
 800840e:	429c      	cmp	r4, r3
 8008410:	d101      	bne.n	8008416 <_fflush_r+0x62>
 8008412:	68ac      	ldr	r4, [r5, #8]
 8008414:	e7df      	b.n	80083d6 <_fflush_r+0x22>
 8008416:	4b04      	ldr	r3, [pc, #16]	; (8008428 <_fflush_r+0x74>)
 8008418:	429c      	cmp	r4, r3
 800841a:	bf08      	it	eq
 800841c:	68ec      	ldreq	r4, [r5, #12]
 800841e:	e7da      	b.n	80083d6 <_fflush_r+0x22>
 8008420:	080086c8 	.word	0x080086c8
 8008424:	080086e8 	.word	0x080086e8
 8008428:	080086a8 	.word	0x080086a8

0800842c <_lseek_r>:
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4d07      	ldr	r5, [pc, #28]	; (800844c <_lseek_r+0x20>)
 8008430:	4604      	mov	r4, r0
 8008432:	4608      	mov	r0, r1
 8008434:	4611      	mov	r1, r2
 8008436:	2200      	movs	r2, #0
 8008438:	602a      	str	r2, [r5, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	f7f9 fa7c 	bl	8001938 <_lseek>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d102      	bne.n	800844a <_lseek_r+0x1e>
 8008444:	682b      	ldr	r3, [r5, #0]
 8008446:	b103      	cbz	r3, 800844a <_lseek_r+0x1e>
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	20000900 	.word	0x20000900

08008450 <__swhatbuf_r>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	460e      	mov	r6, r1
 8008454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008458:	2900      	cmp	r1, #0
 800845a:	b096      	sub	sp, #88	; 0x58
 800845c:	4614      	mov	r4, r2
 800845e:	461d      	mov	r5, r3
 8008460:	da07      	bge.n	8008472 <__swhatbuf_r+0x22>
 8008462:	2300      	movs	r3, #0
 8008464:	602b      	str	r3, [r5, #0]
 8008466:	89b3      	ldrh	r3, [r6, #12]
 8008468:	061a      	lsls	r2, r3, #24
 800846a:	d410      	bmi.n	800848e <__swhatbuf_r+0x3e>
 800846c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008470:	e00e      	b.n	8008490 <__swhatbuf_r+0x40>
 8008472:	466a      	mov	r2, sp
 8008474:	f000 f8be 	bl	80085f4 <_fstat_r>
 8008478:	2800      	cmp	r0, #0
 800847a:	dbf2      	blt.n	8008462 <__swhatbuf_r+0x12>
 800847c:	9a01      	ldr	r2, [sp, #4]
 800847e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008482:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008486:	425a      	negs	r2, r3
 8008488:	415a      	adcs	r2, r3
 800848a:	602a      	str	r2, [r5, #0]
 800848c:	e7ee      	b.n	800846c <__swhatbuf_r+0x1c>
 800848e:	2340      	movs	r3, #64	; 0x40
 8008490:	2000      	movs	r0, #0
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	b016      	add	sp, #88	; 0x58
 8008496:	bd70      	pop	{r4, r5, r6, pc}

08008498 <__smakebuf_r>:
 8008498:	898b      	ldrh	r3, [r1, #12]
 800849a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800849c:	079d      	lsls	r5, r3, #30
 800849e:	4606      	mov	r6, r0
 80084a0:	460c      	mov	r4, r1
 80084a2:	d507      	bpl.n	80084b4 <__smakebuf_r+0x1c>
 80084a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084a8:	6023      	str	r3, [r4, #0]
 80084aa:	6123      	str	r3, [r4, #16]
 80084ac:	2301      	movs	r3, #1
 80084ae:	6163      	str	r3, [r4, #20]
 80084b0:	b002      	add	sp, #8
 80084b2:	bd70      	pop	{r4, r5, r6, pc}
 80084b4:	ab01      	add	r3, sp, #4
 80084b6:	466a      	mov	r2, sp
 80084b8:	f7ff ffca 	bl	8008450 <__swhatbuf_r>
 80084bc:	9900      	ldr	r1, [sp, #0]
 80084be:	4605      	mov	r5, r0
 80084c0:	4630      	mov	r0, r6
 80084c2:	f7ff fa73 	bl	80079ac <_malloc_r>
 80084c6:	b948      	cbnz	r0, 80084dc <__smakebuf_r+0x44>
 80084c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084cc:	059a      	lsls	r2, r3, #22
 80084ce:	d4ef      	bmi.n	80084b0 <__smakebuf_r+0x18>
 80084d0:	f023 0303 	bic.w	r3, r3, #3
 80084d4:	f043 0302 	orr.w	r3, r3, #2
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	e7e3      	b.n	80084a4 <__smakebuf_r+0xc>
 80084dc:	4b0d      	ldr	r3, [pc, #52]	; (8008514 <__smakebuf_r+0x7c>)
 80084de:	62b3      	str	r3, [r6, #40]	; 0x28
 80084e0:	89a3      	ldrh	r3, [r4, #12]
 80084e2:	6020      	str	r0, [r4, #0]
 80084e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084e8:	81a3      	strh	r3, [r4, #12]
 80084ea:	9b00      	ldr	r3, [sp, #0]
 80084ec:	6163      	str	r3, [r4, #20]
 80084ee:	9b01      	ldr	r3, [sp, #4]
 80084f0:	6120      	str	r0, [r4, #16]
 80084f2:	b15b      	cbz	r3, 800850c <__smakebuf_r+0x74>
 80084f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084f8:	4630      	mov	r0, r6
 80084fa:	f000 f88d 	bl	8008618 <_isatty_r>
 80084fe:	b128      	cbz	r0, 800850c <__smakebuf_r+0x74>
 8008500:	89a3      	ldrh	r3, [r4, #12]
 8008502:	f023 0303 	bic.w	r3, r3, #3
 8008506:	f043 0301 	orr.w	r3, r3, #1
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	89a0      	ldrh	r0, [r4, #12]
 800850e:	4305      	orrs	r5, r0
 8008510:	81a5      	strh	r5, [r4, #12]
 8008512:	e7cd      	b.n	80084b0 <__smakebuf_r+0x18>
 8008514:	08007805 	.word	0x08007805

08008518 <__malloc_lock>:
 8008518:	4801      	ldr	r0, [pc, #4]	; (8008520 <__malloc_lock+0x8>)
 800851a:	f7ff ba45 	b.w	80079a8 <__retarget_lock_acquire_recursive>
 800851e:	bf00      	nop
 8008520:	200008f8 	.word	0x200008f8

08008524 <__malloc_unlock>:
 8008524:	4801      	ldr	r0, [pc, #4]	; (800852c <__malloc_unlock+0x8>)
 8008526:	f7ff ba40 	b.w	80079aa <__retarget_lock_release_recursive>
 800852a:	bf00      	nop
 800852c:	200008f8 	.word	0x200008f8

08008530 <_free_r>:
 8008530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008532:	2900      	cmp	r1, #0
 8008534:	d048      	beq.n	80085c8 <_free_r+0x98>
 8008536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800853a:	9001      	str	r0, [sp, #4]
 800853c:	2b00      	cmp	r3, #0
 800853e:	f1a1 0404 	sub.w	r4, r1, #4
 8008542:	bfb8      	it	lt
 8008544:	18e4      	addlt	r4, r4, r3
 8008546:	f7ff ffe7 	bl	8008518 <__malloc_lock>
 800854a:	4a20      	ldr	r2, [pc, #128]	; (80085cc <_free_r+0x9c>)
 800854c:	9801      	ldr	r0, [sp, #4]
 800854e:	6813      	ldr	r3, [r2, #0]
 8008550:	4615      	mov	r5, r2
 8008552:	b933      	cbnz	r3, 8008562 <_free_r+0x32>
 8008554:	6063      	str	r3, [r4, #4]
 8008556:	6014      	str	r4, [r2, #0]
 8008558:	b003      	add	sp, #12
 800855a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800855e:	f7ff bfe1 	b.w	8008524 <__malloc_unlock>
 8008562:	42a3      	cmp	r3, r4
 8008564:	d90b      	bls.n	800857e <_free_r+0x4e>
 8008566:	6821      	ldr	r1, [r4, #0]
 8008568:	1862      	adds	r2, r4, r1
 800856a:	4293      	cmp	r3, r2
 800856c:	bf04      	itt	eq
 800856e:	681a      	ldreq	r2, [r3, #0]
 8008570:	685b      	ldreq	r3, [r3, #4]
 8008572:	6063      	str	r3, [r4, #4]
 8008574:	bf04      	itt	eq
 8008576:	1852      	addeq	r2, r2, r1
 8008578:	6022      	streq	r2, [r4, #0]
 800857a:	602c      	str	r4, [r5, #0]
 800857c:	e7ec      	b.n	8008558 <_free_r+0x28>
 800857e:	461a      	mov	r2, r3
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	b10b      	cbz	r3, 8008588 <_free_r+0x58>
 8008584:	42a3      	cmp	r3, r4
 8008586:	d9fa      	bls.n	800857e <_free_r+0x4e>
 8008588:	6811      	ldr	r1, [r2, #0]
 800858a:	1855      	adds	r5, r2, r1
 800858c:	42a5      	cmp	r5, r4
 800858e:	d10b      	bne.n	80085a8 <_free_r+0x78>
 8008590:	6824      	ldr	r4, [r4, #0]
 8008592:	4421      	add	r1, r4
 8008594:	1854      	adds	r4, r2, r1
 8008596:	42a3      	cmp	r3, r4
 8008598:	6011      	str	r1, [r2, #0]
 800859a:	d1dd      	bne.n	8008558 <_free_r+0x28>
 800859c:	681c      	ldr	r4, [r3, #0]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	6053      	str	r3, [r2, #4]
 80085a2:	4421      	add	r1, r4
 80085a4:	6011      	str	r1, [r2, #0]
 80085a6:	e7d7      	b.n	8008558 <_free_r+0x28>
 80085a8:	d902      	bls.n	80085b0 <_free_r+0x80>
 80085aa:	230c      	movs	r3, #12
 80085ac:	6003      	str	r3, [r0, #0]
 80085ae:	e7d3      	b.n	8008558 <_free_r+0x28>
 80085b0:	6825      	ldr	r5, [r4, #0]
 80085b2:	1961      	adds	r1, r4, r5
 80085b4:	428b      	cmp	r3, r1
 80085b6:	bf04      	itt	eq
 80085b8:	6819      	ldreq	r1, [r3, #0]
 80085ba:	685b      	ldreq	r3, [r3, #4]
 80085bc:	6063      	str	r3, [r4, #4]
 80085be:	bf04      	itt	eq
 80085c0:	1949      	addeq	r1, r1, r5
 80085c2:	6021      	streq	r1, [r4, #0]
 80085c4:	6054      	str	r4, [r2, #4]
 80085c6:	e7c7      	b.n	8008558 <_free_r+0x28>
 80085c8:	b003      	add	sp, #12
 80085ca:	bd30      	pop	{r4, r5, pc}
 80085cc:	2000070c 	.word	0x2000070c

080085d0 <_read_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	4d07      	ldr	r5, [pc, #28]	; (80085f0 <_read_r+0x20>)
 80085d4:	4604      	mov	r4, r0
 80085d6:	4608      	mov	r0, r1
 80085d8:	4611      	mov	r1, r2
 80085da:	2200      	movs	r2, #0
 80085dc:	602a      	str	r2, [r5, #0]
 80085de:	461a      	mov	r2, r3
 80085e0:	f7f9 f94a 	bl	8001878 <_read>
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	d102      	bne.n	80085ee <_read_r+0x1e>
 80085e8:	682b      	ldr	r3, [r5, #0]
 80085ea:	b103      	cbz	r3, 80085ee <_read_r+0x1e>
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	bd38      	pop	{r3, r4, r5, pc}
 80085f0:	20000900 	.word	0x20000900

080085f4 <_fstat_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d07      	ldr	r5, [pc, #28]	; (8008614 <_fstat_r+0x20>)
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	4611      	mov	r1, r2
 8008600:	602b      	str	r3, [r5, #0]
 8008602:	f7f9 f97e 	bl	8001902 <_fstat>
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	d102      	bne.n	8008610 <_fstat_r+0x1c>
 800860a:	682b      	ldr	r3, [r5, #0]
 800860c:	b103      	cbz	r3, 8008610 <_fstat_r+0x1c>
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	bd38      	pop	{r3, r4, r5, pc}
 8008612:	bf00      	nop
 8008614:	20000900 	.word	0x20000900

08008618 <_isatty_r>:
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	4d06      	ldr	r5, [pc, #24]	; (8008634 <_isatty_r+0x1c>)
 800861c:	2300      	movs	r3, #0
 800861e:	4604      	mov	r4, r0
 8008620:	4608      	mov	r0, r1
 8008622:	602b      	str	r3, [r5, #0]
 8008624:	f7f9 f97d 	bl	8001922 <_isatty>
 8008628:	1c43      	adds	r3, r0, #1
 800862a:	d102      	bne.n	8008632 <_isatty_r+0x1a>
 800862c:	682b      	ldr	r3, [r5, #0]
 800862e:	b103      	cbz	r3, 8008632 <_isatty_r+0x1a>
 8008630:	6023      	str	r3, [r4, #0]
 8008632:	bd38      	pop	{r3, r4, r5, pc}
 8008634:	20000900 	.word	0x20000900

08008638 <_init>:
 8008638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800863a:	bf00      	nop
 800863c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863e:	bc08      	pop	{r3}
 8008640:	469e      	mov	lr, r3
 8008642:	4770      	bx	lr

08008644 <_fini>:
 8008644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008646:	bf00      	nop
 8008648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864a:	bc08      	pop	{r3}
 800864c:	469e      	mov	lr, r3
 800864e:	4770      	bx	lr
