<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUDisassembler.cpp source code [llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Disassembler</a>/<a href='AMDGPUDisassembler.cpp.html'>AMDGPUDisassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>/// \file</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// This file contains definition for AMDGPU ISA disassembler</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td><i></i></td></tr>
<tr><th id="17">17</th><td><i>// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUDisassembler.h.html">"Disassembler/AMDGPUDisassembler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../AMDGPURegisterInfo.h.html">"AMDGPURegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../TargetInfo/AMDGPUTargetInfo.h.html">"TargetInfo/AMDGPUTargetInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm-c/Disassembler.h.html">"llvm-c/Disassembler.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/BinaryFormat/ELF.h.html">"llvm/BinaryFormat/ELF.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-disassembler"</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SGPR_MAX" data-ref="_M/SGPR_MAX">SGPR_MAX</dfn> (<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>() ? AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MAX_GFX10" title='llvm::AMDGPU::EncValues::SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_GFX10">SGPR_MAX_GFX10</a> \</u></td></tr>
<tr><th id="56">56</th><td><u>                            : AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MAX_SI" title='llvm::AMDGPU::EncValues::SGPR_MAX_SI' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_SI">SGPR_MAX_SI</a>)</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>using</b> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</dfn> = <span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">AMDGPUDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="75STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="75STI">STI</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="76Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="76Ctx">Ctx</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> <em>const</em> *<dfn class="local col7 decl" id="77MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="77MCII">MCII</dfn>) :</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a><a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col5 ref" href="#75STI" title='STI' data-ref="75STI">STI</a>, <a class="local col6 ref" href="#76Ctx" title='Ctx' data-ref="76Ctx">Ctx</a>), <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a><a class="local col7 ref" href="#77MCII" title='MCII' data-ref="77MCII">MCII</a>), <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI">MRI</a>(*<a class="local col6 ref" href="#76Ctx" title='Ctx' data-ref="76Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()),</td></tr>
<tr><th id="64">64</th><td>  <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes">TargetMaxInstBytes</a>(<a class="local col6 ref" href="#76Ctx" title='Ctx' data-ref="76Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext10getAsmInfoEv" title='llvm::MCContext::getAsmInfo' data-ref="_ZNK4llvm9MCContext10getAsmInfoEv">getAsmInfo</a>()-&gt;<a class="virtual ref" href="../../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE" title='llvm::MCAsmInfo::getMaxInstLength' data-ref="_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE">getMaxInstLength</a>(&amp;<a class="local col5 ref" href="#75STI" title='STI' data-ref="75STI">STI</a>)) {</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i>// ToDo: AMDGPUDisassembler supports only VI ISA.</i></td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (!STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGCN3Encoding&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGCN3Encoding</span>] &amp;&amp; !isGFX10())</td></tr>
<tr><th id="68">68</th><td>    <a class="ref" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Disassembly not yet supported for subtarget"</q>);</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>inline</b> <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="72">72</th><td><dfn class="tu decl def" id="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-type='MCDisassembler::DecodeStatus addOperand(llvm::MCInst &amp; Inst, const llvm::MCOperand &amp; Opnd)' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="78Inst">Inst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>&amp; <dfn class="local col9 decl" id="79Opnd" title='Opnd' data-type='const llvm::MCOperand &amp;' data-ref="79Opnd">Opnd</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <a class="local col8 ref" href="#78Inst" title='Inst' data-ref="78Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col9 ref" href="#79Opnd" title='Opnd' data-ref="79Opnd">Opnd</a>);</td></tr>
<tr><th id="74">74</th><td>  <b>return</b> <a class="local col9 ref" href="#79Opnd" title='Opnd' data-ref="79Opnd">Opnd</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7isValidEv" title='llvm::MCOperand::isValid' data-ref="_ZNK4llvm9MCOperand7isValidEv">isValid</a>() ?</td></tr>
<tr><th id="75">75</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a> :</td></tr>
<tr><th id="76">76</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::SoftFail" title='llvm::MCDisassembler::DecodeStatus::SoftFail' data-ref="llvm::MCDisassembler::DecodeStatus::SoftFail">SoftFail</a>;</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-type='int insertNamedMCOperand(llvm::MCInst &amp; MI, const llvm::MCOperand &amp; Op, uint16_t NameIdx)' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="80MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="81Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="81Op">Op</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="82NameIdx" title='NameIdx' data-type='uint16_t' data-ref="82NameIdx">NameIdx</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <em>int</em> <dfn class="local col3 decl" id="83OpIdx" title='OpIdx' data-type='int' data-ref="83OpIdx">OpIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <a class="local col2 ref" href="#82NameIdx" title='NameIdx' data-ref="82NameIdx">NameIdx</a>);</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (<a class="local col3 ref" href="#83OpIdx" title='OpIdx' data-ref="83OpIdx">OpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="83">83</th><td>    <em>auto</em> <dfn class="local col4 decl" id="84I" title='I' data-type='llvm::MCOperand *' data-ref="84I">I</dfn> = <a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv">begin</a>();</td></tr>
<tr><th id="84">84</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt7advanceRT_T0_" title='std::advance' data-ref="_ZSt7advanceRT_T0_">advance</a>(<span class='refarg'><a class="local col4 ref" href="#84I" title='I' data-ref="84I">I</a></span>, <a class="local col3 ref" href="#83OpIdx" title='OpIdx' data-ref="83OpIdx">OpIdx</a>);</td></tr>
<tr><th id="85">85</th><td>    <a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col4 ref" href="#84I" title='I' data-ref="84I">I</a>, <a class="local col1 ref" href="#81Op" title='Op' data-ref="81Op">Op</a>);</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>  <b>return</b> <a class="local col3 ref" href="#83OpIdx" title='OpIdx' data-ref="83OpIdx">OpIdx</a>;</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18decodeSoppBrTargetRN4llvm6MCInstEjmPKv" title='decodeSoppBrTarget' data-type='DecodeStatus decodeSoppBrTarget(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL18decodeSoppBrTargetRN4llvm6MCInstEjmPKv">decodeSoppBrTarget</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="85Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="85Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86Imm" title='Imm' data-type='unsigned int' data-ref="86Imm">Imm</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87Addr" title='Addr' data-type='uint64_t' data-ref="87Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="88Decoder" title='Decoder' data-type='const void *' data-ref="88Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="92">92</th><td>  <em>auto</em> <dfn class="local col9 decl" id="89DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="89DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col8 ref" href="#88Decoder" title='Decoder' data-ref="88Decoder">Decoder</a>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i>// Our branches take a simm16, but we need two extra bits to account for the</i></td></tr>
<tr><th id="95">95</th><td><i>  // factor of 4.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col0 decl" id="90SignedOffset" title='SignedOffset' data-type='llvm::APInt' data-ref="90SignedOffset">SignedOffset</dfn><a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>18</var>, <a class="local col6 ref" href="#86Imm" title='Imm' data-ref="86Imm">Imm</a> * <var>4</var>, <b>true</b>);</td></tr>
<tr><th id="97">97</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="91Offset" title='Offset' data-type='int64_t' data-ref="91Offset">Offset</dfn> = (<a class="local col0 ref" href="#90SignedOffset" title='SignedOffset' data-ref="90SignedOffset">SignedOffset</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sextEj" title='llvm::APInt::sext' data-ref="_ZNK4llvm5APInt4sextEj">sext</a>(<var>64</var>) <a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <var>4</var> <a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <a class="local col7 ref" href="#87Addr" title='Addr' data-ref="87Addr">Addr</a>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (<a class="local col9 ref" href="#89DAsm" title='DAsm' data-ref="89DAsm">DAsm</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col5 ref" href="#85Inst" title='Inst' data-ref="85Inst">Inst</a></span>, <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset">Offset</a>, <a class="local col7 ref" href="#87Addr" title='Addr' data-ref="87Addr">Addr</a>, <b>true</b>, <var>2</var>, <var>2</var>))</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="101">101</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#85Inst" title='Inst' data-ref="85Inst">Inst</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#86Imm" title='Imm' data-ref="86Imm">Imm</a>));</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DECODE_OPERAND" data-ref="_M/DECODE_OPERAND">DECODE_OPERAND</dfn>(StaticDecoderName, DecoderName) \</u></td></tr>
<tr><th id="105">105</th><td><u>static <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> StaticDecoderName(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="92Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="92Inst"><dfn class="local col6 decl" id="96Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="96Inst"><dfn class="local col0 decl" id="100Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="100Inst"><dfn class="local col4 decl" id="104Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="104Inst"><dfn class="local col8 decl" id="108Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="108Inst"><dfn class="local col2 decl" id="112Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="112Inst"><dfn class="local col6 decl" id="116Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="116Inst"><dfn class="local col0 decl" id="120Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="120Inst"><dfn class="local col4 decl" id="124Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="124Inst"><dfn class="local col8 decl" id="128Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="128Inst"><dfn class="local col2 decl" id="132Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="132Inst"><dfn class="local col6 decl" id="136Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="136Inst"><dfn class="local col0 decl" id="140Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="140Inst"><dfn class="local col4 decl" id="144Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="144Inst"><dfn class="local col8 decl" id="148Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="148Inst"><dfn class="local col2 decl" id="152Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="152Inst"><dfn class="local col6 decl" id="156Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="156Inst"><dfn class="local col0 decl" id="170Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="170Inst"><dfn class="local col4 decl" id="174Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="174Inst"><dfn class="local col8 decl" id="178Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="178Inst">Inst</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>, \</u></td></tr>
<tr><th id="106">106</th><td><u>                                       unsigned <dfn class="local col3 decl" id="93Imm" title='Imm' data-type='unsigned int' data-ref="93Imm"><dfn class="local col7 decl" id="97Imm" title='Imm' data-type='unsigned int' data-ref="97Imm"><dfn class="local col1 decl" id="101Imm" title='Imm' data-type='unsigned int' data-ref="101Imm"><dfn class="local col5 decl" id="105Imm" title='Imm' data-type='unsigned int' data-ref="105Imm"><dfn class="local col9 decl" id="109Imm" title='Imm' data-type='unsigned int' data-ref="109Imm"><dfn class="local col3 decl" id="113Imm" title='Imm' data-type='unsigned int' data-ref="113Imm"><dfn class="local col7 decl" id="117Imm" title='Imm' data-type='unsigned int' data-ref="117Imm"><dfn class="local col1 decl" id="121Imm" title='Imm' data-type='unsigned int' data-ref="121Imm"><dfn class="local col5 decl" id="125Imm" title='Imm' data-type='unsigned int' data-ref="125Imm"><dfn class="local col9 decl" id="129Imm" title='Imm' data-type='unsigned int' data-ref="129Imm"><dfn class="local col3 decl" id="133Imm" title='Imm' data-type='unsigned int' data-ref="133Imm"><dfn class="local col7 decl" id="137Imm" title='Imm' data-type='unsigned int' data-ref="137Imm"><dfn class="local col1 decl" id="141Imm" title='Imm' data-type='unsigned int' data-ref="141Imm"><dfn class="local col5 decl" id="145Imm" title='Imm' data-type='unsigned int' data-ref="145Imm"><dfn class="local col9 decl" id="149Imm" title='Imm' data-type='unsigned int' data-ref="149Imm"><dfn class="local col3 decl" id="153Imm" title='Imm' data-type='unsigned int' data-ref="153Imm"><dfn class="local col7 decl" id="157Imm" title='Imm' data-type='unsigned int' data-ref="157Imm"><dfn class="local col1 decl" id="171Imm" title='Imm' data-type='unsigned int' data-ref="171Imm"><dfn class="local col5 decl" id="175Imm" title='Imm' data-type='unsigned int' data-ref="175Imm"><dfn class="local col9 decl" id="179Imm" title='Imm' data-type='unsigned int' data-ref="179Imm">Imm</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>, \</u></td></tr>
<tr><th id="107">107</th><td><u>                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> /*Addr*/, \</u></td></tr>
<tr><th id="108">108</th><td><u>                                       const void *<dfn class="local col4 decl" id="94Decoder" title='Decoder' data-type='const void *' data-ref="94Decoder"><dfn class="local col8 decl" id="98Decoder" title='Decoder' data-type='const void *' data-ref="98Decoder"><dfn class="local col2 decl" id="102Decoder" title='Decoder' data-type='const void *' data-ref="102Decoder"><dfn class="local col6 decl" id="106Decoder" title='Decoder' data-type='const void *' data-ref="106Decoder"><dfn class="local col0 decl" id="110Decoder" title='Decoder' data-type='const void *' data-ref="110Decoder"><dfn class="local col4 decl" id="114Decoder" title='Decoder' data-type='const void *' data-ref="114Decoder"><dfn class="local col8 decl" id="118Decoder" title='Decoder' data-type='const void *' data-ref="118Decoder"><dfn class="local col2 decl" id="122Decoder" title='Decoder' data-type='const void *' data-ref="122Decoder"><dfn class="local col6 decl" id="126Decoder" title='Decoder' data-type='const void *' data-ref="126Decoder"><dfn class="local col0 decl" id="130Decoder" title='Decoder' data-type='const void *' data-ref="130Decoder"><dfn class="local col4 decl" id="134Decoder" title='Decoder' data-type='const void *' data-ref="134Decoder"><dfn class="local col8 decl" id="138Decoder" title='Decoder' data-type='const void *' data-ref="138Decoder"><dfn class="local col2 decl" id="142Decoder" title='Decoder' data-type='const void *' data-ref="142Decoder"><dfn class="local col6 decl" id="146Decoder" title='Decoder' data-type='const void *' data-ref="146Decoder"><dfn class="local col0 decl" id="150Decoder" title='Decoder' data-type='const void *' data-ref="150Decoder"><dfn class="local col4 decl" id="154Decoder" title='Decoder' data-type='const void *' data-ref="154Decoder"><dfn class="local col8 decl" id="158Decoder" title='Decoder' data-type='const void *' data-ref="158Decoder"><dfn class="local col2 decl" id="172Decoder" title='Decoder' data-type='const void *' data-ref="172Decoder"><dfn class="local col6 decl" id="176Decoder" title='Decoder' data-type='const void *' data-ref="176Decoder"><dfn class="local col0 decl" id="180Decoder" title='Decoder' data-type='const void *' data-ref="180Decoder">Decoder</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>) { \</u></td></tr>
<tr><th id="109">109</th><td><u>  auto <dfn class="local col5 decl" id="95DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="95DAsm"><dfn class="local col9 decl" id="99DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="99DAsm"><dfn class="local col3 decl" id="103DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="103DAsm"><dfn class="local col7 decl" id="107DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="107DAsm"><dfn class="local col1 decl" id="111DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="111DAsm"><dfn class="local col5 decl" id="115DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="115DAsm"><dfn class="local col9 decl" id="119DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="119DAsm"><dfn class="local col3 decl" id="123DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="123DAsm"><dfn class="local col7 decl" id="127DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="127DAsm"><dfn class="local col1 decl" id="131DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="131DAsm"><dfn class="local col5 decl" id="135DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="135DAsm"><dfn class="local col9 decl" id="139DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="139DAsm"><dfn class="local col3 decl" id="143DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="143DAsm"><dfn class="local col7 decl" id="147DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="147DAsm"><dfn class="local col1 decl" id="151DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="151DAsm"><dfn class="local col5 decl" id="155DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="155DAsm"><dfn class="local col9 decl" id="159DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="159DAsm"><dfn class="local col3 decl" id="173DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="173DAsm"><dfn class="local col7 decl" id="177DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="177DAsm"><dfn class="local col1 decl" id="181DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="181DAsm">DAsm</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = static_cast&lt;const <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col4 ref" href="#116" title='Decoder' data-ref="94Decoder"><a class="local col8 ref" href="#117" title='Decoder' data-ref="98Decoder"><a class="local col2 ref" href="#118" title='Decoder' data-ref="102Decoder"><a class="local col6 ref" href="#119" title='Decoder' data-ref="106Decoder"><a class="local col0 ref" href="#120" title='Decoder' data-ref="110Decoder"><a class="local col4 ref" href="#122" title='Decoder' data-ref="114Decoder"><a class="local col8 ref" href="#123" title='Decoder' data-ref="118Decoder"><a class="local col2 ref" href="#124" title='Decoder' data-ref="122Decoder"><a class="local col6 ref" href="#126" title='Decoder' data-ref="126Decoder"><a class="local col0 ref" href="#127" title='Decoder' data-ref="130Decoder"><a class="local col4 ref" href="#128" title='Decoder' data-ref="134Decoder"><a class="local col8 ref" href="#129" title='Decoder' data-ref="138Decoder"><a class="local col2 ref" href="#130" title='Decoder' data-ref="142Decoder"><a class="local col6 ref" href="#131" title='Decoder' data-ref="146Decoder"><a class="local col0 ref" href="#132" title='Decoder' data-ref="150Decoder"><a class="local col4 ref" href="#133" title='Decoder' data-ref="154Decoder"><a class="local col8 ref" href="#134" title='Decoder' data-ref="158Decoder"><a class="local col2 ref" href="#155" title='Decoder' data-ref="172Decoder"><a class="local col6 ref" href="#156" title='Decoder' data-ref="176Decoder"><a class="local col0 ref" href="#157" title='Decoder' data-ref="180Decoder">Decoder</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>); \</u></td></tr>
<tr><th id="110">110</th><td><u>  return <a class="tu ref" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#116" title='Inst' data-ref="92Inst"><a class="local col6 ref" href="#117" title='Inst' data-ref="96Inst"><a class="local col0 ref" href="#118" title='Inst' data-ref="100Inst"><a class="local col4 ref" href="#119" title='Inst' data-ref="104Inst"><a class="local col8 ref" href="#120" title='Inst' data-ref="108Inst"><a class="local col2 ref" href="#122" title='Inst' data-ref="112Inst"><a class="local col6 ref" href="#123" title='Inst' data-ref="116Inst"><a class="local col0 ref" href="#124" title='Inst' data-ref="120Inst"><a class="local col4 ref" href="#126" title='Inst' data-ref="124Inst"><a class="local col8 ref" href="#127" title='Inst' data-ref="128Inst"><a class="local col2 ref" href="#128" title='Inst' data-ref="132Inst"><a class="local col6 ref" href="#129" title='Inst' data-ref="136Inst"><a class="local col0 ref" href="#130" title='Inst' data-ref="140Inst"><a class="local col4 ref" href="#131" title='Inst' data-ref="144Inst"><a class="local col8 ref" href="#132" title='Inst' data-ref="148Inst"><a class="local col2 ref" href="#133" title='Inst' data-ref="152Inst"><a class="local col6 ref" href="#134" title='Inst' data-ref="156Inst"><a class="local col0 ref" href="#155" title='Inst' data-ref="170Inst"><a class="local col4 ref" href="#156" title='Inst' data-ref="174Inst"><a class="local col8 ref" href="#157" title='Inst' data-ref="178Inst">Inst</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>, <a class="local col5 ref" href="#116" title='DAsm' data-ref="95DAsm"><a class="local col9 ref" href="#117" title='DAsm' data-ref="99DAsm"><a class="local col3 ref" href="#118" title='DAsm' data-ref="103DAsm"><a class="local col7 ref" href="#119" title='DAsm' data-ref="107DAsm"><a class="local col1 ref" href="#120" title='DAsm' data-ref="111DAsm"><a class="local col5 ref" href="#122" title='DAsm' data-ref="115DAsm"><a class="local col9 ref" href="#123" title='DAsm' data-ref="119DAsm"><a class="local col3 ref" href="#124" title='DAsm' data-ref="123DAsm"><a class="local col7 ref" href="#126" title='DAsm' data-ref="127DAsm"><a class="local col1 ref" href="#127" title='DAsm' data-ref="131DAsm"><a class="local col5 ref" href="#128" title='DAsm' data-ref="135DAsm"><a class="local col9 ref" href="#129" title='DAsm' data-ref="139DAsm"><a class="local col3 ref" href="#130" title='DAsm' data-ref="143DAsm"><a class="local col7 ref" href="#131" title='DAsm' data-ref="147DAsm"><a class="local col1 ref" href="#132" title='DAsm' data-ref="151DAsm"><a class="local col5 ref" href="#133" title='DAsm' data-ref="155DAsm"><a class="local col9 ref" href="#134" title='DAsm' data-ref="159DAsm"><a class="local col3 ref" href="#155" title='DAsm' data-ref="173DAsm"><a class="local col7 ref" href="#156" title='DAsm' data-ref="177DAsm"><a class="local col1 ref" href="#157" title='DAsm' data-ref="181DAsm">DAsm</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>-&gt;DecoderName(<a class="local col3 ref" href="#116" title='Imm' data-ref="93Imm"><a class="local col7 ref" href="#117" title='Imm' data-ref="97Imm"><a class="local col1 ref" href="#118" title='Imm' data-ref="101Imm"><a class="local col5 ref" href="#119" title='Imm' data-ref="105Imm"><a class="local col9 ref" href="#120" title='Imm' data-ref="109Imm"><a class="local col3 ref" href="#122" title='Imm' data-ref="113Imm"><a class="local col7 ref" href="#123" title='Imm' data-ref="117Imm"><a class="local col1 ref" href="#124" title='Imm' data-ref="121Imm"><a class="local col5 ref" href="#126" title='Imm' data-ref="125Imm"><a class="local col9 ref" href="#127" title='Imm' data-ref="129Imm"><a class="local col3 ref" href="#128" title='Imm' data-ref="133Imm"><a class="local col7 ref" href="#129" title='Imm' data-ref="137Imm"><a class="local col1 ref" href="#130" title='Imm' data-ref="141Imm"><a class="local col5 ref" href="#131" title='Imm' data-ref="145Imm"><a class="local col9 ref" href="#132" title='Imm' data-ref="149Imm"><a class="local col3 ref" href="#133" title='Imm' data-ref="153Imm"><a class="local col7 ref" href="#134" title='Imm' data-ref="157Imm"><a class="local col1 ref" href="#155" title='Imm' data-ref="171Imm"><a class="local col5 ref" href="#156" title='Imm' data-ref="175Imm"><a class="local col9 ref" href="#157" title='Imm' data-ref="179Imm">Imm</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>)); \</u></td></tr>
<tr><th id="111">111</th><td><u>}</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/DECODE_OPERAND_REG" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</dfn>(RegClass) \</u></td></tr>
<tr><th id="114">114</th><td><u>DECODE_OPERAND(Decode##RegClass##RegisterClass, decodeOperand_##RegClass)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVGPR_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VGPR_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VGPR_32)</td></tr>
<tr><th id="117">117</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVRegOrLds_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VRegOrLds_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VRegOrLds_32)</td></tr>
<tr><th id="118">118</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVS_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_32)</td></tr>
<tr><th id="119">119</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVS_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_64)</td></tr>
<tr><th id="120">120</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVS_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_128)</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVReg_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_64)</td></tr>
<tr><th id="123">123</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVReg_96RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_96(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_96)</td></tr>
<tr><th id="124">124</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeVReg_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_128)</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32)</td></tr>
<tr><th id="127">127</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_32_XM0_XEXECRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32_XM0_XEXEC(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32_XM0_XEXEC)</td></tr>
<tr><th id="128">128</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_32_XEXEC_HIRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32_XEXEC_HI(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32_XEXEC_HI)</td></tr>
<tr><th id="129">129</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSRegOrLds_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SRegOrLds_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SRegOrLds_32)</td></tr>
<tr><th id="130">130</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_64)</td></tr>
<tr><th id="131">131</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_64_XEXECRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_64_XEXEC(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_64_XEXEC)</td></tr>
<tr><th id="132">132</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_128)</td></tr>
<tr><th id="133">133</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_256RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_256(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_256)</td></tr>
<tr><th id="134">134</th><td><a class="macro" href="#113" title="static DecodeStatus DecodeSReg_512RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_512(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_512)</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20decodeOperand_VSrc16RN4llvm6MCInstEjmPKv" title='decodeOperand_VSrc16' data-type='DecodeStatus decodeOperand_VSrc16(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20decodeOperand_VSrc16RN4llvm6MCInstEjmPKv">decodeOperand_VSrc16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="160Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="160Inst">Inst</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="161Imm" title='Imm' data-type='unsigned int' data-ref="161Imm">Imm</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="162Addr" title='Addr' data-type='uint64_t' data-ref="162Addr">Addr</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="163Decoder" title='Decoder' data-type='const void *' data-ref="163Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <em>auto</em> <dfn class="local col4 decl" id="164DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="164DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col3 ref" href="#163Decoder" title='Decoder' data-ref="163Decoder">Decoder</a>);</td></tr>
<tr><th id="141">141</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col0 ref" href="#160Inst" title='Inst' data-ref="160Inst">Inst</a></span>, <a class="local col4 ref" href="#164DAsm" title='DAsm' data-ref="164DAsm">DAsm</a>-&gt;<a class="ref" href="#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</a>(<a class="local col1 ref" href="#161Imm" title='Imm' data-ref="161Imm">Imm</a>));</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22decodeOperand_VSrcV216RN4llvm6MCInstEjmPKv" title='decodeOperand_VSrcV216' data-type='DecodeStatus decodeOperand_VSrcV216(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL22decodeOperand_VSrcV216RN4llvm6MCInstEjmPKv">decodeOperand_VSrcV216</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="165Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="165Inst">Inst</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="166Imm" title='Imm' data-type='unsigned int' data-ref="166Imm">Imm</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="167Addr" title='Addr' data-type='uint64_t' data-ref="167Addr">Addr</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="168Decoder" title='Decoder' data-type='const void *' data-ref="168Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="148">148</th><td>  <em>auto</em> <dfn class="local col9 decl" id="169DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="169DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col8 ref" href="#168Decoder" title='Decoder' data-ref="168Decoder">Decoder</a>);</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#165Inst" title='Inst' data-ref="165Inst">Inst</a></span>, <a class="local col9 ref" href="#169DAsm" title='DAsm' data-ref="169DAsm">DAsm</a>-&gt;<a class="ref" href="#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</a>(<a class="local col6 ref" href="#166Imm" title='Imm' data-ref="166Imm">Imm</a>));</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DECODE_SDWA" data-ref="_M/DECODE_SDWA">DECODE_SDWA</dfn>(DecName) \</u></td></tr>
<tr><th id="153">153</th><td><u>DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><a class="macro" href="#152" title="static DecodeStatus decodeSDWASrc32(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWASrc32(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(Src32)</td></tr>
<tr><th id="156">156</th><td><a class="macro" href="#152" title="static DecodeStatus decodeSDWASrc16(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWASrc16(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(Src16)</td></tr>
<tr><th id="157">157</th><td><a class="macro" href="#152" title="static DecodeStatus decodeSDWAVopcDst(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWAVopcDst(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(VopcDst)</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#include <span class='error' title="&apos;AMDGPUGenDisassemblerTables.inc&apos; file not found">"AMDGPUGenDisassemblerTables.inc"</span></u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="162">162</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//</i></td></tr>
<tr><th id="163">163</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>template</b> &lt;<b>typename</b> T&gt; <em>static</em> <b>inline</b> T <dfn class="tu decl def" id="_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-type='T eatBytes(ArrayRef&lt;uint8_t&gt; &amp; Bytes)' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;&amp; <dfn class="local col2 decl" id="182Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt; &amp;' data-ref="182Bytes">Bytes</dfn>) {</td></tr>
<tr><th id="166">166</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Bytes.size() &gt;= sizeof(T)) ? void (0) : __assert_fail (&quot;Bytes.size() &gt;= sizeof(T)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 166, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182Bytes" title='Bytes' data-ref="182Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt;= <b>sizeof</b>(T));</td></tr>
<tr><th id="167">167</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="183Res" title='Res' data-type='const auto' data-ref="183Res">Res</dfn> = <span class="namespace">support::endian::</span>read&lt;T, <span class="namespace">support::</span><a class="type" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness" title='llvm::support::endianness' data-ref="llvm::support::endianness">endianness</a>::<a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness::little" title='llvm::support::endianness::little' data-ref="llvm::support::endianness::little">little</a>&gt;(<a class="local col2 ref" href="#182Bytes" title='Bytes' data-ref="182Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>());</td></tr>
<tr><th id="168">168</th><td>  <a class="local col2 ref" href="#182Bytes" title='Bytes' data-ref="182Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col2 ref" href="#182Bytes" title='Bytes' data-ref="182Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<b>sizeof</b>(T));</td></tr>
<tr><th id="169">169</th><td>  <b>return</b> <a class="local col3 ref" href="#183Res" title='Res' data-ref="183Res">Res</a>;</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</dfn>(<em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>* <dfn class="local col4 decl" id="184Table" title='Table' data-type='const uint8_t *' data-ref="184Table">Table</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                               <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="185MI">MI</dfn>,</td></tr>
<tr><th id="174">174</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="186Inst" title='Inst' data-type='uint64_t' data-ref="186Inst">Inst</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                               <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="187Address" title='Address' data-type='uint64_t' data-ref="187Address">Address</dfn>) <em>const</em> {</td></tr>
<tr><th id="176">176</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == 0) ? void (0) : __assert_fail (&quot;MI.getOpcode() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 176, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <var>0</var>);</td></tr>
<tr><th id="177">177</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 0) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>0</var>);</td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col8 decl" id="188TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="188TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="179">179</th><td>  <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral">HasLiteral</a> = <b>false</b>;</td></tr>
<tr><th id="180">180</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="189SavedBytes" title='SavedBytes' data-type='const llvm::ArrayRef&lt;unsigned char&gt;' data-ref="189SavedBytes">SavedBytes</dfn> = <a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>;</td></tr>
<tr><th id="181">181</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;decodeInstruction&apos;; did you mean &apos;getInstruction&apos;?">decodeInstruction</span>(<span class='error' title="non-const lvalue reference to type &apos;llvm::MCInst&apos; cannot bind to a value of unrelated type &apos;const uint8_t *&apos; (aka &apos;const unsigned char *&apos;)">Table</span>, TmpInst, Inst, Address, <b>this</b>, STI)) {</td></tr>
<tr><th id="182">182</th><td>    <a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="local col8 ref" href="#188TmpInst" title='TmpInst' data-ref="188TmpInst">TmpInst</a>;</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>  <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSERKS1_">=</a> <a class="local col9 ref" href="#189SavedBytes" title='SavedBytes' data-ref="189SavedBytes">SavedBytes</a>;</td></tr>
<tr><th id="186">186</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isValidDPP8RKN4llvm6MCInstE" title='isValidDPP8' data-type='bool isValidDPP8(const llvm::MCInst &amp; MI)' data-ref="_ZL11isValidDPP8RKN4llvm6MCInstE">isValidDPP8</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="190MI">MI</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">llvm::AMDGPU::DPP</span>;</td></tr>
<tr><th id="191">191</th><td>  <em>int</em> <dfn class="local col1 decl" id="191FiIdx" title='FiIdx' data-type='int' data-ref="191FiIdx">FiIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::fi);</td></tr>
<tr><th id="192">192</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FiIdx != -1) ? void (0) : __assert_fail (&quot;FiIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#191FiIdx" title='FiIdx' data-ref="191FiIdx">FiIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="193">193</th><td>  <b>if</b> ((<em>unsigned</em>)<a class="local col1 ref" href="#191FiIdx" title='FiIdx' data-ref="191FiIdx">FiIdx</a> &gt;= <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="194">194</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="195">195</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192Fi" title='Fi' data-type='unsigned int' data-ref="192Fi">Fi</dfn> = <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#191FiIdx" title='FiIdx' data-ref="191FiIdx">FiIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <a class="local col2 ref" href="#192Fi" title='Fi' data-ref="192Fi">Fi</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0" title='llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_0">DPP8_FI_0</a> || <a class="local col2 ref" href="#192Fi" title='Fi' data-ref="192Fi">Fi</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1" title='llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1' data-ref="llvm::AMDGPU::DPP::DppFiMode::DPP8_FI_1">DPP8_FI_1</a>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="virtual decl def" id="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_" title='llvm::AMDGPUDisassembler::getInstruction' data-ref="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="193MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col4 decl" id="194Size" title='Size' data-type='uint64_t &amp;' data-ref="194Size">Size</dfn>,</td></tr>
<tr><th id="200">200</th><td>                                                <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col5 decl" id="195Bytes_" title='Bytes_' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="195Bytes_">Bytes_</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="196Address" title='Address' data-type='uint64_t' data-ref="196Address">Address</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                                <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="197WS" title='WS' data-type='llvm::raw_ostream &amp;' data-ref="197WS">WS</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                                <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="198CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="198CS">CS</dfn>) <em>const</em> {</td></tr>
<tr><th id="204">204</th><td>  <a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream">CommentStream</a> = &amp;<a class="local col8 ref" href="#198CS" title='CS' data-ref="198CS">CS</a>;</td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="local col9 decl" id="199IsSDWA" title='IsSDWA' data-type='bool' data-ref="199IsSDWA">IsSDWA</dfn> = <b>false</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200MaxInstBytesNum" title='MaxInstBytesNum' data-type='unsigned int' data-ref="200MaxInstBytesNum">MaxInstBytesNum</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>)<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes">TargetMaxInstBytes</a>, <a class="local col5 ref" href="#195Bytes_" title='Bytes_' data-ref="195Bytes_">Bytes_</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="208">208</th><td>  <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col5 ref" href="#195Bytes_" title='Bytes_' data-ref="195Bytes_">Bytes_</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="local col1 decl" id="201Res" title='Res' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="201Res">Res</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="211">211</th><td>  <b>do</b> {</td></tr>
<tr><th id="212">212</th><td>    <i>// ToDo: better to switch encoding length using some bit predicate</i></td></tr>
<tr><th id="213">213</th><td><i>    // but it is unknown yet, so try all we can</i></td></tr>
<tr><th id="214">214</th><td><i></i></td></tr>
<tr><th id="215">215</th><td><i>    // Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</i></td></tr>
<tr><th id="216">216</th><td><i>    // encodings</i></td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt;= <var>8</var>) {</td></tr>
<tr><th id="218">218</th><td>      <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="202QW" title='QW' data-type='const uint64_t' data-ref="202QW">QW</dfn> = <a class="tu ref" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<span class='refarg'><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a></span>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>      Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableDPP864&apos;">DecoderTableDPP864</span>, MI, QW, Address);</td></tr>
<tr><th id="221">221</th><td>      <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> &amp;&amp; <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>)</td></tr>
<tr><th id="222">222</th><td>        <b>break</b>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>      <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a><a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev">(</a>); <i>// clear</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>      Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableDPP64&apos;">DecoderTableDPP64</span>, MI, QW, Address);</td></tr>
<tr><th id="227">227</th><td>      <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>      Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableSDWA64&apos;">DecoderTableSDWA64</span>, MI, QW, Address);</td></tr>
<tr><th id="230">230</th><td>      <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) { <a class="local col9 ref" href="#199IsSDWA" title='IsSDWA' data-ref="199IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>      Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableSDWA964&apos;">DecoderTableSDWA964</span>, MI, QW, Address);</td></tr>
<tr><th id="233">233</th><td>      <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) { <a class="local col9 ref" href="#199IsSDWA" title='IsSDWA' data-ref="199IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>      Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableSDWA1064&apos;">DecoderTableSDWA1064</span>, MI, QW, Address);</td></tr>
<tr><th id="236">236</th><td>      <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) { <a class="local col9 ref" href="#199IsSDWA" title='IsSDWA' data-ref="199IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>      <i>// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</i></td></tr>
<tr><th id="239">239</th><td><i>      // v_mad_mixhi_f16 for FMA variants. Try to decode using this special</i></td></tr>
<tr><th id="240">240</th><td><i>      // table first so we print the correct name.</i></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureFmaMixInsts&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureFmaMixInsts</span>]) {</td></tr>
<tr><th id="243">243</th><td>        Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX9_DL64&apos;">DecoderTableGFX9_DL64</span>, MI, QW, Address);</td></tr>
<tr><th id="244">244</th><td>        <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="245">245</th><td>      }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureUnpackedD16VMem&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureUnpackedD16VMem</span>]) {</td></tr>
<tr><th id="248">248</th><td>        Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX80_UNPACKED64&apos;">DecoderTableGFX80_UNPACKED64</span>, MI, QW, Address);</td></tr>
<tr><th id="249">249</th><td>        <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>)</td></tr>
<tr><th id="250">250</th><td>          <b>break</b>;</td></tr>
<tr><th id="251">251</th><td>      }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>      <i>// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</i></td></tr>
<tr><th id="254">254</th><td><i>      // v_mad_mixhi_f16 for FMA variants. Try to decode using this special</i></td></tr>
<tr><th id="255">255</th><td><i>      // table first so we print the correct name.</i></td></tr>
<tr><th id="256">256</th><td>      <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureFmaMixInsts&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureFmaMixInsts</span>]) {</td></tr>
<tr><th id="257">257</th><td>        Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX9_DL64&apos;">DecoderTableGFX9_DL64</span>, MI, QW, Address);</td></tr>
<tr><th id="258">258</th><td>        <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>)</td></tr>
<tr><th id="259">259</th><td>          <b>break</b>;</td></tr>
<tr><th id="260">260</th><td>      }</td></tr>
<tr><th id="261">261</th><td>    }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <i>// Reinitialize Bytes as DPP64 could have eaten too much</i></td></tr>
<tr><th id="264">264</th><td>    <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col5 ref" href="#195Bytes_" title='Bytes_' data-ref="195Bytes_">Bytes_</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <i>// Try decode 32-bit instruction</i></td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) <b>break</b>;</td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="203DW" title='DW' data-type='const uint32_t' data-ref="203DW">DW</dfn> = <a class="tu ref" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a></span>);</td></tr>
<tr><th id="269">269</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX832&apos;">DecoderTableGFX832</span>, MI, DW, Address);</td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableAMDGPU32&apos;">DecoderTableAMDGPU32</span>, MI, DW, Address);</td></tr>
<tr><th id="273">273</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX932&apos;">DecoderTableGFX932</span>, MI, DW, Address);</td></tr>
<tr><th id="276">276</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX1032&apos;">DecoderTableGFX1032</span>, MI, DW, Address);</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) <b>break</b>;</td></tr>
<tr><th id="282">282</th><td>    <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="204QW" title='QW' data-type='const uint64_t' data-ref="204QW">QW</dfn> = ((<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="tu ref" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a></span>) &lt;&lt; <var>32</var>) | <a class="local col3 ref" href="#203DW" title='DW' data-ref="203DW">DW</a>;</td></tr>
<tr><th id="283">283</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX864&apos;">DecoderTableGFX864</span>, MI, QW, Address);</td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableAMDGPU64&apos;">DecoderTableAMDGPU64</span>, MI, QW, Address);</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX964&apos;">DecoderTableGFX964</span>, MI, QW, Address);</td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    Res = tryDecodeInst(<span class='error' title="use of undeclared identifier &apos;DecoderTableGFX1064&apos;">DecoderTableGFX1064</span>, MI, QW, Address);</td></tr>
<tr><th id="293">293</th><td>  } <b>while</b> (<b>false</b>);</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> &amp;&amp; (<a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a> - <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) == <var>12</var> &amp;&amp; (!<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral">HasLiteral</a> ||</td></tr>
<tr><th id="296">296</th><td>        !(<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::VOP3" title='llvm::SIInstrFlags::VOP3' data-ref="llvm::SIInstrFlags::VOP3">VOP3</a>))) {</td></tr>
<tr><th id="297">297</th><td>    <a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a> = <var>8</var>;</td></tr>
<tr><th id="298">298</th><td>    <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col5 ref" href="#195Bytes_" title='Bytes_' data-ref="195Bytes_">Bytes_</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a>);</td></tr>
<tr><th id="299">299</th><td>    <a class="tu ref" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<span class='refarg'><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a></span>);</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (Res &amp;&amp; (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64_vi&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64_vi</span> ||</td></tr>
<tr><th id="303">303</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64_gfx6_gfx7&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64_gfx6_gfx7</span> ||</td></tr>
<tr><th id="304">304</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64_gfx10</span> ||</td></tr>
<tr><th id="305">305</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64_vi&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64_vi</span> ||</td></tr>
<tr><th id="306">306</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64_vi&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64_vi</span> ||</td></tr>
<tr><th id="307">307</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64_gfx10</span> ||</td></tr>
<tr><th id="308">308</th><td>              MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e64_gfx10</span>)) {</td></tr>
<tr><th id="309">309</th><td>    <i>// Insert dummy unused src2_modifiers.</i></td></tr>
<tr><th id="310">310</th><td>    insertNamedMCOperand(MI, MCOperand::createImm(<var>0</var>),</td></tr>
<tr><th id="311">311</th><td>                         AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2_modifiers);</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> &amp;&amp; (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG">MIMG</a>)) {</td></tr>
<tr><th id="315">315</th><td>    <em>int</em> <dfn class="local col5 decl" id="205VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="205VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="316">316</th><td>        AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="317">317</th><td>    <em>int</em> <dfn class="local col6 decl" id="206RsrcIdx" title='RsrcIdx' data-type='int' data-ref="206RsrcIdx">RsrcIdx</dfn> =</td></tr>
<tr><th id="318">318</th><td>        AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="319">319</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="207NSAArgs" title='NSAArgs' data-type='unsigned int' data-ref="207NSAArgs">NSAArgs</dfn> = <a class="local col6 ref" href="#206RsrcIdx" title='RsrcIdx' data-ref="206RsrcIdx">RsrcIdx</a> - <a class="local col5 ref" href="#205VAddr0Idx" title='VAddr0Idx' data-ref="205VAddr0Idx">VAddr0Idx</a> - <var>1</var>;</td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="local col5 ref" href="#205VAddr0Idx" title='VAddr0Idx' data-ref="205VAddr0Idx">VAddr0Idx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col7 ref" href="#207NSAArgs" title='NSAArgs' data-ref="207NSAArgs">NSAArgs</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="321">321</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="208NSAWords" title='NSAWords' data-type='unsigned int' data-ref="208NSAWords">NSAWords</dfn> = (<a class="local col7 ref" href="#207NSAArgs" title='NSAArgs' data-ref="207NSAArgs">NSAArgs</a> + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="322">322</th><td>      <b>if</b> (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var> * <a class="local col8 ref" href="#208NSAWords" title='NSAWords' data-ref="208NSAWords">NSAWords</a>) {</td></tr>
<tr><th id="323">323</th><td>        <a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="324">324</th><td>      } <b>else</b> {</td></tr>
<tr><th id="325">325</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="209i" title='i' data-type='unsigned int' data-ref="209i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a> &lt; <a class="local col7 ref" href="#207NSAArgs" title='NSAArgs' data-ref="207NSAArgs">NSAArgs</a>; ++<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>) {</td></tr>
<tr><th id="326">326</th><td>          <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col5 ref" href="#205VAddr0Idx" title='VAddr0Idx' data-ref="205VAddr0Idx">VAddr0Idx</a> + <var>1</var> + <a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>,</td></tr>
<tr><th id="327">327</th><td>                    <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</a>(<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>]</a>));</td></tr>
<tr><th id="328">328</th><td>        }</td></tr>
<tr><th id="329">329</th><td>        <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a> <a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<var>4</var> * <a class="local col8 ref" href="#208NSAWords" title='NSAWords' data-ref="208NSAWords">NSAWords</a>);</td></tr>
<tr><th id="330">330</th><td>      }</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>)</td></tr>
<tr><th id="334">334</th><td>      <a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> = <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>);</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <b>if</b> (<a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> &amp;&amp; <a class="local col9 ref" href="#199IsSDWA" title='IsSDWA' data-ref="199IsSDWA">IsSDWA</a>)</td></tr>
<tr><th id="338">338</th><td>    <a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> = <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a></span>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>int</em> <dfn class="local col0 decl" id="210VDstIn_Idx" title='VDstIn_Idx' data-type='int' data-ref="210VDstIn_Idx">VDstIn_Idx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="341">341</th><td>                                              AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst_in);</td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="343">343</th><td>    <em>int</em> <dfn class="local col1 decl" id="211Tied" title='Tied' data-type='int' data-ref="211Tied">Tied</dfn> = <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a>,</td></tr>
<tr><th id="344">344</th><td>                           <span class="namespace">MCOI::</span><a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint" title='llvm::MCOI::OperandConstraint' data-ref="llvm::MCOI::OperandConstraint">OperandConstraint</a>::<a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (<a class="local col1 ref" href="#211Tied" title='Tied' data-ref="211Tied">Tied</a> != -<var>1</var> &amp;&amp; (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &lt;= (<em>unsigned</em>)<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a> ||</td></tr>
<tr><th id="346">346</th><td>         !<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="347">347</th><td>         <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#211Tied" title='Tied' data-ref="211Tied">Tied</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="348">348</th><td>      <b>if</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &gt; (<em>unsigned</em>)<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a>)</td></tr>
<tr><th id="349">349</th><td>        <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE">erase</a>(&amp;<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210VDstIn_Idx" title='VDstIn_Idx' data-ref="210VDstIn_Idx">VDstIn_Idx</a>));</td></tr>
<tr><th id="350">350</th><td>      insertNamedMCOperand(MI,</td></tr>
<tr><th id="351">351</th><td>        MCOperand::createReg(MI.getOperand(Tied).getReg()),</td></tr>
<tr><th id="352">352</th><td>        AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst_in);</td></tr>
<tr><th id="353">353</th><td>    }</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i>// if the opcode was not recognized we'll assume a Size of 4 bytes</i></td></tr>
<tr><th id="357">357</th><td><i>  // (unless there are fewer bytes left)</i></td></tr>
<tr><th id="358">358</th><td>  <a class="local col4 ref" href="#194Size" title='Size' data-ref="194Size">Size</a> = <a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a> ? (<a class="local col0 ref" href="#200MaxInstBytesNum" title='MaxInstBytesNum' data-ref="200MaxInstBytesNum">MaxInstBytesNum</a> - <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="359">359</th><td>             : <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>)<var>4</var>, <a class="local col5 ref" href="#195Bytes_" title='Bytes_' data-ref="195Bytes_">Bytes_</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="360">360</th><td>  <b>return</b> <a class="local col1 ref" href="#201Res" title='Res' data-ref="201Res">Res</a>;</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="212MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="212MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX9&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX9</span>] ||</td></tr>
<tr><th id="365">365</th><td>      STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>]) {</td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst) != -<var>1</var>)</td></tr>
<tr><th id="367">367</th><td>      <i>// VOPC - insert clamp</i></td></tr>
<tr><th id="368">368</th><td>      insertNamedMCOperand(MI, MCOperand::createImm(<var>0</var>), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="369">369</th><td>  } <b>else</b> <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVolcanicIslands&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVolcanicIslands</span>]) {</td></tr>
<tr><th id="370">370</th><td>    <em>int</em> <dfn class="local col3 decl" id="213SDst" title='SDst' data-type='int' data-ref="213SDst">SDst</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="local col3 ref" href="#213SDst" title='SDst' data-ref="213SDst">SDst</a> != -<var>1</var>) {</td></tr>
<tr><th id="372">372</th><td>      <i>// VOPC - insert VCC register as sdst</i></td></tr>
<tr><th id="373">373</th><td>      insertNamedMCOperand(MI, createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>),</td></tr>
<tr><th id="374">374</th><td>                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="375">375</th><td>    } <b>else</b> {</td></tr>
<tr><th id="376">376</th><td>      <i>// VOP1/2 - insert omod if present in instruction</i></td></tr>
<tr><th id="377">377</th><td>      insertNamedMCOperand(MI, MCOperand::createImm(<var>0</var>), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="378">378</th><td>    }</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="381">381</th><td>}</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="214MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="384">384</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="215Opc" title='Opc' data-type='unsigned int' data-ref="215Opc">Opc</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="216DescNumOps" title='DescNumOps' data-type='unsigned int' data-ref="216DescNumOps">DescNumOps</dfn> = <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#215Opc" title='Opc' data-ref="215Opc">Opc</a>).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// Insert dummy unused src modifiers.</i></td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (MI.getNumOperands() &lt; DescNumOps &amp;&amp;</td></tr>
<tr><th id="389">389</th><td>      AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) != -<var>1</var>)</td></tr>
<tr><th id="390">390</th><td>    insertNamedMCOperand(MI, MCOperand::createImm(<var>0</var>),</td></tr>
<tr><th id="391">391</th><td>                         AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers);</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (MI.getNumOperands() &lt; DescNumOps &amp;&amp;</td></tr>
<tr><th id="394">394</th><td>      AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers) != -<var>1</var>)</td></tr>
<tr><th id="395">395</th><td>    insertNamedMCOperand(MI, MCOperand::createImm(<var>0</var>),</td></tr>
<tr><th id="396">396</th><td>                         AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>return</b> <a class="tu ref" href="#_ZL11isValidDPP8RKN4llvm6MCInstE" title='isValidDPP8' data-use='c' data-ref="_ZL11isValidDPP8RKN4llvm6MCInstE">isValidDPP8</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>) ? <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a> : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::SoftFail" title='llvm::MCDisassembler::DecodeStatus::SoftFail' data-ref="llvm::MCDisassembler::DecodeStatus::SoftFail">SoftFail</a>;</td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>// Note that before gfx10, the MIMG encoding provided no information about</i></td></tr>
<tr><th id="402">402</th><td><i>// VADDR size. Consequently, decoded instructions always show address as if it</i></td></tr>
<tr><th id="403">403</th><td><i>// has 1 dword, which could be not really so.</i></td></tr>
<tr><th id="404">404</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="217MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="217MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>int</em> <dfn class="local col8 decl" id="218VDstIdx" title='VDstIdx' data-type='int' data-ref="218VDstIdx">VDstIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="407">407</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>int</em> <dfn class="local col9 decl" id="219VDataIdx" title='VDataIdx' data-type='int' data-ref="219VDataIdx">VDataIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="410">410</th><td>                                            AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="411">411</th><td>  <em>int</em> <dfn class="local col0 decl" id="220VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="220VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="412">412</th><td>      AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="413">413</th><td>  <em>int</em> <dfn class="local col1 decl" id="221DMaskIdx" title='DMaskIdx' data-type='int' data-ref="221DMaskIdx">DMaskIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="414">414</th><td>                                            AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dmask);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <em>int</em> <dfn class="local col2 decl" id="222TFEIdx" title='TFEIdx' data-type='int' data-ref="222TFEIdx">TFEIdx</dfn>   = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="417">417</th><td>                                            AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe);</td></tr>
<tr><th id="418">418</th><td>  <em>int</em> <dfn class="local col3 decl" id="223D16Idx" title='D16Idx' data-type='int' data-ref="223D16Idx">D16Idx</dfn>   = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="419">419</th><td>                                            AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::d16);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VDataIdx != -1) ? void (0) : __assert_fail (&quot;VDataIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 421, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#219VDataIdx" title='VDataIdx' data-ref="219VDataIdx">VDataIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DMaskIdx != -1) ? void (0) : __assert_fail (&quot;DMaskIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 422, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#221DMaskIdx" title='DMaskIdx' data-ref="221DMaskIdx">DMaskIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="423">423</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TFEIdx != -1) ? void (0) : __assert_fail (&quot;TFEIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 423, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222TFEIdx" title='TFEIdx' data-ref="222TFEIdx">TFEIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col4 decl" id="224Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="224Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225IsAtomic" title='IsAtomic' data-type='bool' data-ref="225IsAtomic">IsAtomic</dfn> = (<a class="local col8 ref" href="#218VDstIdx" title='VDstIdx' data-ref="218VDstIdx">VDstIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="427">427</th><td>  <em>bool</em> <dfn class="local col6 decl" id="226IsGather4" title='IsGather4' data-type='bool' data-ref="226IsGather4">IsGather4</dfn> = <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4">Gather4</a>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="local col7 decl" id="227IsNSA" title='IsNSA' data-type='bool' data-ref="227IsNSA">IsNSA</dfn> = <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228AddrSize" title='AddrSize' data-type='unsigned int' data-ref="228AddrSize">AddrSize</dfn> = <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>]) {</td></tr>
<tr><th id="433">433</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229DimIdx" title='DimIdx' data-type='unsigned int' data-ref="229DimIdx">DimIdx</dfn> =</td></tr>
<tr><th id="434">434</th><td>        AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dim);</td></tr>
<tr><th id="435">435</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col0 decl" id="230BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="230BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="436">436</th><td>        <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="437">437</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col1 decl" id="231Dim" title='Dim' data-type='const AMDGPU::MIMGDimInfo *' data-ref="231Dim">Dim</dfn> =</td></tr>
<tr><th id="438">438</th><td>        <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</a>(<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#229DimIdx" title='DimIdx' data-ref="229DimIdx">DimIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>    <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> = <a class="local col0 ref" href="#230BaseOpcode" title='BaseOpcode' data-ref="230BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs">NumExtraArgs</a> +</td></tr>
<tr><th id="441">441</th><td>               (<a class="local col0 ref" href="#230BaseOpcode" title='BaseOpcode' data-ref="230BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients">Gradients</a> ? <a class="local col1 ref" href="#231Dim" title='Dim' data-ref="231Dim">Dim</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients">NumGradients</a> : <var>0</var>) +</td></tr>
<tr><th id="442">442</th><td>               (<a class="local col0 ref" href="#230BaseOpcode" title='BaseOpcode' data-ref="230BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates">Coordinates</a> ? <a class="local col1 ref" href="#231Dim" title='Dim' data-ref="231Dim">Dim</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords">NumCoords</a> : <var>0</var>) +</td></tr>
<tr><th id="443">443</th><td>               (<a class="local col0 ref" href="#230BaseOpcode" title='BaseOpcode' data-ref="230BaseOpcode">BaseOpcode</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip">LodOrClampOrMip</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="444">444</th><td>    IsNSA = Info-&gt;MIMGEncoding == AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10NSA&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10NSA</span>;</td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (!<a class="local col7 ref" href="#227IsNSA" title='IsNSA' data-ref="227IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="446">446</th><td>      <b>if</b> (<a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> &gt; <var>8</var>)</td></tr>
<tr><th id="447">447</th><td>        <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> = <var>16</var>;</td></tr>
<tr><th id="448">448</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> &gt; <var>4</var>)</td></tr>
<tr><th id="449">449</th><td>        <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> = <var>8</var>;</td></tr>
<tr><th id="450">450</th><td>    } <b>else</b> {</td></tr>
<tr><th id="451">451</th><td>      <b>if</b> (<a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> &gt; <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>) {</td></tr>
<tr><th id="452">452</th><td>        <i>// The NSA encoding does not contain enough operands for the combination</i></td></tr>
<tr><th id="453">453</th><td><i>        // of base opcode / dimension. Should this be an error?</i></td></tr>
<tr><th id="454">454</th><td>        <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="455">455</th><td>      }</td></tr>
<tr><th id="456">456</th><td>    }</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232DMask" title='DMask' data-type='unsigned int' data-ref="232DMask">DMask</dfn> = <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#221DMaskIdx" title='DMaskIdx' data-ref="221DMaskIdx">DMaskIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &amp; <var>0xf</var>;</td></tr>
<tr><th id="460">460</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="233DstSize" title='DstSize' data-type='unsigned int' data-ref="233DstSize">DstSize</dfn> = <a class="local col6 ref" href="#226IsGather4" title='IsGather4' data-ref="226IsGather4">IsGather4</a> ? <var>4</var> : <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col2 ref" href="#232DMask" title='DMask' data-ref="232DMask">DMask</a>), <var>1u</var>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <em>bool</em> <dfn class="local col4 decl" id="234D16" title='D16' data-type='bool' data-ref="234D16">D16</dfn> = <a class="local col3 ref" href="#223D16Idx" title='D16Idx' data-ref="223D16Idx">D16Idx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#223D16Idx" title='D16Idx' data-ref="223D16Idx">D16Idx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (<a class="local col4 ref" href="#234D16" title='D16' data-ref="234D16">D16</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</a>(<a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI">STI</a>)) {</td></tr>
<tr><th id="464">464</th><td>    <a class="local col3 ref" href="#233DstSize" title='DstSize' data-ref="233DstSize">DstSize</a> = (<a class="local col3 ref" href="#233DstSize" title='DstSize' data-ref="233DstSize">DstSize</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i>// FIXME: Add tfe support</i></td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#222TFEIdx" title='TFEIdx' data-ref="222TFEIdx">TFEIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col3 ref" href="#233DstSize" title='DstSize' data-ref="233DstSize">DstSize</a> == <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords">VDataDwords</a> &amp;&amp; <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> == <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>)</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>int</em> <dfn class="local col5 decl" id="235NewOpcode" title='NewOpcode' data-type='int' data-ref="235NewOpcode">NewOpcode</dfn> =</td></tr>
<tr><th id="475">475</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</a>(<a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode">BaseOpcode</a>, <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding">MIMGEncoding</a>, <a class="local col3 ref" href="#233DstSize" title='DstSize' data-ref="233DstSize">DstSize</a>, <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a>);</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (<a class="local col5 ref" href="#235NewOpcode" title='NewOpcode' data-ref="235NewOpcode">NewOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Widen the register to the correct number of enabled channels.</i></td></tr>
<tr><th id="480">480</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="236NewVdata" title='NewVdata' data-type='unsigned int' data-ref="236NewVdata">NewVdata</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="local col3 ref" href="#233DstSize" title='DstSize' data-ref="233DstSize">DstSize</a> != <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords">VDataDwords</a>) {</td></tr>
<tr><th id="482">482</th><td>    <em>auto</em> <dfn class="local col7 decl" id="237DataRCID" title='DataRCID' data-type='short' data-ref="237DataRCID">DataRCID</dfn> = <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#235NewOpcode" title='NewOpcode' data-ref="235NewOpcode">NewOpcode</a>).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#219VDataIdx" title='VDataIdx' data-ref="219VDataIdx">VDataIdx</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>    <i>// Get first subregister of VData</i></td></tr>
<tr><th id="485">485</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="238Vdata0" title='Vdata0' data-type='unsigned int' data-ref="238Vdata0">Vdata0</dfn> = <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219VDataIdx" title='VDataIdx' data-ref="219VDataIdx">VDataIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="486">486</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="239VdataSub0" title='VdataSub0' data-type='unsigned int' data-ref="239VdataSub0">VdataSub0</dfn> = MRI.getSubReg(Vdata0, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="487">487</th><td>    <a class="local col8 ref" href="#238Vdata0" title='Vdata0' data-ref="238Vdata0">Vdata0</a> = (<a class="local col9 ref" href="#239VdataSub0" title='VdataSub0' data-ref="239VdataSub0">VdataSub0</a> != <var>0</var>)? <a class="local col9 ref" href="#239VdataSub0" title='VdataSub0' data-ref="239VdataSub0">VdataSub0</a> : <a class="local col8 ref" href="#238Vdata0" title='Vdata0' data-ref="238Vdata0">Vdata0</a>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    NewVdata = MRI.getMatchingSuperReg(Vdata0, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>,</td></tr>
<tr><th id="490">490</th><td>                                       &amp;MRI.getRegClass(DataRCID));</td></tr>
<tr><th id="491">491</th><td>    <b>if</b> (NewVdata == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="492">492</th><td>      <i>// It's possible to encode this such that the low register + enabled</i></td></tr>
<tr><th id="493">493</th><td><i>      // components exceeds the register count.</i></td></tr>
<tr><th id="494">494</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240NewVAddr0" title='NewVAddr0' data-type='unsigned int' data-ref="240NewVAddr0">NewVAddr0</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>] &amp;&amp; !IsNSA &amp;&amp;</td></tr>
<tr><th id="500">500</th><td>      AddrSize != Info-&gt;VAddrDwords) {</td></tr>
<tr><th id="501">501</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="241VAddr0" title='VAddr0' data-type='unsigned int' data-ref="241VAddr0">VAddr0</dfn> = <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#220VAddr0Idx" title='VAddr0Idx' data-ref="220VAddr0Idx">VAddr0Idx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="502">502</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="242VAddrSub0" title='VAddrSub0' data-type='unsigned int' data-ref="242VAddrSub0">VAddrSub0</dfn> = MRI.getSubReg(VAddr0, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="503">503</th><td>    <a class="local col1 ref" href="#241VAddr0" title='VAddr0' data-ref="241VAddr0">VAddr0</a> = (<a class="local col2 ref" href="#242VAddrSub0" title='VAddrSub0' data-ref="242VAddrSub0">VAddrSub0</a> != <var>0</var>) ? <a class="local col2 ref" href="#242VAddrSub0" title='VAddrSub0' data-ref="242VAddrSub0">VAddrSub0</a> : <a class="local col1 ref" href="#241VAddr0" title='VAddr0' data-ref="241VAddr0">VAddr0</a>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <em>auto</em> <dfn class="local col3 decl" id="243AddrRCID" title='AddrRCID' data-type='short' data-ref="243AddrRCID">AddrRCID</dfn> = <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII">MCII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#235NewOpcode" title='NewOpcode' data-ref="235NewOpcode">NewOpcode</a>).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#220VAddr0Idx" title='VAddr0Idx' data-ref="220VAddr0Idx">VAddr0Idx</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="506">506</th><td>    NewVAddr0 = MRI.getMatchingSuperReg(VAddr0, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>,</td></tr>
<tr><th id="507">507</th><td>                                        &amp;MRI.getRegClass(AddrRCID));</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (NewVAddr0 == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)</td></tr>
<tr><th id="509">509</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col5 ref" href="#235NewOpcode" title='NewOpcode' data-ref="235NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (NewVdata != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="515">515</th><td>    <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219VDataIdx" title='VDataIdx' data-ref="219VDataIdx">VDataIdx</a>) <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#236NewVdata" title='NewVdata' data-ref="236NewVdata">NewVdata</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (<a class="local col5 ref" href="#225IsAtomic" title='IsAtomic' data-ref="225IsAtomic">IsAtomic</a>) {</td></tr>
<tr><th id="518">518</th><td>      <i>// Atomic operations have an additional operand (a copy of data)</i></td></tr>
<tr><th id="519">519</th><td>      <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218VDstIdx" title='VDstIdx' data-ref="218VDstIdx">VDstIdx</a>) <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#236NewVdata" title='NewVdata' data-ref="236NewVdata">NewVdata</a>);</td></tr>
<tr><th id="520">520</th><td>    }</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (NewVAddr0 != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="524">524</th><td>    <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#220VAddr0Idx" title='VAddr0Idx' data-ref="220VAddr0Idx">VAddr0Idx</a>) <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#240NewVAddr0" title='NewVAddr0' data-ref="240NewVAddr0">NewVAddr0</a>);</td></tr>
<tr><th id="525">525</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#227IsNSA" title='IsNSA' data-ref="227IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="526">526</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AddrSize &lt;= Info-&gt;VAddrDwords) ? void (0) : __assert_fail (&quot;AddrSize &lt;= Info-&gt;VAddrDwords&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 526, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a> &lt;= <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>);</td></tr>
<tr><th id="527">527</th><td>    <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandES2_" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandES2_">erase</a>(<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col0 ref" href="#220VAddr0Idx" title='VAddr0Idx' data-ref="220VAddr0Idx">VAddr0Idx</a> + <a class="local col8 ref" href="#228AddrSize" title='AddrSize' data-ref="228AddrSize">AddrSize</a>,</td></tr>
<tr><th id="528">528</th><td>             <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col0 ref" href="#220VAddr0Idx" title='VAddr0Idx' data-ref="220VAddr0Idx">VAddr0Idx</a> + <a class="local col4 ref" href="#224Info" title='Info' data-ref="224Info">Info</a>-&gt;<a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>);</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>const</em> <em>char</em>* <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="244RegClassID" title='RegClassID' data-type='unsigned int' data-ref="244RegClassID">RegClassID</dfn>) <em>const</em> {</td></tr>
<tr><th id="535">535</th><td>  <b>return</b> getContext().getRegisterInfo()-&gt;</td></tr>
<tr><th id="536">536</th><td>    getRegClassName(&amp;<span class='error' title="use of undeclared identifier &apos;AMDGPUMCRegisterClasses&apos;">AMDGPUMCRegisterClasses</span>[RegClassID]);</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><b>inline</b></td></tr>
<tr><th id="540">540</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="245V" title='V' data-type='unsigned int' data-ref="245V">V</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a>&amp; <dfn class="local col6 decl" id="246ErrMsg" title='ErrMsg' data-type='const llvm::Twine &amp;' data-ref="246ErrMsg">ErrMsg</dfn>) <em>const</em> {</td></tr>
<tr><th id="542">542</th><td>  *<a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream">CommentStream</a> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE">&lt;&lt;</a> <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Error: "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="local col6 ref" href="#246ErrMsg" title='ErrMsg' data-ref="246ErrMsg">ErrMsg</a>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// ToDo: add support for error operands to MCInst.h</i></td></tr>
<tr><th id="545">545</th><td><i>  // return MCOperand::createError(V);</i></td></tr>
<tr><th id="546">546</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a><a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev">(</a>);</td></tr>
<tr><th id="547">547</th><td>}</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><b>inline</b></td></tr>
<tr><th id="550">550</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="247RegId" title='RegId' data-type='unsigned int' data-ref="247RegId">RegId</dfn>) <em>const</em> {</td></tr>
<tr><th id="551">551</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="local col7 ref" href="#247RegId" title='RegId' data-ref="247RegId">RegId</a>, <a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI">STI</a>));</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><b>inline</b></td></tr>
<tr><th id="555">555</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="248RegClassID" title='RegClassID' data-type='unsigned int' data-ref="248RegClassID">RegClassID</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="249Val" title='Val' data-type='unsigned int' data-ref="249Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="557">557</th><td>  <em>const</em> <em>auto</em>&amp; <dfn class="local col0 decl" id="250RegCl" title='RegCl' data-type='const auto &amp;' data-ref="250RegCl">RegCl</dfn> = <span class='error' title="use of undeclared identifier &apos;AMDGPUMCRegisterClasses&apos;">AMDGPUMCRegisterClasses</span>[RegClassID];</td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (Val &gt;= RegCl.getNumRegs())</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col9 ref" href="#249Val" title='Val' data-ref="249Val">Val</a>, <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><a class="member" href="#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<a class="local col8 ref" href="#248RegClassID" title='RegClassID' data-ref="248RegClassID">RegClassID</a>)) <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="560">560</th><td>                           <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>": unknown register "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col9 ref" href="#249Val" title='Val' data-ref="249Val">Val</a>));</td></tr>
<tr><th id="561">561</th><td>  <b>return</b> createRegOperand(RegCl.getRegister(Val));</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><b>inline</b></td></tr>
<tr><th id="565">565</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="251SRegClassID" title='SRegClassID' data-type='unsigned int' data-ref="251SRegClassID">SRegClassID</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                                <em>unsigned</em> <dfn class="local col2 decl" id="252Val" title='Val' data-type='unsigned int' data-ref="252Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="567">567</th><td>  <i>// ToDo: SI/CI have 104 SGPRs, VI - 102</i></td></tr>
<tr><th id="568">568</th><td><i>  // Valery: here we accepting as much as we can, let assembler sort it out</i></td></tr>
<tr><th id="569">569</th><td>  <em>int</em> <dfn class="local col3 decl" id="253shift" title='shift' data-type='int' data-ref="253shift">shift</dfn> = <var>0</var>;</td></tr>
<tr><th id="570">570</th><td>  <b>switch</b> (<a class="local col1 ref" href="#251SRegClassID" title='SRegClassID' data-ref="251SRegClassID">SRegClassID</a>) {</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClassID</span>:</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;TTMP_32RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP_32RegClassID</span>:</td></tr>
<tr><th id="573">573</th><td>    <b>break</b>;</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_64RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_64RegClassID</span>:</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;TTMP_64RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP_64RegClassID</span>:</td></tr>
<tr><th id="576">576</th><td>    shift = <var>1</var>;</td></tr>
<tr><th id="577">577</th><td>    <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_128RegClassID</span>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;TTMP_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP_128RegClassID</span>:</td></tr>
<tr><th id="580">580</th><td>  <i>// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="581">581</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="582">582</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_256RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_256RegClassID</span>:</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;TTMP_256RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP_256RegClassID</span>:</td></tr>
<tr><th id="584">584</th><td>    <i>// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="585">585</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="586">586</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_512RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_512RegClassID</span>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;TTMP_512RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP_512RegClassID</span>:</td></tr>
<tr><th id="588">588</th><td>    shift = <var>2</var>;</td></tr>
<tr><th id="589">589</th><td>    <b>break</b>;</td></tr>
<tr><th id="590">590</th><td>  <i>// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="591">591</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="592">592</th><td>  <b>default</b>:</td></tr>
<tr><th id="593">593</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 593)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled register class"</q>);</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (<a class="local col2 ref" href="#252Val" title='Val' data-ref="252Val">Val</a> % (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#253shift" title='shift' data-ref="253shift">shift</a>)) {</td></tr>
<tr><th id="597">597</th><td>    *<a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream">CommentStream</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Warning: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<a class="local col1 ref" href="#251SRegClassID" title='SRegClassID' data-ref="251SRegClassID">SRegClassID</a>)</td></tr>
<tr><th id="598">598</th><td>                   <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": scalar reg isn't aligned "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#252Val" title='Val' data-ref="252Val">Val</a>;</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="local col1 ref" href="#251SRegClassID" title='SRegClassID' data-ref="251SRegClassID">SRegClassID</a>, <a class="local col2 ref" href="#252Val" title='Val' data-ref="252Val">Val</a> &gt;&gt; <a class="local col3 ref" href="#253shift" title='shift' data-ref="253shift">shift</a>);</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej">decodeOperand_VS_32</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="254Val" title='Val' data-type='unsigned int' data-ref="254Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="605">605</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>, <a class="local col4 ref" href="#254Val" title='Val' data-ref="254Val">Val</a>);</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej">decodeOperand_VS_64</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="255Val" title='Val' data-type='unsigned int' data-ref="255Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="609">609</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>, <a class="local col5 ref" href="#255Val" title='Val' data-ref="255Val">Val</a>);</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_128' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej">decodeOperand_VS_128</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="256Val" title='Val' data-type='unsigned int' data-ref="256Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="613">613</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</a>, <a class="local col6 ref" href="#256Val" title='Val' data-ref="256Val">Val</a>);</td></tr>
<tr><th id="614">614</th><td>}</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="257Val" title='Val' data-type='unsigned int' data-ref="257Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="617">617</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>, <a class="local col7 ref" href="#257Val" title='Val' data-ref="257Val">Val</a>);</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="258Val" title='Val' data-type='unsigned int' data-ref="258Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="621">621</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>, <a class="local col8 ref" href="#258Val" title='Val' data-ref="258Val">Val</a>);</td></tr>
<tr><th id="622">622</th><td>}</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="259Val" title='Val' data-type='unsigned int' data-ref="259Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="625">625</th><td>  <i>// Some instructions have operand restrictions beyond what the encoding</i></td></tr>
<tr><th id="626">626</th><td><i>  // allows. Some ordinarily VSrc_32 operands are VGPR_32, so clear the extra</i></td></tr>
<tr><th id="627">627</th><td><i>  // high bit.</i></td></tr>
<tr><th id="628">628</th><td>  <a class="local col9 ref" href="#259Val" title='Val' data-ref="259Val">Val</a> &amp;= <var>255</var>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>return</b> createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClassID</span>, Val);</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej">decodeOperand_VRegOrLds_32</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="260Val" title='Val' data-type='unsigned int' data-ref="260Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="634">634</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>, <a class="local col0 ref" href="#260Val" title='Val' data-ref="260Val">Val</a>);</td></tr>
<tr><th id="635">635</th><td>}</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej">decodeOperand_VReg_64</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="261Val" title='Val' data-type='unsigned int' data-ref="261Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>  <b>return</b> createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClassID</span>, Val);</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_96' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej">decodeOperand_VReg_96</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="262Val" title='Val' data-type='unsigned int' data-ref="262Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="642">642</th><td>  <b>return</b> createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClassID</span>, Val);</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej">decodeOperand_VReg_128</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="263Val" title='Val' data-type='unsigned int' data-ref="263Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="646">646</th><td>  <b>return</b> createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClassID</span>, Val);</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="264Val" title='Val' data-type='unsigned int' data-ref="264Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>  <i>// table-gen generated disassembler doesn't care about operand types</i></td></tr>
<tr><th id="651">651</th><td><i>  // leaving only registry class so SSrc_32 operand turns into SReg_32</i></td></tr>
<tr><th id="652">652</th><td><i>  // and therefore we accept immediates and literals here as well</i></td></tr>
<tr><th id="653">653</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>, <a class="local col4 ref" href="#264Val" title='Val' data-ref="264Val">Val</a>);</td></tr>
<tr><th id="654">654</th><td>}</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj">decodeOperand_SReg_32_XM0_XEXEC</dfn>(</td></tr>
<tr><th id="657">657</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="265Val" title='Val' data-type='unsigned int' data-ref="265Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="658">658</th><td>  <i>// SReg_32_XM0 is SReg_32 without M0 or EXEC_LO/EXEC_HI</i></td></tr>
<tr><th id="659">659</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col5 ref" href="#265Val" title='Val' data-ref="265Val">Val</a>);</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI' data-ref="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj">decodeOperand_SReg_32_XEXEC_HI</dfn>(</td></tr>
<tr><th id="663">663</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266Val" title='Val' data-type='unsigned int' data-ref="266Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>  <i>// SReg_32_XM0 is SReg_32 without EXEC_HI</i></td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col6 ref" href="#266Val" title='Val' data-ref="266Val">Val</a>);</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej">decodeOperand_SRegOrLds_32</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="267Val" title='Val' data-type='unsigned int' data-ref="267Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="669">669</th><td>  <i>// table-gen generated disassembler doesn't care about operand types</i></td></tr>
<tr><th id="670">670</th><td><i>  // leaving only registry class so SSrc_32 operand turns into SReg_32</i></td></tr>
<tr><th id="671">671</th><td><i>  // and therefore we accept immediates and literals here as well</i></td></tr>
<tr><th id="672">672</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>, <a class="local col7 ref" href="#267Val" title='Val' data-ref="267Val">Val</a>);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej">decodeOperand_SReg_64</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="268Val" title='Val' data-type='unsigned int' data-ref="268Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>, <a class="local col8 ref" href="#268Val" title='Val' data-ref="268Val">Val</a>);</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj">decodeOperand_SReg_64_XEXEC</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="269Val" title='Val' data-type='unsigned int' data-ref="269Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="680">680</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>, <a class="local col9 ref" href="#269Val" title='Val' data-ref="269Val">Val</a>);</td></tr>
<tr><th id="681">681</th><td>}</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej">decodeOperand_SReg_128</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="270Val" title='Val' data-type='unsigned int' data-ref="270Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="684">684</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</a>, <a class="local col0 ref" href="#270Val" title='Val' data-ref="270Val">Val</a>);</td></tr>
<tr><th id="685">685</th><td>}</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej">decodeOperand_SReg_256</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="271Val" title='Val' data-type='unsigned int' data-ref="271Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="688">688</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW256" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW256' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW256">OPW256</a>, <a class="local col1 ref" href="#271Val" title='Val' data-ref="271Val">Val</a>);</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej">decodeOperand_SReg_512</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="272Val" title='Val' data-type='unsigned int' data-ref="272Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="692">692</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW512" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW512' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW512">OPW512</a>, <a class="local col2 ref" href="#272Val" title='Val' data-ref="272Val">Val</a>);</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</dfn>() <em>const</em> {</td></tr>
<tr><th id="696">696</th><td>  <i>// For now all literal constants are supposed to be unsigned integer</i></td></tr>
<tr><th id="697">697</th><td><i>  // ToDo: deal with signed/unsigned 64-bit integer constants</i></td></tr>
<tr><th id="698">698</th><td><i>  // ToDo: deal with float/double constants</i></td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (!<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral">HasLiteral</a>) {</td></tr>
<tr><th id="700">700</th><td>    <b>if</b> (<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) {</td></tr>
<tr><th id="701">701</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<var>0</var>, <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"cannot read literal, inst bytes left "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="702">702</th><td>                        <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKm" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKm">(</a><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()));</td></tr>
<tr><th id="703">703</th><td>    }</td></tr>
<tr><th id="704">704</th><td>    <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral">HasLiteral</a> = <b>true</b>;</td></tr>
<tr><th id="705">705</th><td>    <a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal">Literal</a> = <a class="tu ref" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes">Bytes</a></span>);</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal">Literal</a>);</td></tr>
<tr><th id="708">708</th><td>}</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="273Imm" title='Imm' data-type='unsigned int' data-ref="273Imm">Imm</dfn>) {</td></tr>
<tr><th id="711">711</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm &gt;= INLINE_INTEGER_C_MIN &amp;&amp; Imm &lt;= INLINE_INTEGER_C_MAX) ? void (0) : __assert_fail (&quot;Imm &gt;= INLINE_INTEGER_C_MIN &amp;&amp; Imm &lt;= INLINE_INTEGER_C_MAX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 713, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#273Imm" title='Imm' data-ref="273Imm">Imm</a> &gt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a> &amp;&amp; <a class="local col3 ref" href="#273Imm" title='Imm' data-ref="273Imm">Imm</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</a>);</td></tr>
<tr><th id="714">714</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col3 ref" href="#273Imm" title='Imm' data-ref="273Imm">Imm</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX">INLINE_INTEGER_C_POSITIVE_MAX</a>) ?</td></tr>
<tr><th id="715">715</th><td>    (<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;(<a class="local col3 ref" href="#273Imm" title='Imm' data-ref="273Imm">Imm</a>) - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a>) :</td></tr>
<tr><th id="716">716</th><td>    (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX">INLINE_INTEGER_C_POSITIVE_MAX</a> - <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;(<a class="local col3 ref" href="#273Imm" title='Imm' data-ref="273Imm">Imm</a>)));</td></tr>
<tr><th id="717">717</th><td>      <i>// Cast prevents negative overflow.</i></td></tr>
<tr><th id="718">718</th><td>}</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL17getInlineImmVal32j" title='getInlineImmVal32' data-type='int64_t getInlineImmVal32(unsigned int Imm)' data-ref="_ZL17getInlineImmVal32j">getInlineImmVal32</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="274Imm" title='Imm' data-type='unsigned int' data-ref="274Imm">Imm</dfn>) {</td></tr>
<tr><th id="721">721</th><td>  <b>switch</b> (<a class="local col4 ref" href="#274Imm" title='Imm' data-ref="274Imm">Imm</a>) {</td></tr>
<tr><th id="722">722</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.5f</var>);</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>0.5f</var>);</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>);</td></tr>
<tr><th id="728">728</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>1.0f</var>);</td></tr>
<tr><th id="730">730</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>2.0f</var>);</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>2.0f</var>);</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="735">735</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>4.0f</var>);</td></tr>
<tr><th id="736">736</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>4.0f</var>);</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="739">739</th><td>    <b>return</b> <var>0x3e22f983</var>;</td></tr>
<tr><th id="740">740</th><td>  <b>default</b>:</td></tr>
<tr><th id="741">741</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid fp inline imm&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 741)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL17getInlineImmVal64j" title='getInlineImmVal64' data-type='int64_t getInlineImmVal64(unsigned int Imm)' data-ref="_ZL17getInlineImmVal64j">getInlineImmVal64</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="275Imm" title='Imm' data-type='unsigned int' data-ref="275Imm">Imm</dfn>) {</td></tr>
<tr><th id="746">746</th><td>  <b>switch</b> (<a class="local col5 ref" href="#275Imm" title='Imm' data-ref="275Imm">Imm</a>) {</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="748">748</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.5</var>);</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>0.5</var>);</td></tr>
<tr><th id="751">751</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>1.0</var>);</td></tr>
<tr><th id="753">753</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>1.0</var>);</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>2.0</var>);</td></tr>
<tr><th id="757">757</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>2.0</var>);</td></tr>
<tr><th id="759">759</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="760">760</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>4.0</var>);</td></tr>
<tr><th id="761">761</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="762">762</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>4.0</var>);</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="764">764</th><td>    <b>return</b> <var>0x3fc45f306dc9c882</var>;</td></tr>
<tr><th id="765">765</th><td>  <b>default</b>:</td></tr>
<tr><th id="766">766</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid fp inline imm&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 766)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td>}</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL17getInlineImmVal16j" title='getInlineImmVal16' data-type='int64_t getInlineImmVal16(unsigned int Imm)' data-ref="_ZL17getInlineImmVal16j">getInlineImmVal16</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="276Imm" title='Imm' data-type='unsigned int' data-ref="276Imm">Imm</dfn>) {</td></tr>
<tr><th id="771">771</th><td>  <b>switch</b> (<a class="local col6 ref" href="#276Imm" title='Imm' data-ref="276Imm">Imm</a>) {</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="773">773</th><td>    <b>return</b> <var>0x3800</var>;</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="775">775</th><td>    <b>return</b> <var>0xB800</var>;</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> <var>0x3C00</var>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <var>0xBC00</var>;</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <var>0x4000</var>;</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> <var>0xC000</var>;</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <var>0x4400</var>;</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <var>0xC400</var>;</td></tr>
<tr><th id="788">788</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <var>0x3118</var>;</td></tr>
<tr><th id="790">790</th><td>  <b>default</b>:</td></tr>
<tr><th id="791">791</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid fp inline imm&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 791)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="792">792</th><td>  }</td></tr>
<tr><th id="793">793</th><td>}</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</dfn>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col7 decl" id="277Width" title='Width' data-type='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="277Width">Width</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="278Imm" title='Imm' data-type='unsigned int' data-ref="278Imm">Imm</dfn>) {</td></tr>
<tr><th id="796">796</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm &gt;= AMDGPU::EncValues::INLINE_FLOATING_C_MIN &amp;&amp; Imm &lt;= AMDGPU::EncValues::INLINE_FLOATING_C_MAX) ? void (0) : __assert_fail (&quot;Imm &gt;= AMDGPU::EncValues::INLINE_FLOATING_C_MIN &amp;&amp; Imm &lt;= AMDGPU::EncValues::INLINE_FLOATING_C_MAX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 797, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#278Imm" title='Imm' data-ref="278Imm">Imm</a> &gt;= AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</a></td></tr>
<tr><th id="797">797</th><td>      &amp;&amp; <a class="local col8 ref" href="#278Imm" title='Imm' data-ref="278Imm">Imm</a> &lt;= AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</a>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <i>// ToDo: case 248: 1/(2*PI) - is allowed only on VI</i></td></tr>
<tr><th id="800">800</th><td>  <b>switch</b> (<a class="local col7 ref" href="#277Width" title='Width' data-ref="277Width">Width</a>) {</td></tr>
<tr><th id="801">801</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>:</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref" href="#_ZL17getInlineImmVal32j" title='getInlineImmVal32' data-use='c' data-ref="_ZL17getInlineImmVal32j">getInlineImmVal32</a>(<a class="local col8 ref" href="#278Imm" title='Imm' data-ref="278Imm">Imm</a>));</td></tr>
<tr><th id="803">803</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>:</td></tr>
<tr><th id="804">804</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref" href="#_ZL17getInlineImmVal64j" title='getInlineImmVal64' data-use='c' data-ref="_ZL17getInlineImmVal64j">getInlineImmVal64</a>(<a class="local col8 ref" href="#278Imm" title='Imm' data-ref="278Imm">Imm</a>));</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>:</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref" href="#_ZL17getInlineImmVal16j" title='getInlineImmVal16' data-use='c' data-ref="_ZL17getInlineImmVal16j">getInlineImmVal16</a>(<a class="local col8 ref" href="#278Imm" title='Imm' data-ref="278Imm">Imm</a>));</td></tr>
<tr><th id="808">808</th><td>  <b>default</b>:</td></tr>
<tr><th id="809">809</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;implement me&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 809)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"implement me"</q>);</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td>}</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col9 decl" id="279Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="279Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="814">814</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_) ? void (0) : __assert_fail (&quot;OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 816, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_">OPW_FIRST_</a> &lt;= <a class="local col9 ref" href="#279Width" title='Width' data-ref="279Width">Width</a> &amp;&amp; <a class="local col9 ref" href="#279Width" title='Width' data-ref="279Width">Width</a> &lt; <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_">OPW_LAST_</a>);</td></tr>
<tr><th id="817">817</th><td>  <b>switch</b> (<a class="local col9 ref" href="#279Width" title='Width' data-ref="279Width">Width</a>) {</td></tr>
<tr><th id="818">818</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="819">819</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>:</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>:</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>:</td></tr>
<tr><th id="822">822</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;VGPR_32RegClassID&apos;">VGPR_32RegClassID</span>;</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;VReg_64RegClassID&apos;">VReg_64RegClassID</span>;</td></tr>
<tr><th id="824">824</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;VReg_128RegClassID&apos;">VReg_128RegClassID</span>;</td></tr>
<tr><th id="825">825</th><td>  }</td></tr>
<tr><th id="826">826</th><td>}</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col0 decl" id="280Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="280Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="829">829</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_) ? void (0) : __assert_fail (&quot;OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 831, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_">OPW_FIRST_</a> &lt;= <a class="local col0 ref" href="#280Width" title='Width' data-ref="280Width">Width</a> &amp;&amp; <a class="local col0 ref" href="#280Width" title='Width' data-ref="280Width">Width</a> &lt; <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_">OPW_LAST_</a>);</td></tr>
<tr><th id="832">832</th><td>  <b>switch</b> (<a class="local col0 ref" href="#280Width" title='Width' data-ref="280Width">Width</a>) {</td></tr>
<tr><th id="833">833</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>:</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>:</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;SGPR_32RegClassID&apos;">SGPR_32RegClassID</span>;</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;SGPR_64RegClassID&apos;">SGPR_64RegClassID</span>;</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;SGPR_128RegClassID&apos;">SGPR_128RegClassID</span>;</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW256" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW256' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW256">OPW256</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;SGPR_256RegClassID&apos;">SGPR_256RegClassID</span>;</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW512" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW512' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW512">OPW512</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;SGPR_512RegClassID&apos;">SGPR_512RegClassID</span>;</td></tr>
<tr><th id="842">842</th><td>  }</td></tr>
<tr><th id="843">843</th><td>}</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col1 decl" id="281Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="281Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="846">846</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_) ? void (0) : __assert_fail (&quot;OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 848, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_FIRST_">OPW_FIRST_</a> &lt;= <a class="local col1 ref" href="#281Width" title='Width' data-ref="281Width">Width</a> &amp;&amp; <a class="local col1 ref" href="#281Width" title='Width' data-ref="281Width">Width</a> &lt; <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW_LAST_">OPW_LAST_</a>);</td></tr>
<tr><th id="849">849</th><td>  <b>switch</b> (<a class="local col1 ref" href="#281Width" title='Width' data-ref="281Width">Width</a>) {</td></tr>
<tr><th id="850">850</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>:</td></tr>
<tr><th id="853">853</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>:</td></tr>
<tr><th id="854">854</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;TTMP_32RegClassID&apos;">TTMP_32RegClassID</span>;</td></tr>
<tr><th id="855">855</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;TTMP_64RegClassID&apos;">TTMP_64RegClassID</span>;</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW128" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW128' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW128">OPW128</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;TTMP_128RegClassID&apos;">TTMP_128RegClassID</span>;</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW256" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW256' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW256">OPW256</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;TTMP_256RegClassID&apos;">TTMP_256RegClassID</span>;</td></tr>
<tr><th id="858">858</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW512" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW512' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW512">OPW512</a>: <b>return</b> <span class='error' title="use of undeclared identifier &apos;TTMP_512RegClassID&apos;">TTMP_512RegClassID</span>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>}</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><em>int</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="282Val" title='Val' data-type='unsigned int' data-ref="282Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="863">863</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283TTmpMin" title='TTmpMin' data-type='unsigned int' data-ref="283TTmpMin">TTmpMin</dfn> =</td></tr>
<tr><th id="866">866</th><td>      (<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</a>() || <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>()) ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN" title='llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN">TTMP_GFX9_GFX10_MIN</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_VI_MIN" title='llvm::AMDGPU::EncValues::TTMP_VI_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MIN">TTMP_VI_MIN</a>;</td></tr>
<tr><th id="867">867</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284TTmpMax" title='TTmpMax' data-type='unsigned int' data-ref="284TTmpMax">TTmpMax</dfn> =</td></tr>
<tr><th id="868">868</th><td>      (<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</a>() || <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>()) ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX" title='llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX">TTMP_GFX9_GFX10_MAX</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_VI_MAX" title='llvm::AMDGPU::EncValues::TTMP_VI_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MAX">TTMP_VI_MAX</a>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <b>return</b> (<a class="local col3 ref" href="#283TTmpMin" title='TTmpMin' data-ref="283TTmpMin">TTmpMin</a> &lt;= <a class="local col2 ref" href="#282Val" title='Val' data-ref="282Val">Val</a> &amp;&amp; <a class="local col2 ref" href="#282Val" title='Val' data-ref="282Val">Val</a> &lt;= <a class="local col4 ref" href="#284TTmpMax" title='TTmpMax' data-ref="284TTmpMax">TTmpMax</a>)? <a class="local col2 ref" href="#282Val" title='Val' data-ref="282Val">Val</a> - <a class="local col3 ref" href="#283TTmpMin" title='TTmpMin' data-ref="283TTmpMin">TTmpMin</a> : -<var>1</var>;</td></tr>
<tr><th id="871">871</th><td>}</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col5 decl" id="285Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="285Width">Width</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="286Val" title='Val' data-type='unsigned int' data-ref="286Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="874">874</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val &lt; 512) ? void (0) : __assert_fail (&quot;Val &lt; 512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &lt; <var>512</var>); <i>// enum9</i></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MIN" title='llvm::AMDGPU::EncValues::VGPR_MIN' data-ref="llvm::AMDGPU::EncValues::VGPR_MIN">VGPR_MIN</a> &lt;= <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MAX" title='llvm::AMDGPU::EncValues::VGPR_MAX' data-ref="llvm::AMDGPU::EncValues::VGPR_MAX">VGPR_MAX</a>) {</td></tr>
<tr><th id="879">879</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width">Width</a>), <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MIN" title='llvm::AMDGPU::EncValues::VGPR_MIN' data-ref="llvm::AMDGPU::EncValues::VGPR_MIN">VGPR_MIN</a>);</td></tr>
<tr><th id="880">880</th><td>  }</td></tr>
<tr><th id="881">881</th><td>  <b>if</b> (<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &lt;= <a class="macro" href="#55" title="(isGFX10() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="882">882</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SGPR_MIN == 0) ? void (0) : __assert_fail (&quot;SGPR_MIN == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 882, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN">SGPR_MIN</a> == <var>0</var>); <i>// "SGPR_MIN &lt;= Val" is always true and causes compilation warning.</i></td></tr>
<tr><th id="883">883</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width">Width</a>), <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN">SGPR_MIN</a>);</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <em>int</em> <dfn class="local col7 decl" id="287TTmpIdx" title='TTmpIdx' data-type='int' data-ref="287TTmpIdx">TTmpIdx</dfn> = <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>);</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (<a class="local col7 ref" href="#287TTmpIdx" title='TTmpIdx' data-ref="287TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width">Width</a>), <a class="local col7 ref" href="#287TTmpIdx" title='TTmpIdx' data-ref="287TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a> &lt;= <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</a>)</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</a> &lt;= <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</a>)</td></tr>
<tr><th id="895">895</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width">Width</a>, <a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::LITERAL_CONST" title='llvm::AMDGPU::EncValues::LITERAL_CONST' data-ref="llvm::AMDGPU::EncValues::LITERAL_CONST">LITERAL_CONST</a>)</td></tr>
<tr><th id="898">898</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</a>();</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <b>switch</b> (<a class="local col5 ref" href="#285Width" title='Width' data-ref="285Width">Width</a>) {</td></tr>
<tr><th id="901">901</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>:</td></tr>
<tr><th id="902">902</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>:</td></tr>
<tr><th id="903">903</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPWV216" title='llvm::AMDGPUDisassembler::OpWidthTy::OPWV216' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPWV216">OPWV216</a>:</td></tr>
<tr><th id="904">904</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>);</td></tr>
<tr><th id="905">905</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>:</td></tr>
<tr><th id="906">906</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<a class="local col6 ref" href="#286Val" title='Val' data-ref="286Val">Val</a>);</td></tr>
<tr><th id="907">907</th><td>  <b>default</b>:</td></tr>
<tr><th id="908">908</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected immediate type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 908)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected immediate type"</q>);</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td>}</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col8 decl" id="288Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="288Width">Width</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="289Val" title='Val' data-type='unsigned int' data-ref="289Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="913">913</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val &lt; 128) ? void (0) : __assert_fail (&quot;Val &lt; 128&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 915, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a> &lt; <var>128</var>);</td></tr>
<tr><th id="916">916</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Width == OPW256 || Width == OPW512) ? void (0) : __assert_fail (&quot;Width == OPW256 || Width == OPW512&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 916, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#288Width" title='Width' data-ref="288Width">Width</a> == <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW256" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW256' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW256">OPW256</a> || <a class="local col8 ref" href="#288Width" title='Width' data-ref="288Width">Width</a> == <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW512" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW512' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW512">OPW512</a>);</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (<a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a> &lt;= <a class="macro" href="#55" title="(isGFX10() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="919">919</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SGPR_MIN == 0) ? void (0) : __assert_fail (&quot;SGPR_MIN == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 919, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN">SGPR_MIN</a> == <var>0</var>); <i>// "SGPR_MIN &lt;= Val" is always true and causes compilation warning.</i></td></tr>
<tr><th id="920">920</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col8 ref" href="#288Width" title='Width' data-ref="288Width">Width</a>), <a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN">SGPR_MIN</a>);</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <em>int</em> <dfn class="local col0 decl" id="290TTmpIdx" title='TTmpIdx' data-type='int' data-ref="290TTmpIdx">TTmpIdx</dfn> = <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col9 ref" href="#289Val" title='Val' data-ref="289Val">Val</a>);</td></tr>
<tr><th id="924">924</th><td>  <b>if</b> (<a class="local col0 ref" href="#290TTmpIdx" title='TTmpIdx' data-ref="290TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="925">925</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col8 ref" href="#288Width" title='Width' data-ref="288Width">Width</a>), <a class="local col0 ref" href="#290TTmpIdx" title='TTmpIdx' data-ref="290TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="926">926</th><td>  }</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown dst register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 928)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown dst register"</q>);</td></tr>
<tr><th id="929">929</th><td>}</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="291Val" title='Val' data-type='unsigned int' data-ref="291Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="932">932</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <b>switch</b> (<a class="local col1 ref" href="#291Val" title='Val' data-ref="291Val">Val</a>) {</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> <var>102</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;FLAT_SCR_LO&apos;">FLAT_SCR_LO</span>);</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> <var>103</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;FLAT_SCR_HI&apos;">FLAT_SCR_HI</span>);</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> <var>104</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;XNACK_MASK_LO&apos;">XNACK_MASK_LO</span>);</td></tr>
<tr><th id="938">938</th><td>  <b>case</b> <var>105</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;XNACK_MASK_HI&apos;">XNACK_MASK_HI</span>);</td></tr>
<tr><th id="939">939</th><td>  <b>case</b> <var>106</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;VCC_LO&apos;">VCC_LO</span>);</td></tr>
<tr><th id="940">940</th><td>  <b>case</b> <var>107</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;VCC_HI&apos;">VCC_HI</span>);</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> <var>108</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TBA_LO&apos;">TBA_LO</span>);</td></tr>
<tr><th id="942">942</th><td>  <b>case</b> <var>109</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TBA_HI&apos;">TBA_HI</span>);</td></tr>
<tr><th id="943">943</th><td>  <b>case</b> <var>110</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TMA_LO&apos;">TMA_LO</span>);</td></tr>
<tr><th id="944">944</th><td>  <b>case</b> <var>111</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TMA_HI&apos;">TMA_HI</span>);</td></tr>
<tr><th id="945">945</th><td>  <b>case</b> <var>124</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;M0&apos;">M0</span>);</td></tr>
<tr><th id="946">946</th><td>  <b>case</b> <var>125</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SGPR_NULL&apos;">SGPR_NULL</span>);</td></tr>
<tr><th id="947">947</th><td>  <b>case</b> <var>126</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;EXEC_LO&apos;">EXEC_LO</span>);</td></tr>
<tr><th id="948">948</th><td>  <b>case</b> <var>127</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;EXEC_HI&apos;">EXEC_HI</span>);</td></tr>
<tr><th id="949">949</th><td>  <b>case</b> <var>235</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SHARED_BASE&apos;">SRC_SHARED_BASE</span>);</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> <var>236</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SHARED_LIMIT&apos;">SRC_SHARED_LIMIT</span>);</td></tr>
<tr><th id="951">951</th><td>  <b>case</b> <var>237</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_PRIVATE_BASE&apos;">SRC_PRIVATE_BASE</span>);</td></tr>
<tr><th id="952">952</th><td>  <b>case</b> <var>238</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_PRIVATE_LIMIT&apos;">SRC_PRIVATE_LIMIT</span>);</td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <var>239</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_POPS_EXITING_WAVE_ID&apos;">SRC_POPS_EXITING_WAVE_ID</span>);</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <var>251</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_VCCZ&apos;">SRC_VCCZ</span>);</td></tr>
<tr><th id="955">955</th><td>  <b>case</b> <var>252</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_EXECZ&apos;">SRC_EXECZ</span>);</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> <var>253</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SCC&apos;">SRC_SCC</span>);</td></tr>
<tr><th id="957">957</th><td>  <b>case</b> <var>254</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;LDS_DIRECT&apos;">LDS_DIRECT</span>);</td></tr>
<tr><th id="958">958</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col1 ref" href="#291Val" title='Val' data-ref="291Val">Val</a>, <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"unknown operand encoding "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col1 ref" href="#291Val" title='Val' data-ref="291Val">Val</a>));</td></tr>
<tr><th id="961">961</th><td>}</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="292Val" title='Val' data-type='unsigned int' data-ref="292Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="964">964</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <b>switch</b> (<a class="local col2 ref" href="#292Val" title='Val' data-ref="292Val">Val</a>) {</td></tr>
<tr><th id="967">967</th><td>  <b>case</b> <var>102</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;FLAT_SCR&apos;">FLAT_SCR</span>);</td></tr>
<tr><th id="968">968</th><td>  <b>case</b> <var>104</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;XNACK_MASK&apos;">XNACK_MASK</span>);</td></tr>
<tr><th id="969">969</th><td>  <b>case</b> <var>106</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;VCC&apos;">VCC</span>);</td></tr>
<tr><th id="970">970</th><td>  <b>case</b> <var>108</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TBA&apos;">TBA</span>);</td></tr>
<tr><th id="971">971</th><td>  <b>case</b> <var>110</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;TMA&apos;">TMA</span>);</td></tr>
<tr><th id="972">972</th><td>  <b>case</b> <var>126</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;EXEC&apos;">EXEC</span>);</td></tr>
<tr><th id="973">973</th><td>  <b>case</b> <var>235</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SHARED_BASE&apos;">SRC_SHARED_BASE</span>);</td></tr>
<tr><th id="974">974</th><td>  <b>case</b> <var>236</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SHARED_LIMIT&apos;">SRC_SHARED_LIMIT</span>);</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <var>237</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_PRIVATE_BASE&apos;">SRC_PRIVATE_BASE</span>);</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> <var>238</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_PRIVATE_LIMIT&apos;">SRC_PRIVATE_LIMIT</span>);</td></tr>
<tr><th id="977">977</th><td>  <b>case</b> <var>239</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_POPS_EXITING_WAVE_ID&apos;">SRC_POPS_EXITING_WAVE_ID</span>);</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> <var>251</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_VCCZ&apos;">SRC_VCCZ</span>);</td></tr>
<tr><th id="979">979</th><td>  <b>case</b> <var>252</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_EXECZ&apos;">SRC_EXECZ</span>);</td></tr>
<tr><th id="980">980</th><td>  <b>case</b> <var>253</var>: <b>return</b> createRegOperand(<span class='error' title="use of undeclared identifier &apos;SRC_SCC&apos;">SRC_SCC</span>);</td></tr>
<tr><th id="981">981</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="982">982</th><td>  }</td></tr>
<tr><th id="983">983</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col2 ref" href="#292Val" title='Val' data-ref="292Val">Val</a>, <a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"unknown operand encoding "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col2 ref" href="#292Val" title='Val' data-ref="292Val">Val</a>));</td></tr>
<tr><th id="984">984</th><td>}</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy">OpWidthTy</a> <dfn class="local col3 decl" id="293Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="293Width">Width</dfn>,</td></tr>
<tr><th id="987">987</th><td>                                            <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="294Val" title='Val' data-type='const unsigned int' data-ref="294Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="988">988</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="989">989</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX9&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX9</span>] ||</td></tr>
<tr><th id="992">992</th><td>      STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>]) {</td></tr>
<tr><th id="993">993</th><td>    <i>// XXX: cast to int is needed to avoid stupid warning:</i></td></tr>
<tr><th id="994">994</th><td><i>    // compare with unsigned is always true</i></td></tr>
<tr><th id="995">995</th><td>    <b>if</b> (<em>int</em>(<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN">SRC_VGPR_MIN</a>) &lt;= <em>int</em>(<a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a>) &amp;&amp;</td></tr>
<tr><th id="996">996</th><td>        <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> &lt;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MAX">SRC_VGPR_MAX</a>) {</td></tr>
<tr><th id="997">997</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width">Width</a>),</td></tr>
<tr><th id="998">998</th><td>                              <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MIN">SRC_VGPR_MIN</a>);</td></tr>
<tr><th id="999">999</th><td>    }</td></tr>
<tr><th id="1000">1000</th><td>    <b>if</b> (<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN">SRC_SGPR_MIN</a> &lt;= <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> &amp;&amp;</td></tr>
<tr><th id="1001">1001</th><td>        <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> &lt;= (<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>() ? <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_GFX10">SRC_SGPR_MAX_GFX10</a></td></tr>
<tr><th id="1002">1002</th><td>                          : <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MAX_SI">SRC_SGPR_MAX_SI</a>)) {</td></tr>
<tr><th id="1003">1003</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width">Width</a>),</td></tr>
<tr><th id="1004">1004</th><td>                               <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN">SRC_SGPR_MIN</a>);</td></tr>
<tr><th id="1005">1005</th><td>    }</td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN">SRC_TTMP_MIN</a> &lt;= <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> &amp;&amp;</td></tr>
<tr><th id="1007">1007</th><td>        <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> &lt;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MAX">SRC_TTMP_MAX</a>) {</td></tr>
<tr><th id="1008">1008</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width">Width</a>),</td></tr>
<tr><th id="1009">1009</th><td>                               <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_TTMP_MIN">SRC_TTMP_MIN</a>);</td></tr>
<tr><th id="1010">1010</th><td>    }</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="295SVal" title='SVal' data-type='const unsigned int' data-ref="295SVal">SVal</dfn> = <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MIN">SRC_SGPR_MIN</a>;</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>    <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a> &lt;= <a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a> &amp;&amp; <a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</a>)</td></tr>
<tr><th id="1015">1015</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</a> &lt;= <a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a> &amp;&amp; <a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</a>)</td></tr>
<tr><th id="1018">1018</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width">Width</a>, <a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a>);</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<a class="local col5 ref" href="#295SVal" title='SVal' data-ref="295SVal">SVal</a>);</td></tr>
<tr><th id="1021">1021</th><td>  } <b>else</b> <b>if</b> (STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVolcanicIslands&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVolcanicIslands</span>]) {</td></tr>
<tr><th id="1022">1022</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col3 ref" href="#293Width" title='Width' data-ref="293Width">Width</a>), <a class="local col4 ref" href="#294Val" title='Val' data-ref="294Val">Val</a>);</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unsupported target&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 1024)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported target"</q>);</td></tr>
<tr><th id="1025">1025</th><td>}</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej">decodeSDWASrc16</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="296Val" title='Val' data-type='unsigned int' data-ref="296Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1028">1028</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW16" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW16' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW16">OPW16</a>, <a class="local col6 ref" href="#296Val" title='Val' data-ref="296Val">Val</a>);</td></tr>
<tr><th id="1029">1029</th><td>}</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc32' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej">decodeSDWASrc32</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="297Val" title='Val' data-type='unsigned int' data-ref="297Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1032">1032</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW32" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW32' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW32">OPW32</a>, <a class="local col7 ref" href="#297Val" title='Val' data-ref="297Val">Val</a>);</td></tr>
<tr><th id="1033">1033</th><td>}</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" title='llvm::AMDGPUDisassembler::decodeSDWAVopcDst' data-ref="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj">decodeSDWAVopcDst</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="298Val" title='Val' data-type='unsigned int' data-ref="298Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1036">1036</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((STI.getFeatureBits()[AMDGPU::FeatureGFX9] || STI.getFeatureBits()[AMDGPU::FeatureGFX10]) &amp;&amp; &quot;SDWAVopcDst should be present only on GFX9+&quot;) ? void (0) : __assert_fail (&quot;(STI.getFeatureBits()[AMDGPU::FeatureGFX9] || STI.getFeatureBits()[AMDGPU::FeatureGFX10]) &amp;&amp; \&quot;SDWAVopcDst should be present only on GFX9+\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 1040, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX9&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX9</span>] ||</td></tr>
<tr><th id="1039">1039</th><td>          STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>]) &amp;&amp;</td></tr>
<tr><th id="1040">1040</th><td>         <q>"SDWAVopcDst should be present only on GFX9+"</q>);</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <b>if</b> (<a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a> &amp; <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK">VOPC_DST_VCC_MASK</a>) {</td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a> &amp;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK">VOPC_DST_SGPR_MASK</a>;</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <em>int</em> <dfn class="local col9 decl" id="299TTmpIdx" title='TTmpIdx' data-type='int' data-ref="299TTmpIdx">TTmpIdx</dfn> = <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a>);</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="local col9 ref" href="#299TTmpIdx" title='TTmpIdx' data-ref="299TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>), <a class="local col9 ref" href="#299TTmpIdx" title='TTmpIdx' data-ref="299TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="1048">1048</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a> &gt; <a class="macro" href="#55" title="(isGFX10() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="1049">1049</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a>);</td></tr>
<tr><th id="1050">1050</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1051">1051</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy::OPW64" title='llvm::AMDGPUDisassembler::OpWidthTy::OPW64' data-ref="llvm::AMDGPUDisassembler::OpWidthTy::OPW64">OPW64</a>), <a class="local col8 ref" href="#298Val" title='Val' data-ref="298Val">Val</a>);</td></tr>
<tr><th id="1052">1052</th><td>    }</td></tr>
<tr><th id="1053">1053</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1054">1054</th><td>    <b>return</b> createRegOperand(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="1055">1055</th><td>  }</td></tr>
<tr><th id="1056">1056</th><td>}</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler4isVIEv" title='llvm::AMDGPUDisassembler::isVI' data-ref="_ZNK4llvm18AMDGPUDisassembler4isVIEv">isVI</dfn>() <em>const</em> {</td></tr>
<tr><th id="1059">1059</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVolcanicIslands&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVolcanicIslands</span>];</td></tr>
<tr><th id="1060">1060</th><td>}</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</dfn>() <em>const</em> {</td></tr>
<tr><th id="1063">1063</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX9&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX9</span>];</td></tr>
<tr><th id="1064">1064</th><td>}</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def" id="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</dfn>() <em>const</em> {</td></tr>
<tr><th id="1067">1067</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureGFX10&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureGFX10</span>];</td></tr>
<tr><th id="1068">1068</th><td>}</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1071">1071</th><td><i>// AMDGPUSymbolizer</i></td></tr>
<tr><th id="1072">1072</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1073">1073</th><td><i></i></td></tr>
<tr><th id="1074">1074</th><td><i>// Try to find symbol name for specified label</i></td></tr>
<tr><th id="1075">1075</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer">AMDGPUSymbolizer</a>::<dfn class="virtual decl def" id="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" title='llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand' data-ref="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm">tryAddingSymbolicOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="300Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="300Inst">Inst</dfn>,</td></tr>
<tr><th id="1076">1076</th><td>                                <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<i>/*cStream*/</i>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="301Value" title='Value' data-type='int64_t' data-ref="301Value">Value</dfn>,</td></tr>
<tr><th id="1077">1077</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <i>/*Address*/</i>, <em>bool</em> <dfn class="local col2 decl" id="302IsBranch" title='IsBranch' data-type='bool' data-ref="302IsBranch">IsBranch</dfn>,</td></tr>
<tr><th id="1078">1078</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <i>/*Offset*/</i>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <i>/*InstSize*/</i>) {</td></tr>
<tr><th id="1079">1079</th><td>  <b>using</b> <dfn class="local col3 typedef" id="303SymbolInfoTy" title='SymbolInfoTy' data-type='std::tuple&lt;uint64_t, StringRef, uint8_t&gt;' data-ref="303SymbolInfoTy">SymbolInfoTy</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/type_traits.html#std::tuple" title='std::tuple' data-ref="std::tuple">tuple</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;;</td></tr>
<tr><th id="1080">1080</th><td>  <b>using</b> <dfn class="local col4 typedef" id="304SectionSymbolsTy" title='SectionSymbolsTy' data-type='std::vector&lt;SymbolInfoTy&gt;' data-ref="304SectionSymbolsTy">SectionSymbolsTy</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="local col3 typedef" href="#303SymbolInfoTy" title='SymbolInfoTy' data-type='std::tuple&lt;uint64_t, StringRef, uint8_t&gt;' data-ref="303SymbolInfoTy">SymbolInfoTy</a>&gt;;</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <b>if</b> (!<a class="local col2 ref" href="#302IsBranch" title='IsBranch' data-ref="302IsBranch">IsBranch</a>) {</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1084">1084</th><td>  }</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="305Symbols" title='Symbols' data-type='std::vector&lt;std::tuple&lt;unsigned long, llvm::StringRef, unsigned char&gt;, std::allocator&lt;std::tuple&lt;unsigned long, llvm::StringRef, unsigned char&gt; &gt; &gt; *' data-ref="305Symbols">Symbols</dfn> = <b>static_cast</b>&lt;<a class="local col4 typedef" href="#304SectionSymbolsTy" title='SectionSymbolsTy' data-type='std::vector&lt;SymbolInfoTy&gt;' data-ref="304SectionSymbolsTy">SectionSymbolsTy</a> *&gt;(<a class="member" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo">DisInfo</a>);</td></tr>
<tr><th id="1087">1087</th><td>  <b>if</b> (!<a class="local col5 ref" href="#305Symbols" title='Symbols' data-ref="305Symbols">Symbols</a>)</td></tr>
<tr><th id="1088">1088</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <em>auto</em> <dfn class="local col6 decl" id="306Result" title='Result' data-type='__gnu_cxx::__normal_iterator&lt;std::tuple&lt;unsigned long, llvm::StringRef, unsigned char&gt; *, std::vector&lt;std::tuple&lt;unsigned long, llvm::StringRef, unsigned char&gt;, std::allocator&lt;std::tuple&lt;unsigned long, llvm::StringRef, unsigned char&gt; &gt; &gt; &gt;' data-ref="306Result">Result</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="local col5 ref" href="#305Symbols" title='Symbols' data-ref="305Symbols">Symbols</a>-&gt;<a class="ref" href="../../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col5 ref" href="#305Symbols" title='Symbols' data-ref="305Symbols">Symbols</a>-&gt;<a class="ref" href="../../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1091">1091</th><td>                             [Value](<em>const</em> <a class="local col3 typedef" href="#303SymbolInfoTy" title='SymbolInfoTy' data-type='std::tuple&lt;uint64_t, StringRef, uint8_t&gt;' data-ref="303SymbolInfoTy">SymbolInfoTy</a>&amp; <dfn class="local col7 decl" id="307Val" title='Val' data-type='const SymbolInfoTy &amp;' data-ref="307Val">Val</dfn>) {</td></tr>
<tr><th id="1092">1092</th><td>                                <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/tuple.html#_ZSt3getRKSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRKSt5tupleIJDpT0_EE">get</a>&lt;<var>0</var>&gt;(<a class="local col7 ref" href="#307Val" title='Val' data-ref="307Val">Val</a>) == <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col1 ref" href="#301Value" title='Value' data-ref="301Value">Value</a>)</td></tr>
<tr><th id="1093">1093</th><td>                                    &amp;&amp; <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/tuple.html#_ZSt3getRKSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRKSt5tupleIJDpT0_EE">get</a>&lt;<var>2</var>&gt;(<a class="local col7 ref" href="#307Val" title='Val' data-ref="307Val">Val</a>) == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_NOTYPE" title='llvm::ELF::STT_NOTYPE' data-ref="llvm::ELF::STT_NOTYPE">STT_NOTYPE</a>;</td></tr>
<tr><th id="1094">1094</th><td>                             });</td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (<a class="local col6 ref" href="#306Result" title='Result' data-ref="306Result">Result</a> <a class="ref" href="../../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#305Symbols" title='Symbols' data-ref="305Symbols">Symbols</a>-&gt;<a class="ref" href="../../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="1096">1096</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="308Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="308Sym">Sym</dfn> = <a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer::Ctx" title='llvm::MCSymbolizer::Ctx' data-ref="llvm::MCSymbolizer::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/tuple.html#_ZSt3getRSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="ref" href="../../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#306Result" title='Result' data-ref="306Result">Result</a></span>));</td></tr>
<tr><th id="1097">1097</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="309Add" title='Add' data-type='const llvm::MCSymbolRefExpr *' data-ref="309Add">Add</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col8 ref" href="#308Sym" title='Sym' data-ref="308Sym">Sym</a>, <span class='refarg'><a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer::Ctx" title='llvm::MCSymbolizer::Ctx' data-ref="llvm::MCSymbolizer::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1098">1098</th><td>    <a class="local col0 ref" href="#300Inst" title='Inst' data-ref="300Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col9 ref" href="#309Add" title='Add' data-ref="309Add">Add</a>));</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1102">1102</th><td>}</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><em>void</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer">AMDGPUSymbolizer</a>::<dfn class="virtual decl def" id="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" title='llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment' data-ref="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm">tryAddingPcLoadReferenceComment</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="310cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="310cStream">cStream</dfn>,</td></tr>
<tr><th id="1105">1105</th><td>                                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="311Value" title='Value' data-type='int64_t' data-ref="311Value">Value</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                                                       <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="312Address" title='Address' data-type='uint64_t' data-ref="312Address">Address</dfn>) {</td></tr>
<tr><th id="1107">1107</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp&quot;, 1107)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unimplemented"</q>);</td></tr>
<tr><th id="1108">1108</th><td>}</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1111">1111</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">// Initialization</i></td></tr>
<tr><th id="1112">1112</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer">MCSymbolizer</a> *<dfn class="tu decl def" id="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAMDGPUSymbolizer' data-type='llvm::MCSymbolizer * createAMDGPUSymbolizer(const llvm::Triple &amp; , LLVMOpInfoCallback , LLVMSymbolLookupCallback , void * DisInfo, llvm::MCContext * Ctx, std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp; RelInfo)' data-ref="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAMDGPUSymbolizer</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">/*TT*/</i>,</td></tr>
<tr><th id="1115">1115</th><td>                              <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMOpInfoCallback" title='LLVMOpInfoCallback' data-type='int (*)(void *, uint64_t, uint64_t, uint64_t, int, void *)' data-ref="LLVMOpInfoCallback">LLVMOpInfoCallback</a> <i>/*GetOpInfo*/</i>,</td></tr>
<tr><th id="1116">1116</th><td>                              <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMSymbolLookupCallback" title='LLVMSymbolLookupCallback' data-type='const char *(*)(void *, uint64_t, uint64_t *, uint64_t, const char **)' data-ref="LLVMSymbolLookupCallback">LLVMSymbolLookupCallback</a> <i>/*SymbolLookUp*/</i>,</td></tr>
<tr><th id="1117">1117</th><td>                              <em>void</em> *<dfn class="local col3 decl" id="313DisInfo" title='DisInfo' data-type='void *' data-ref="313DisInfo">DisInfo</dfn>,</td></tr>
<tr><th id="1118">1118</th><td>                              <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> *<dfn class="local col4 decl" id="314Ctx" title='Ctx' data-type='llvm::MCContext *' data-ref="314Ctx">Ctx</dfn>,</td></tr>
<tr><th id="1119">1119</th><td>                              <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo">MCRelocationInfo</a>&gt; &amp;&amp;<dfn class="local col5 decl" id="315RelInfo" title='RelInfo' data-type='std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;' data-ref="315RelInfo">RelInfo</dfn>) {</td></tr>
<tr><th id="1120">1120</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer">AMDGPUSymbolizer</a><a class="ref" href="AMDGPUDisassembler.h.html#_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" title='llvm::AMDGPUSymbolizer::AMDGPUSymbolizer' data-ref="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv">(</a>*<a class="local col4 ref" href="#314Ctx" title='Ctx' data-ref="314Ctx">Ctx</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col5 ref" href="#315RelInfo" title='RelInfo' data-ref="315RelInfo">RelInfo</a></span>), <a class="local col3 ref" href="#313DisInfo" title='DisInfo' data-ref="313DisInfo">DisInfo</a>);</td></tr>
<tr><th id="1121">1121</th><td>}</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAMDGPUDisassembler' data-type='llvm::MCDisassembler * createAMDGPUDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAMDGPUDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col6 decl" id="316T" title='T' data-type='const llvm::Target &amp;' data-ref="316T">T</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="317STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="317STI">STI</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                                <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="318Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="318Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="1126">1126</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler">AMDGPUDisassembler</a><a class="ref" href="#_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">(</a><a class="local col7 ref" href="#317STI" title='STI' data-ref="317STI">STI</a>, <a class="local col8 ref" href="#318Ctx" title='Ctx' data-ref="318Ctx">Ctx</a>, <a class="local col6 ref" href="#316T" title='T' data-ref="316T">T</a>.<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target17createMCInstrInfoEv" title='llvm::Target::createMCInstrInfo' data-ref="_ZNK4llvm6Target17createMCInstrInfoEv">createMCInstrInfo</a>());</td></tr>
<tr><th id="1127">1127</th><td>}</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeAMDGPUDisassembler" title='LLVMInitializeAMDGPUDisassembler' data-ref="LLVMInitializeAMDGPUDisassembler">LLVMInitializeAMDGPUDisassembler</dfn>() {</td></tr>
<tr><th id="1130">1130</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="1131">1131</th><td>                                         <a class="tu ref" href="#_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAMDGPUDisassembler' data-use='r' data-ref="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAMDGPUDisassembler</a>);</td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="1133">1133</th><td>                                       <a class="tu ref" href="#_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAMDGPUSymbolizer' data-use='r' data-ref="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAMDGPUSymbolizer</a>);</td></tr>
<tr><th id="1134">1134</th><td>}</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
