[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sat May  8 07:02:30 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_control_unit_testbench.vcd"
[dumpfile_mtime] "Fri May  7 19:00:41 2021"
[dumpfile_size] 24132
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_control_unit_testbench.gtkw"
[timestart] 0
[size] 1803 1123
[pos] -1 -1
*-16.392052 205900 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_rv32i_control_unit_testbench.
[treeopen] friscv_rv32i_control_unit_testbench.dut.
[sst_width] 193
[signals_width] 358
[sst_expanded] 1
[sst_vpaned_height] 555
@28
friscv_rv32i_control_unit_testbench.dut.aclk
[color] 3
friscv_rv32i_control_unit_testbench.dut.aresetn
friscv_rv32i_control_unit_testbench.dut.srst
@200
-
@22
[color] 2
friscv_rv32i_control_unit_testbench.dut.cfsm[3:0]
@28
friscv_rv32i_control_unit_testbench.dut.cant_branch_now
friscv_rv32i_control_unit_testbench.dut.cant_process_now
@200
-
@28
friscv_rv32i_control_unit_testbench.dut.inst_en
friscv_rv32i_control_unit_testbench.dut.inst_ready
@22
friscv_rv32i_control_unit_testbench.dut.inst_addr[15:0]
friscv_rv32i_control_unit_testbench.dut.inst_rdata[31:0]
@200
-
-
@28
friscv_rv32i_control_unit_testbench.dut.ctrl_rd_wr
@22
friscv_rv32i_control_unit_testbench.dut.ctrl_rd_addr[4:0]
friscv_rv32i_control_unit_testbench.dut.ctrl_rd_val[31:0]
friscv_rv32i_control_unit_testbench.dut.ctrl_rs1_addr[4:0]
friscv_rv32i_control_unit_testbench.dut.ctrl_rs1_val[31:0]
friscv_rv32i_control_unit_testbench.dut.ctrl_rs2_addr[4:0]
friscv_rv32i_control_unit_testbench.dut.ctrl_rs2_val[31:0]
@200
-
@28
friscv_rv32i_control_unit_testbench.dut.env[2:0]
friscv_rv32i_control_unit_testbench.dut.fence[1:0]
friscv_rv32i_control_unit_testbench.dut.auipc
friscv_rv32i_control_unit_testbench.dut.jal
friscv_rv32i_control_unit_testbench.dut.jalr
friscv_rv32i_control_unit_testbench.dut.branching
friscv_rv32i_control_unit_testbench.dut.goto_branch
friscv_rv32i_control_unit_testbench.dut.processing
friscv_rv32i_control_unit_testbench.dut.inst_error
@200
-
@28
friscv_rv32i_control_unit_testbench.dut.beq
friscv_rv32i_control_unit_testbench.dut.bge
friscv_rv32i_control_unit_testbench.dut.bgeu
friscv_rv32i_control_unit_testbench.dut.blt
friscv_rv32i_control_unit_testbench.dut.bltu
friscv_rv32i_control_unit_testbench.dut.bne
@200
-
@22
friscv_rv32i_control_unit_testbench.dut.pc[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_auipc[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_branching[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_jal[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_jalr[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_plus4[31:0]
friscv_rv32i_control_unit_testbench.dut.pc_reg[31:0]
@200
-
@28
friscv_rv32i_control_unit_testbench.dut.proc_en
@22
friscv_rv32i_control_unit_testbench.dut.proc_instbus[86:0]
@28
friscv_rv32i_control_unit_testbench.dut.proc_ready
@200
-
@22
friscv_rv32i_control_unit_testbench.dut.csr[11:0]
@28
friscv_rv32i_control_unit_testbench.dut.funct3[2:0]
@22
friscv_rv32i_control_unit_testbench.dut.funct7[6:0]
friscv_rv32i_control_unit_testbench.dut.imm12[11:0]
friscv_rv32i_control_unit_testbench.dut.imm20[19:0]
friscv_rv32i_control_unit_testbench.dut.opcode[6:0]
friscv_rv32i_control_unit_testbench.dut.pred[3:0]
friscv_rv32i_control_unit_testbench.dut.rd[4:0]
friscv_rv32i_control_unit_testbench.dut.rs1[4:0]
friscv_rv32i_control_unit_testbench.dut.rs2[4:0]
friscv_rv32i_control_unit_testbench.dut.succ[3:0]
friscv_rv32i_control_unit_testbench.dut.zimm[4:0]
@200
-
@28
friscv_rv32i_control_unit_testbench.dut.csrs.aclk
friscv_rv32i_control_unit_testbench.dut.csrs.aresetn
friscv_rv32i_control_unit_testbench.dut.csrs.srst
friscv_rv32i_control_unit_testbench.dut.csrs.cfsm[1:0]
friscv_rv32i_control_unit_testbench.dut.csrs.valid
friscv_rv32i_control_unit_testbench.dut.csrs.ready
@22
friscv_rv32i_control_unit_testbench.dut.csrs.csr[11:0]
@28
friscv_rv32i_control_unit_testbench.dut.csrs.funct3[2:0]
@22
friscv_rv32i_control_unit_testbench.dut.csrs.rd_addr[4:0]
friscv_rv32i_control_unit_testbench.dut.csrs.rd_val[31:0]
friscv_rv32i_control_unit_testbench.dut.csrs.rs1_addr[4:0]
friscv_rv32i_control_unit_testbench.dut.csrs.rs1_val[31:0]
friscv_rv32i_control_unit_testbench.dut.csrs.zimm[4:0]
@200
-
@29
friscv_rv32i_control_unit_testbench.dut.csrs.wren
@22
friscv_rv32i_control_unit_testbench.dut.csrs.newval[31:0]
@28
friscv_rv32i_control_unit_testbench.dut.csrs.rden
@22
friscv_rv32i_control_unit_testbench.dut.csrs.oldval[31:0]
[pattern_trace] 1
[pattern_trace] 0
