// Seed: 263649240
module module_0 (
    output uwire id_0,
    output tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri1 id_5
);
  assign id_1 = -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    output wire id_0,
    input tri id_1,
    output wand _id_2,
    output tri0 id_3,
    input wor id_4,
    output supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_5,
      id_1,
      id_4
  );
  logic [-1 : id_2] id_8 = id_1;
  assign id_0 = id_8;
endmodule
