{
  "Top": "my_ip_hls",
  "RtlTop": "my_ip_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "2",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "my_ip_hls",
    "Version": "1.1",
    "DisplayName": "My_ip_hls",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/my_ip_hls.cpp"],
    "Vhdl": ["impl\/vhdl\/my_ip_hls.vhd"],
    "Verilog": ["impl\/verilog\/my_ip_hls.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "MasterOut": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "MasterOut",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "slaveIn MasterOut",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "slaveIn": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "slaveIn",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "slaveIn_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "slaveIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "slaveIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "slaveIn_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "slaveIn_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "MasterOut_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "MasterOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "MasterOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "MasterOut_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "MasterOut_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "CPorts": {
    "slaveIn_V_data_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_last_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_strb_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "MasterOut_V_data_V": {
      "interfaceRef": "MasterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "MasterOut_V_last_V": {
      "interfaceRef": "MasterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "MasterOut_V_strb_V": {
      "interfaceRef": "MasterOut",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "my_ip_hls"},
    "Metrics": {"my_ip_hls": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.00"
        },
        "Area": {
          "FF": "130",
          "LUT": "232",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-15 17:23:06 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
