// Seed: 3225507917
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = 1'b0;
endmodule
