 
****************************************
Report : area
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:31:43 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          677
Number of nets:                          2144
Number of cells:                         1475
Number of combinational cells:           1166
Number of sequential cells:               266
Number of macros/black boxes:               0
Number of buf/inv:                        173
Number of references:                      20

Combinational area:               8798.186047
Buf/Inv area:                      627.181118
Noncombinational area:            8562.846224
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17361.032271
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------
system_top                        17361.0323    100.0    11.7670     0.0000  0.0000  system_top
U_ALU                              4673.8525     26.9  4113.7432   560.1092  0.0000  ALU_test_1
U_Q_pulse_generator_bit_synchronizer
                                     51.7748      0.3     0.0000     0.0000  0.0000  bus_synchronizer_3
U_Q_pulse_generator_bit_synchronizer/U0_register
                                     25.8874      0.1     0.0000    25.8874  0.0000  register_6
U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register
                                     25.8874      0.1     0.0000    25.8874  0.0000  register_5
U_UART                             2627.5712     15.1     5.8835     0.0000  0.0000  UART_test_1
U_UART/U_UART_receiver             2000.3900     11.5    12.9437     0.0000  0.0000  UART_receiver_test_1
U_UART/U_UART_receiver/U_UART_receiver_FSM
                                    626.0044      3.6   395.3712   230.6332  0.0000  UART_receiver_FSM_test_1
U_UART/U_UART_receiver/U_data_sampler
                                    451.8528      2.6   320.0624   131.7904  0.0000  data_sampler_test_1
U_UART/U_UART_receiver/U_deserializer
                                    405.9615      2.3   142.3807   263.5808  0.0000  deserializer_test_1
U_UART/U_UART_receiver/U_edge_counter
                                    280.0546      1.6   115.3166   164.7380  0.0000  edge_counter_test_1
U_UART/U_UART_receiver/U_parity_bit_checker
                                    145.9108      0.8   103.5496    42.3612  0.0000  parity_bit_checker_test_1
U_UART/U_UART_receiver/U_start_bit_checker
                                     38.8311      0.2     5.8835    32.9476  0.0000  start_bit_checker_test_1
U_UART/U_UART_receiver/U_stop_bit_checker
                                     38.8311      0.2     5.8835    32.9476  0.0000  stop_bit_checker_test_1
U_UART/U_UART_transmitter           621.2976      3.6     0.0000     0.0000  0.0000  UART_transmitter_test_1
U_UART/U_UART_transmitter/U_UART_transmitter_FSM
                                    362.4236      2.1   131.7904   230.6332  0.0000  UART_transmitter_FSM_test_1
U_UART/U_UART_transmitter/U_output_multiplexer
                                     27.0641      0.2    27.0641     0.0000  0.0000  output_multiplexer
U_UART/U_UART_transmitter/U_parity_calculator
                                    131.7904      0.8    98.8428    32.9476  0.0000  parity_calculator_test_1
U_UART/U_UART_transmitter/U_serializer
                                    100.0195      0.6    67.0719    32.9476  0.0000  serializer_test_1
U_UART_clock_multiplexer             11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_5
U_UART_receiver_data_synchronizer   465.9732      2.7    84.7224   322.4158  0.0000  data_synchronizer_test_0
U_UART_receiver_data_synchronizer/U_bus_synchronizer
                                     58.8350      0.3     0.0000     0.0000  0.0000  bus_synchronizer_test_0
U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register
                                     32.9476      0.2     0.0000    32.9476  0.0000  register_test_0
U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register
                                     25.8874      0.1     0.0000    25.8874  0.0000  register_3
U_UART_reset_multiplexer             11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_2
U_UART_reset_synchronizer            65.8952      0.4     0.0000    65.8952  0.0000  reset_synchronizer_test_0
U_UART_transmitter_clock_multiplexer
                                     11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_4
U_UART_transmitter_data_synchronizer
                                    478.9169      2.8    84.7224   322.4158  0.0000  data_synchronizer_test_1
U_UART_transmitter_data_synchronizer/U_bus_synchronizer
                                     71.7787      0.4     0.0000     0.0000  0.0000  bus_synchronizer_test_2
U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register
                                     32.9476      0.2     0.0000    32.9476  0.0000  register_test_3
U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register
                                     38.8311      0.2     0.0000    38.8311  0.0000  register_1
U_busy_bit_synchronizer              65.8952      0.4     0.0000     0.0000  0.0000  bus_synchronizer_test_1
U_busy_bit_synchronizer/U0_register
                                     32.9476      0.2     0.0000    32.9476  0.0000  register_test_1
U_busy_bit_synchronizer/register_instance[1].U_register
                                     32.9476      0.2     0.0000    32.9476  0.0000  register_test_2
U_clock_divider                     470.6800      2.7   241.2235   229.4565  0.0000  clock_divider_test_1
U_clock_gating_cell                  21.1806      0.1     0.0000    21.1806  0.0000  clock_gating_cell
U_reference_clock_multiplexer        11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_1
U_reference_reset_multiplexer        11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_3
U_reference_reset_synchronizer       65.8952      0.4     0.0000    65.8952  0.0000  reset_synchronizer_test_1
U_register_file                    6518.9182     37.5  2007.4503  4511.4680  0.0000  register_file_test_1
U_reset_multiplexer                  11.7670      0.1    11.7670     0.0000  0.0000  multiplexer_2x1_0
U_system_controller                1772.1102     10.2     0.0000     0.0000  0.0000  system_controller_test_1
U_system_controller/U_UART_receiver_controller
                                    649.5384      3.7   353.0100   296.5284  0.0000  UART_receiver_controller_test_1
U_system_controller/U_UART_transmitter_controller
                                   1122.5718      6.5   398.9013   723.6705  0.0000  UART_transmitter_controller_test_1
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------
Total                                                  8798.1860  8562.8462  0.0000

1
