--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml xtb01.twx xtb01.ncd -o xtb01.twr xtb01.pcf

Design file:              xtb01.ncd
Physical constraint file: xtb01.pcf
Device,package,speed:     xc3s1000,fg320,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" 
TS_FCLK_IN HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83300 paths analyzed, 2749 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.245ns.
--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X34Y6.F1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.XQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    SLICE_X42Y6.F3       net (fanout=3)        1.118   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
    SLICE_X42Y6.X        Tilo                  0.608   N777
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X34Y6.F1       net (fanout=1)        1.713   N777
    SLICE_X34Y6.CLK      Tfck                  0.690   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (2.018ns logic, 2.831ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.YQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X42Y6.F4       net (fanout=1)        1.095   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X42Y6.X        Tilo                  0.608   N777
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X34Y6.F1       net (fanout=1)        1.713   N777
    SLICE_X34Y6.CLK      Tfck                  0.690   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (2.018ns logic, 2.808ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAMB16_X1Y1.DIA2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.SLICEM_F (RAM)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.SLICEM_F to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y14.X       Tshcko                1.784   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.WE
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.SLICEM_F
    RAMB16_X1Y1.DIA2     net (fanout=1)        1.995   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (2.268ns logic, 1.995ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y4.XQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1
    SLICE_X58Y14.F2      net (fanout=35)       2.681   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
    SLICE_X58Y14.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.SLICEM_F
    RAMB16_X1Y1.DIA2     net (fanout=1)        1.995   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (1.812ns logic, 4.676ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y4.YQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0
    SLICE_X58Y14.F1      net (fanout=36)       2.482   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<0>
    SLICE_X58Y14.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem3.SLICEM_F
    RAMB16_X1Y1.DIA2     net (fanout=1)        1.995   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<2>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (1.812ns logic, 4.477ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAMB16_X1Y1.DIA12), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.SLICEM_F (RAM)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (2.048 - 2.170)
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.SLICEM_F to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.X       Tshcko                1.784   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.WE
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.SLICEM_F
    RAMB16_X1Y1.DIA12    net (fanout=1)        1.763   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (2.268ns logic, 1.763ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y4.XQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_1
    SLICE_X62Y18.F2      net (fanout=35)       2.566   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
    SLICE_X62Y18.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.SLICEM_F
    RAMB16_X1Y1.DIA12    net (fanout=1)        1.763   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (1.812ns logic, 4.329ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y4.YQ       Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin_0
    SLICE_X62Y18.F1      net (fanout=36)       2.072   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/rptr_empty_inst/rbin<0>
    SLICE_X62Y18.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem13.SLICEM_F
    RAMB16_X1Y1.DIA12    net (fanout=1)        1.763   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/data_in<12>
    RAMB16_X1Y1.CLKA     Tbdck                 0.484   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/fifo_i/Mram_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      5.647ns (1.812ns logic, 3.835ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_3 (SLICE_X69Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_3 (FF)
  Destination:          adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.454 - 0.425)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_3 to adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.XQ      Tcko                  0.576   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<3>
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_3
    SLICE_X69Y42.BX      net (fanout=1)        0.513   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<3>
    SLICE_X69Y42.CLK     Tckdi       (-Th)     0.283   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr<3>
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2 (SLICE_X40Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1 (FF)
  Destination:          adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1 to adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.YQ      Tcko                  0.576   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1
    SLICE_X40Y56.BX      net (fanout=1)        0.513   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1
    SLICE_X40Y56.CLK     Tckdi       (-Th)     0.283   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2 (SLICE_X24Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.YQ      Tcko                  0.576   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1
    SLICE_X24Y90.BX      net (fanout=1)        0.513   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_1
    SLICE_X24Y90.CLK     Tckdi       (-Th)     0.283   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.268ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" 
TS_FCLK_IN * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 97350 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  55.044ns.
--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_1 (SLICE_X10Y11.SR), 1405 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_7 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_7 to i_spi_adc/i_spi_core/out_bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y67.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<6>
                                                       i_reset_gen/rst_cnt_7
    SLICE_X27Y66.G1      net (fanout=2)        0.686   i_reset_gen/rst_cnt<7>
    SLICE_X27Y66.Y       Tilo                  0.551   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/_or0000
                                                       i_reset_gen/RST9
    SLICE_X24Y66.F3      net (fanout=19)       0.401   i_reset_gen/RST9
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X10Y11.SR      net (fanout=17)       1.898   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X10Y11.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<1>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                     13.761ns (3.513ns logic, 10.248ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_3 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.701ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_3 to i_spi_adc/i_spi_core/out_bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<2>
                                                       i_reset_gen/rst_cnt_3
    SLICE_X24Y66.G1      net (fanout=2)        0.903   i_reset_gen/rst_cnt<3>
    SLICE_X24Y66.Y       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST4
    SLICE_X24Y66.F4      net (fanout=19)       0.067   i_reset_gen/RST4
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X10Y11.SR      net (fanout=17)       1.898   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X10Y11.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<1>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                     13.701ns (3.570ns logic, 10.131ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_1 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.545ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_1 to i_spi_adc/i_spi_core/out_bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<0>
                                                       i_reset_gen/rst_cnt_1
    SLICE_X27Y66.G2      net (fanout=2)        0.470   i_reset_gen/rst_cnt<1>
    SLICE_X27Y66.Y       Tilo                  0.551   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/_or0000
                                                       i_reset_gen/RST9
    SLICE_X24Y66.F3      net (fanout=19)       0.401   i_reset_gen/RST9
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X10Y11.SR      net (fanout=17)       1.898   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X10Y11.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<1>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                     13.545ns (3.513ns logic, 10.032ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_0 (SLICE_X11Y10.BY), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_3 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.496ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_3 to i_spi_adc/i_spi_core/out_bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<2>
                                                       i_reset_gen/rst_cnt_3
    SLICE_X24Y66.G1      net (fanout=2)        0.903   i_reset_gen/rst_cnt<3>
    SLICE_X24Y66.Y       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST4
    SLICE_X13Y24.F4      net (fanout=19)       8.124   i_reset_gen/RST4
    SLICE_X13Y24.X       Tilo                  0.551   i_spi_adc/i_spi_core/out_bit_cnt_cst
                                                       i_spi_adc/i_spi_core/out_bit_cnt_cst1
    SLICE_X11Y10.BY      net (fanout=1)        1.421   i_spi_adc/i_spi_core/out_bit_cnt_cst
    SLICE_X11Y10.CLK     Tsrck                 1.169   i_spi_adc/i_spi_core/out_bit_cnt<0>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                     13.496ns (3.048ns logic, 10.448ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_4 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.252ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_4 to i_spi_adc/i_spi_core/out_bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.XQ      Tcko                  0.720   i_reset_gen/rst_cnt<4>
                                                       i_reset_gen/rst_cnt_4
    SLICE_X24Y66.G2      net (fanout=2)        0.659   i_reset_gen/rst_cnt<4>
    SLICE_X24Y66.Y       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST4
    SLICE_X13Y24.F4      net (fanout=19)       8.124   i_reset_gen/RST4
    SLICE_X13Y24.X       Tilo                  0.551   i_spi_adc/i_spi_core/out_bit_cnt_cst
                                                       i_spi_adc/i_spi_core/out_bit_cnt_cst1
    SLICE_X11Y10.BY      net (fanout=1)        1.421   i_spi_adc/i_spi_core/out_bit_cnt_cst
    SLICE_X11Y10.CLK     Tsrck                 1.169   i_spi_adc/i_spi_core/out_bit_cnt<0>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                     13.252ns (3.048ns logic, 10.204ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.075ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_2 to i_spi_adc/i_spi_core/out_bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.XQ      Tcko                  0.720   i_reset_gen/rst_cnt<2>
                                                       i_reset_gen/rst_cnt_2
    SLICE_X24Y66.G4      net (fanout=2)        0.482   i_reset_gen/rst_cnt<2>
    SLICE_X24Y66.Y       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST4
    SLICE_X13Y24.F4      net (fanout=19)       8.124   i_reset_gen/RST4
    SLICE_X13Y24.X       Tilo                  0.551   i_spi_adc/i_spi_core/out_bit_cnt_cst
                                                       i_spi_adc/i_spi_core/out_bit_cnt_cst1
    SLICE_X11Y10.BY      net (fanout=1)        1.421   i_spi_adc/i_spi_core/out_bit_cnt_cst
    SLICE_X11Y10.CLK     Tsrck                 1.169   i_spi_adc/i_spi_core/out_bit_cnt<0>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                     13.075ns (3.048ns logic, 10.027ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_4 (SLICE_X11Y12.SR), 1405 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_7 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_7 to i_spi_adc/i_spi_core/out_bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y67.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<6>
                                                       i_reset_gen/rst_cnt_7
    SLICE_X27Y66.G1      net (fanout=2)        0.686   i_reset_gen/rst_cnt<7>
    SLICE_X27Y66.Y       Tilo                  0.551   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/_or0000
                                                       i_reset_gen/RST9
    SLICE_X24Y66.F3      net (fanout=19)       0.401   i_reset_gen/RST9
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X11Y12.SR      net (fanout=17)       1.418   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X11Y12.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<4>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     13.281ns (3.513ns logic, 9.768ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_3 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.221ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_3 to i_spi_adc/i_spi_core/out_bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<2>
                                                       i_reset_gen/rst_cnt_3
    SLICE_X24Y66.G1      net (fanout=2)        0.903   i_reset_gen/rst_cnt<3>
    SLICE_X24Y66.Y       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST4
    SLICE_X24Y66.F4      net (fanout=19)       0.067   i_reset_gen/RST4
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X11Y12.SR      net (fanout=17)       1.418   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X11Y12.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<4>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     13.221ns (3.570ns logic, 9.651ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_reset_gen/rst_cnt_1 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.065ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_reset_gen/rst_cnt_1 to i_spi_adc/i_spi_core/out_bit_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.YQ      Tcko                  0.720   i_reset_gen/rst_cnt<0>
                                                       i_reset_gen/rst_cnt_1
    SLICE_X27Y66.G2      net (fanout=2)        0.470   i_reset_gen/rst_cnt<1>
    SLICE_X27Y66.Y       Tilo                  0.551   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/_or0000
                                                       i_reset_gen/RST9
    SLICE_X24Y66.F3      net (fanout=19)       0.401   i_reset_gen/RST9
    SLICE_X24Y66.X       Tilo                  0.608   BUS_RST
                                                       i_reset_gen/RST10
    SLICE_X10Y25.G1      net (fanout=25)       7.263   BUS_RST
    SLICE_X10Y25.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X11Y12.SR      net (fanout=17)       1.418   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X11Y12.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<4>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     13.065ns (3.513ns logic, 9.552ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" TS_FCLK_IN * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X55Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1 to i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y24.YQ      Tcko                  0.576   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
                                                       i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X55Y24.BX      net (fanout=1)        0.513   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X55Y24.CLK     Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
                                                       i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X12Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1 to i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.YQ      Tcko                  0.576   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X12Y30.BX      net (fanout=1)        0.513   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X12Y30.CLK     Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2 (SLICE_X6Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1 to i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.YQ       Tcko                  0.576   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1
    SLICE_X6Y32.BX       net (fanout=1)        0.513   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1
    SLICE_X6Y32.CLK      Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" TS_FCLK_IN * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 77.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------
Slack: 77.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------
Slack: 77.268ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP "i_clkgen_CLKFX_40" 
TS_FCLK_IN /         0.833333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP "i_clkgen_CLKFX_40" TS_FCLK_IN /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 12.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 12.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------
Slack: 18.013ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" 
TS_i_clkgen_CLKFX_40 *         8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 244504 paths analyzed, 2713 endpoints analyzed, 955 failing endpoints
 955 timing errors detected. (955 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 637.248ns.
--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/out_bit_cnt_15 (SLICE_X14Y71.CIN), 9310 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_3 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.198ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_3 to i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.XQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.G1      net (fanout=5)        0.752   i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                1.005   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<15>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                     13.198ns (6.589ns logic, 6.609ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.079ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.G2      net (fanout=6)        0.633   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                1.005   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<15>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                     13.079ns (6.589ns logic, 6.490ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.058ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.F1      net (fanout=6)        0.702   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/N54
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018421
    SLICE_X18Y81.G1      net (fanout=1)        0.244   i_seq_gen/i_seq_gen_core/N54
    SLICE_X18Y81.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.F3      net (fanout=1)        0.015   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.G2      net (fanout=1)        0.945   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.F3      net (fanout=2)        0.027   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                1.005   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<15>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                     13.058ns (6.951ns logic, 6.107ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/out_bit_cnt_14 (SLICE_X14Y71.CIN), 9310 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_3 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.179ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_3 to i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.XQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.G1      net (fanout=5)        0.752   i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                0.986   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<14>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                     13.179ns (6.570ns logic, 6.609ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.060ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.G2      net (fanout=6)        0.633   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                0.986   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<14>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                     13.060ns (6.570ns logic, 6.490ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_14 (FF)
  Requirement:          4.000ns
  Data Path Delay:      13.039ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.F1      net (fanout=6)        0.702   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/N54
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018421
    SLICE_X18Y81.G1      net (fanout=1)        0.244   i_seq_gen/i_seq_gen_core/N54
    SLICE_X18Y81.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.F3      net (fanout=1)        0.015   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.G2      net (fanout=1)        0.945   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.F3      net (fanout=2)        0.027   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.COUT    Topcyf                1.084   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<13>
    SLICE_X14Y71.CLK     Tcinck                0.986   i_seq_gen/i_seq_gen_core/out_bit_cnt<14>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<14>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                     13.039ns (6.932ns logic, 6.107ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point i_seq_gen/i_seq_gen_core/out_bit_cnt_13 (SLICE_X14Y70.F2), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_3 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      12.853ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_3 to i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.XQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.G1      net (fanout=5)        0.752   i_seq_gen/i_seq_gen_core/status_regs_3_3
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.CLK     Tfck                  1.744   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<13>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                     12.853ns (6.244ns logic, 6.609ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      12.734ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.G2      net (fanout=6)        0.633   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X19Y78.X       Tif5x                 0.911   N689
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW01
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819_SW0_f5
    SLICE_X17Y79.F2      net (fanout=1)        0.566   N689
    SLICE_X17Y79.X       Tilo                  0.551   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.F2      net (fanout=1)        0.517   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001819
    SLICE_X16Y76.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.F1      net (fanout=2)        0.600   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001835
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.CLK     Tfck                  1.744   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<13>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                     12.734ns (6.244ns logic, 6.490ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_seq_gen/i_seq_gen_core/status_regs_3_2 (FF)
  Destination:          i_seq_gen/i_seq_gen_core/out_bit_cnt_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      12.713ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.078ns (2.087 - 2.165)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_seq_gen/i_seq_gen_core/status_regs_3_2 to i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.YQ      Tcko                  0.720   i_seq_gen/i_seq_gen_core/status_regs_3_3
                                                       i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.F1      net (fanout=6)        0.702   i_seq_gen/i_seq_gen_core/status_regs_3_2
    SLICE_X18Y80.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/N54
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018421
    SLICE_X18Y81.G1      net (fanout=1)        0.244   i_seq_gen/i_seq_gen_core/N54
    SLICE_X18Y81.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.F3      net (fanout=1)        0.015   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001889
    SLICE_X18Y81.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.G2      net (fanout=1)        0.945   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001890
    SLICE_X16Y79.Y       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.F3      net (fanout=2)        0.027   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018211
    SLICE_X16Y79.X       Tilo                  0.608   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
                                                       i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018234
    SLICE_X15Y66.G3      net (fanout=5)        0.956   i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001
    SLICE_X15Y66.Y       Tilo                  0.551   N58
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<0>11
    SLICE_X3Y60.G4       net (fanout=18)       1.360   i_seq_gen/i_seq_gen_core/N2
    SLICE_X3Y60.Y        Tilo                  0.551   i_seq_gen/i_seq_gen_core/.memout/addrb<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>_SW2
    SLICE_X14Y70.F2      net (fanout=1)        1.858   N473
    SLICE_X14Y70.CLK     Tfck                  1.744   i_seq_gen/i_seq_gen_core/out_bit_cnt<12>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_mux0001<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_cy<12>
                                                       i_seq_gen/i_seq_gen_core/Madd_out_bit_cnt_mux0000_xor<13>
                                                       i_seq_gen/i_seq_gen_core/out_bit_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                     12.713ns (6.606ns logic, 6.107ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_3 (SLICE_X77Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_3 (FF)
  Destination:          adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.302 - 0.301)
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_3 to adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y31.XQ      Tcko                  0.576   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr<3>
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_3
    SLICE_X77Y32.BX      net (fanout=1)        0.487   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr<3>
    SLICE_X77Y32.CLK     Tckdi       (-Th)     0.283   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr<3>
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X43Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1 to adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y56.YQ      Tcko                  0.576   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X43Y56.BX      net (fanout=1)        0.513   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X43Y56.CLK     Tckdi       (-Th)     0.283   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X25Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y91.YQ      Tcko                  0.576   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X25Y91.BX      net (fanout=1)        0.513   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X25Y91.CLK     Tckdi       (-Th)     0.283   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/done_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 189.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 192.000ns
  Low pulse: 96.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: i_seq_gen/i_seq_gen_core/.memout/mem0/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/.memout/mem0.B/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------
Slack: 189.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 192.000ns
  High pulse: 96.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: i_seq_gen/i_seq_gen_core/.memout/mem0/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/.memout/mem0.B/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------
Slack: 189.268ns (period - min period limit)
  Period: 192.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: i_seq_gen/i_seq_gen_core/.memout/mem0/CLKB
  Logical resource: i_seq_gen/i_seq_gen_core/.memout/mem0.B/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FCLK_IN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FCLK_IN                     |     20.000ns|      6.000ns|     66.380ns|            0|          961|            0|       425154|
| TS_i_clkgen_CLK0_BUF          |     20.000ns|     24.245ns|          N/A|            6|            0|        83300|            0|
| TS_i_clkgen_CLKDV             |     80.000ns|     55.044ns|          N/A|            0|            0|        97350|            0|
| TS_i_clkgen_CLKFX_40          |     24.000ns|     10.000ns|     79.656ns|            0|          955|            0|       244504|
|  TS_i_clkgen_CLKDV_5          |    192.000ns|    637.248ns|          N/A|          955|            0|       244504|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCLK_IN        |   19.038|    1.934|    5.740|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 961  Score: 3940428  (Setup/Max: 3940428, Hold: 0)

Constraints cover 425154 paths, 0 nets, and 11796 connections

Design statistics:
   Minimum period: 637.248ns{1}   (Maximum frequency:   1.569MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  8 13:27:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



