{
    "660f3840dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v19, v19, v20, none"
        ],
        "disassembly": "pmulld xmm3, xmm4"
    },
    "660f3840d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v18, v18, v18, none"
        ],
        "disassembly": "pmulld xmm2, xmm2"
    },
    "660f38400f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v17, v17, v2, none"
        ],
        "disassembly": "pmulld xmm1, [rdi]"
    },
    "660f3828dc": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v2, v19, ra, none",
            "VSRA.VX         v2, v2, ra, none",
            "VSLL.VX         v3, v20, ra, none",
            "VSRA.VX         v3, v3, ra, none",
            "VMUL.VV         v4, v2, v3, none",
            "VMV.V.V         v19, v4"
        ],
        "disassembly": "pmuldq xmm3, xmm4"
    },
    "660f3828d2": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v2, v18, ra, none",
            "VSRA.VX         v2, v2, ra, none",
            "VSLL.VX         v3, v18, ra, none",
            "VSRA.VX         v3, v3, ra, none",
            "VMUL.VV         v4, v2, v3, none",
            "VMV.V.V         v18, v4"
        ],
        "disassembly": "pmuldq xmm2, xmm2"
    },
    "660f38280f": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v3, v17, ra, none",
            "VSRA.VX         v3, v3, ra, none",
            "VSLL.VX         v4, v2, ra, none",
            "VSRA.VX         v4, v4, ra, none",
            "VMUL.VV         v5, v3, v4, none",
            "VMV.V.V         v17, v5"
        ],
        "disassembly": "pmuldq xmm1, [rdi]"
    },
    "660f3a40d3f0": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xf(15)",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFMUL.VV        v2, v18, v19, v0.t",
            "VFREDUSUM.VS    v3, v2, v3, none",
            "VMV.X.S         ra, v3",
            "VMV.V.X         v18, ra",
            "VMV.V.I         v0, 0xf(15)",
            "VXOR.VV         v18, v18, v18, v0.t"
        ],
        "disassembly": "dpps xmm2, xmm3, 0xF0"
    },
    "660f3a0dd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "blendpd xmm2, xmm3, 0xAA"
    },
    "660f3a0cd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "blendps xmm2, xmm3, 0xAA"
    },
    "660f3a0ed3aa": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0xaa(170)",
            "VMV.V.X         v0, ra",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "pblendw xmm2, xmm3, 0xAA"
    },
    "660f3815d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSLT.VX        v0, v16, zero, none",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "blendvpd xmm2, xmm3"
    },
    "660f3814d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v16, zero, none",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "blendvps xmm2, xmm3"
    },
    "660f3810d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v0, v16, zero, none",
            "VMERGE.VVM      v18, v18, v19"
        ],
        "disassembly": "pblendvb xmm2, xmm3"
    },
    "660f383ad3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMINU.VV        v18, v18, v19, none"
        ],
        "disassembly": "pminuw xmm2, xmm3"
    },
    "660f383bd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMINU.VV        v18, v18, v19, none"
        ],
        "disassembly": "pminud xmm2, xmm3"
    },
    "660f3838d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMIN.VV         v18, v18, v19, none"
        ],
        "disassembly": "pminsb xmm2, xmm3"
    },
    "660f3839d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMIN.VV         v18, v18, v19, none"
        ],
        "disassembly": "pminsd xmm2, xmm3"
    },
    "660f383ed3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAXU.VV        v18, v18, v19, none"
        ],
        "disassembly": "pmaxuw xmm2, xmm3"
    },
    "660f383fd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAXU.VV        v18, v18, v19, none"
        ],
        "disassembly": "pmaxud xmm2, xmm3"
    },
    "660f383cd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMAX.VV         v18, v18, v19, none"
        ],
        "disassembly": "pmaxsb xmm2, xmm3"
    },
    "660f383dd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAX.VV         v18, v18, v19, none"
        ],
        "disassembly": "pmaxsd xmm2, xmm3"
    },
    "660f3a0ad303": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "ADDIW           t1, zero, 0x1(1)",
            "CSRRW           ra, t1, 0x2(2)",
            "VFCVT.X.F.V     v2, v19, none",
            "VFCVT.F.X.V     v3, v2, none",
            "VFSGNJ.VV       v18, v3, v19, none",
            "CSRRW           zero, ra, 0x2(2)"
        ],
        "disassembly": "roundss xmm2, xmm3, 0x03"
    },
    "660f3a0bd303": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "ADDIW           t1, zero, 0x1(1)",
            "CSRRW           ra, t1, 0x2(2)",
            "VFCVT.X.F.V     v2, v19, none",
            "VFCVT.F.X.V     v3, v2, none",
            "VFSGNJ.VV       v18, v3, v19, none",
            "CSRRW           zero, ra, 0x2(2)"
        ],
        "disassembly": "roundsd xmm2, xmm3, 0x03"
    },
    "660f3a201705": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 1, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 6, e8, m1, tu, mu",
            "VSLIDEUP.VI     v18, v2, 0x5(5), none"
        ],
        "disassembly": "pinsrb xmm2, byte ptr [rdi], 0x05"
    },
    "660fc41704": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 5, e16, m1, tu, mu",
            "VSLIDEUP.VI     v18, v2, 0x4(4), none"
        ],
        "disassembly": "pinsrw xmm2, word ptr [rdi], 0x04"
    },
    "660f3a221703": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEUP.VI     v18, v2, 0x3(3), none"
        ],
        "disassembly": "pinsrd xmm2, dword ptr [rdi], 0x03"
    },
    "660f3a20d005": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 6, e8, m1, tu, mu",
            "VMV.S.X         v2, t0",
            "VSLIDEUP.VI     v18, v2, 0x5(5), none"
        ],
        "disassembly": "pinsrb xmm2, eax, 0x05"
    },
    "660fc4d004": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 5, e16, m1, tu, mu",
            "VMV.S.X         v2, t0",
            "VSLIDEUP.VI     v18, v2, 0x4(4), none"
        ],
        "disassembly": "pinsrw xmm2, eax, 0x04"
    },
    "660f3a22d003": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.S.X         v2, t0",
            "VSLIDEUP.VI     v18, v2, 0x3(3), none"
        ],
        "disassembly": "pinsrd xmm2, eax, 0x03"
    },
    "660f3a201700": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e8, m1, tu, mu",
            "VLE8.V          v18, a0, none, 1"
        ],
        "disassembly": "pinsrb xmm2, byte ptr [rdi], 0x00"
    },
    "660fc41700": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v18, a0, none, 1"
        ],
        "disassembly": "pinsrw xmm2, word ptr [rdi], 0x00"
    },
    "660f3a221700": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v18, a0, none, 1"
        ],
        "disassembly": "pinsrd xmm2, dword ptr [rdi], 0x00"
    },
    "660f3a20d000": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e8, m1, tu, mu",
            "VMV.S.X         v18, t0"
        ],
        "disassembly": "pinsrb xmm2, eax, 0x00"
    },
    "660fc4d000": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e16, m1, tu, mu",
            "VMV.S.X         v18, t0"
        ],
        "disassembly": "pinsrw xmm2, eax, 0x00"
    },
    "660f3a22d000": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.S.X         v18, t0"
        ],
        "disassembly": "pinsrd xmm2, eax, 0x00"
    },
    "660f3a141705": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v18, 0x5(5), none",
            "VMV.X.S         ra, v2",
            "ANDI            ra, ra, 0xff(255)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrb byte ptr [rdi], xmm2, 0x05"
    },
    "660f3a151704": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v18, 0x4(4), none",
            "VMV.X.S         ra, v2",
            "ZEXT.H          ra, ra",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrw word ptr [rdi], xmm2, 0x04"
    },
    "660f3a161703": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v18, 0x3(3), none",
            "VMV.X.S         ra, v2",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrd dword ptr [rdi], xmm2, 0x03"
    },
    "660f3820dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovsxbw xmm3, xmm4"
    },
    "660f3820d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxbw xmm2, xmm2"
    },
    "660f38200f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovsxbw xmm1, qword ptr [rdi]"
    },
    "660f3821dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v19, v20, none"
        ],
        "disassembly": "pmovsxbd xmm3, xmm4"
    },
    "660f3821d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxbd xmm2, xmm2"
    },
    "660f38210f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v17, v2, none"
        ],
        "disassembly": "pmovsxbd xmm1, dword ptr [rdi]"
    },
    "660f3822dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v19, v20, none"
        ],
        "disassembly": "pmovsxbq xmm3, xmm4"
    },
    "660f3822d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxbq xmm2, xmm2"
    },
    "660f38220f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v17, v2, none"
        ],
        "disassembly": "pmovsxbq xmm1, word ptr [rdi]"
    },
    "660f3823dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovsxwd xmm3, xmm4"
    },
    "660f3823d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxwd xmm2, xmm2"
    },
    "660f38230f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovsxwd xmm1, qword ptr [rdi]"
    },
    "660f3824dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v19, v20, none"
        ],
        "disassembly": "pmovsxwq xmm3, xmm4"
    },
    "660f3824d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxwq xmm2, xmm2"
    },
    "660f38240f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v17, v2, none"
        ],
        "disassembly": "pmovsxwq xmm1, dword ptr [rdi]"
    },
    "660f3825dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovsxdq xmm3, xmm4"
    },
    "660f3825d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovsxdq xmm2, xmm2"
    },
    "660f38250f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovsxdq xmm1, qword ptr [rdi]"
    },
    "660f3830dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovzxbw xmm3, xmm4"
    },
    "660f3830d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxbw xmm2, xmm2"
    },
    "660f38300f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovzxbw xmm1, qword ptr [rdi]"
    },
    "660f3831dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v19, v20, none"
        ],
        "disassembly": "pmovzxbd xmm3, xmm4"
    },
    "660f3831d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxbd xmm2, xmm2"
    },
    "660f38310f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v17, v2, none"
        ],
        "disassembly": "pmovzxbd xmm1, dword ptr [rdi]"
    },
    "660f3832dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v19, v20, none"
        ],
        "disassembly": "pmovzxbq xmm3, xmm4"
    },
    "660f3832d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxbq xmm2, xmm2"
    },
    "660f38320f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v17, v2, none"
        ],
        "disassembly": "pmovzxbq xmm1, word ptr [rdi]"
    },
    "660f3833dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovzxwd xmm3, xmm4"
    },
    "660f3833d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxwd xmm2, xmm2"
    },
    "660f38330f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovzxwd xmm1, qword ptr [rdi]"
    },
    "660f3834dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v19, v20, none"
        ],
        "disassembly": "pmovzxwq xmm3, xmm4"
    },
    "660f3834d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxwq xmm2, xmm2"
    },
    "660f38340f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v17, v2, none"
        ],
        "disassembly": "pmovzxwq xmm1, dword ptr [rdi]"
    },
    "660f3835dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v19, v20, none"
        ],
        "disassembly": "pmovzxdq xmm3, xmm4"
    },
    "660f3835d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v2, v18, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pmovzxdq xmm2, xmm2"
    },
    "660f38350f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v17, v2, none"
        ],
        "disassembly": "pmovzxdq xmm1, qword ptr [rdi]"
    },
    "660f3841dc": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VXOR.VV         v3, v3, v3, none",
            "VMV.V.I         v4, 0xffffffff(-1)",
            "VREDMINU.VS     v3, v20, v4, none",
            "VMV.X.S         ra, v3",
            "VMSEQ.VX        v2, v20, ra, none",
            "VFIRST.M        f6, v2, none",
            "VMV1R.V         v5, v3",
            "VMV.S.X         v3, t1",
            "VSLIDEUP.VI     v5, v3, 0x1(1), none",
            "VMV.V.V         v19, v5"
        ],
        "disassembly": "phminposuw xmm3, xmm4"
    },
    "660f3841d2": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VXOR.VV         v3, v3, v3, none",
            "VMV.V.I         v4, 0xffffffff(-1)",
            "VREDMINU.VS     v3, v18, v4, none",
            "VMV.X.S         ra, v3",
            "VMSEQ.VX        v2, v18, ra, none",
            "VFIRST.M        f6, v2, none",
            "VMV1R.V         v5, v3",
            "VMV.S.X         v3, t1",
            "VSLIDEUP.VI     v5, v3, 0x1(1), none",
            "VMV.V.V         v18, v5"
        ],
        "disassembly": "phminposuw xmm2, xmm2"
    },
    "660f38410f": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v6, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VXOR.VV         v3, v3, v3, none",
            "VMV.V.I         v4, 0xffffffff(-1)",
            "VREDMINU.VS     v3, v6, v4, none",
            "VMV.X.S         ra, v3",
            "VMSEQ.VX        v2, v6, ra, none",
            "VFIRST.M        f6, v2, none",
            "VMV1R.V         v5, v3",
            "VMV.S.X         v3, t1",
            "VSLIDEUP.VI     v5, v3, 0x1(1), none",
            "VMV.V.V         v17, v5"
        ],
        "disassembly": "phminposuw xmm1, [rdi]"
    },
    "660f3829dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMSEQ.VV        v0, v19, v20, none",
            "VMERGE.VIM      v19, v2, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm3, xmm4"
    },
    "660f3829d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMSEQ.VV        v0, v18, v18, none",
            "VMERGE.VIM      v18, v2, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm2, xmm2"
    },
    "660f38290f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMSEQ.VV        v0, v17, v3, none",
            "VMERGE.VIM      v17, v2, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm1, [rdi]"
    },
    "660f3817dc": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v4, v19, v20, none",
            "VXOR.VI         v6, v19, 0xffffffff(-1), none",
            "VAND.VV         v5, v20, v6, none",
            "VMSNE.VI        v2, v4, 0x0(0), none",
            "VMV.X.S         s7, v2",
            "SLLI            s7, s7, 0x3e(62)",
            "SLTIU           s7, s7, 0x1(1)",
            "VMSNE.VI        v3, v5, 0x0(0), none",
            "VMV.X.S         s5, v3",
            "SLLI            s5, s5, 0x3e(62)",
            "SLTIU           s5, s5, 0x1(1)",
            "SB              zero, s11, 0x1ca(458)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            s8, zero, 0x0(0)",
            "SB              zero, s11, 0x1c9(457)"
        ],
        "disassembly": "ptest xmm3, xmm4"
    },
    "660f3817d2": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSNE.VI        v2, v18, 0x0(0), none",
            "VMV.X.S         s7, v2",
            "SLLI            s7, s7, 0x3e(62)",
            "SLTIU           s7, s7, 0x1(1)",
            "ADDIW           s5, zero, 0x1(1)",
            "SB              zero, s11, 0x1ca(458)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            s8, zero, 0x0(0)",
            "SB              zero, s11, 0x1c9(457)"
        ],
        "disassembly": "ptest xmm2, xmm2"
    },
    "660f38170f": {
        "instruction_count": 18,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v6, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v4, v17, v6, none",
            "VXOR.VI         v7, v17, 0xffffffff(-1), none",
            "VAND.VV         v5, v6, v7, none",
            "VMSNE.VI        v2, v4, 0x0(0), none",
            "VMV.X.S         s7, v2",
            "SLLI            s7, s7, 0x3e(62)",
            "SLTIU           s7, s7, 0x1(1)",
            "VMSNE.VI        v3, v5, 0x0(0), none",
            "VMV.X.S         s5, v3",
            "SLLI            s5, s5, 0x3e(62)",
            "SLTIU           s5, s5, 0x1(1)",
            "SB              zero, s11, 0x1ca(458)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            s8, zero, 0x0(0)",
            "SB              zero, s11, 0x1c9(457)"
        ],
        "disassembly": "ptest xmm1, [rdi]"
    }
}