# üß† 4-Stage RISC Processor Implementation (RTL to GDSII) using GPDK 90nm

This repository contains the full VLSI design flow of a 4-stage RISC processor, from Register-Transfer Level (RTL) to GDSII layout, implemented using **Cadence Virtuoso** and **GPDK 90nm technology**. The processor follows a classic RISC architecture with a 4-stage pipeline: Fetch, Decode, Execute, and Writeback.

---

## üîß Project Overview

- **Architecture**: 4-Stage RISC Processor
- **Pipeline Stages**: 
  - Instruction Fetch (IF)
  - Instruction Decode (ID)
  - Execute (EX)
  - Writeback (WB)
- **Technology Node**: GPDK 90nm CMOS
- **Design Tools**: Cadence Virtuoso, Genus, Innovus, Tempus

---

## üìÅ Directory Structure

