// Seed: 2602961989
module module_0 (
    output wand id_0,
    output wand id_1,
    output tri  id_2,
    input  wand id_3
);
  assign id_0 = 1 - 1 - id_3;
  assign id_1 = -1;
  assign module_1._id_1 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd27,
    parameter id_1 = 32'd90
) (
    input wor _id_0,
    input wire _id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wand id_4
);
  logic id_6[id_0 : id_1];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_3
  );
endprogram
module module_2 #(
    parameter id_7 = 32'd57
) (
    input  tri1  id_0,
    output wire  id_1,
    output wor   id_2,
    output logic id_3[1 'b0 : ""],
    input  uwire id_4
    , _id_7,
    input  wand  id_5
);
  assign id_1 = 1;
  assign id_7 = id_4;
  parameter id_8 = 1;
  always id_3 <= ~id_4;
  parameter id_9 = id_8[id_7];
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_10, id_11;
  logic [1 : -1] id_12;
  logic id_13;
  ;
endmodule
