// Seed: 292235722
module module_0 (
    output wire id_0
);
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1
    , id_6,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4
);
  assign id_0 = 1;
  module_0(
      id_3
  );
  tri0 id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(1), .id_2(1 == 1)
  );
  wire id_10;
  assign id_6 = 1'b0;
  wand id_11;
  wire id_12;
  id_13 :
  assert property (@(id_11 or 1) id_7)
  else;
endmodule
