{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@142:162@HdlStmProcess", "        end\n      end\n    end\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst_s == 1'b1) begin\n      adc_waddr_rel_t <= 'd0;\n      adc_waddr_rel <= 'd0;\n    end else begin\n      if ((adc_wr_int == 1'b1) && (adc_waddr_int[2:0] == 3'h7)) begin\n        adc_waddr_rel_t <= ~adc_waddr_rel_t;\n        adc_waddr_rel <= adc_waddr_int;\n      end\n    end\n  end\n\n  // read interface\n\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[148, "    if (adc_rst_s == 1'b1) begin\n"], [149, "      adc_waddr_rel_t <= 'd0;\n"], [150, "      adc_waddr_rel <= 'd0;\n"], [152, "      if ((adc_wr_int == 1'b1) && (adc_waddr_int[2:0] == 3'h7)) begin\n"], [153, "        adc_waddr_rel_t <= ~adc_waddr_rel_t;\n"], [154, "        adc_waddr_rel <= adc_waddr_int;\n"]], "Add": [[150, "    if (adc_xfer_req_m[2] == 1'b0) begin\n"], [150, "      adc_wr_int <= 'd0;\n"], [150, "      adc_wdata_int <= 'd0;\n"], [150, "      adc_waddr_int <= 'd0;\n"], [154, "      adc_wr_int <= adc_wr & adc_xfer_enable;\n"], [154, "      adc_wdata_int <= adc_wdata;\n"], [154, "      if (adc_wr_int == 1'b1) begin\n"], [154, "        adc_waddr_int <= adc_waddr_int_s;\n"]]}}