INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../vec_vec_op_streaming.cpp in debug mode
   Generating csim.exe
out_vec[i]: 0

out_vec[i]: 2

out_vec[i]: 4

out_vec[i]: 6

out_vec[i]: 8

out_vec[i]: 10

out_vec[i]: 12

out_vec[i]: 14

out_vec[i]: 16

out_vec[i]: 18

out_vec[i]: 20

out_vec[i]: 22

out_vec[i]: 24

out_vec[i]: 26

out_vec[i]: 28

out_vec[i]: 30

out_vec[i]: 32

out_vec[i]: 34

out_vec[i]: 36

out_vec[i]: 38

out_vec[i]: 40

out_vec[i]: 42

out_vec[i]: 44

out_vec[i]: 46

out_vec[i]: 48

out_vec[i]: 50

out_vec[i]: 52

out_vec[i]: 54

out_vec[i]: 56

out_vec[i]: 58

out_vec[i]: 60

out_vec[i]: 62

The maximum depth reached by any of the 3 hls::stream() instances in the design is 32
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
