// Seed: 52791056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : -1] id_5;
endmodule
module module_1 (
    input wand id_0
    , id_36, id_37,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    output tri1 id_9,
    output wire id_10,
    input supply0 id_11,
    input tri id_12,
    input wand id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    output wand id_17,
    input supply0 id_18,
    input tri1 id_19,
    output wire id_20,
    output wor id_21,
    input tri1 id_22,
    input wand id_23,
    input tri1 id_24,
    input tri id_25,
    input tri id_26,
    input wor id_27,
    input tri id_28,
    input supply1 id_29,
    input tri1 id_30,
    input wire id_31,
    output tri1 id_32,
    input uwire id_33,
    input uwire id_34
);
  logic id_38 = 1 - 1'b0;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_36,
      id_37
  );
endmodule
