Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 13:05:16 2025
| Host         : GF-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_on_board_control_sets_placed.rpt
| Design       : cronometro_on_board
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal    |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  clock_in_IBUF_BUFG |                                |                                |                3 |              4 |         1.33 |
|  clock0_out         | crono/secondi/div_reg[0]       | crono/clk_div/SR[0]            |                3 |              5 |         1.67 |
|  clock_in_IBUF_BUFG | cu/E[0]                        | crono/clk_div/SR[0]            |                3 |              5 |         1.67 |
|  clock0_out         | crono/clk_div/E[0]             | crono/clk_div/SR[0]            |                3 |              6 |         2.00 |
|  clock0_out         | crono/secondi/E[0]             | crono/clk_div/SR[0]            |                3 |              6 |         2.00 |
|  clock_in_IBUF_BUFG | cu/en_m_s_reg_0[0]             | crono/clk_div/SR[0]            |                5 |             12 |         2.40 |
|  clock0_out         |                                | crono/clk_div/SR[0]            |                8 |             28 |         3.50 |
|  clock_in_IBUF_BUFG |                                | crono/clk_div/SR[0]            |               10 |             31 |         3.10 |
|  clock_in_IBUF_BUFG | btn_dbnc/deb.count[31]_i_2_n_0 | btn_dbnc/deb.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
+---------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


