{
  "Top": "cyt_rdma",
  "RtlTop": "cyt_rdma",
  "RtlPrefix": "",
  "RtlSubPrefix": "cyt_rdma_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "rdma_sq": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<rdma_req_t, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "rdma_sq",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "notif": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<eth_notification, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "notif",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "send_data": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 8>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "send_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "recv_data": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 8>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "recv_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "wr_data": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 8>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "wr_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "wr_cmd": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<104>, 0, 0, 8>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "wr_cmd",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "wr_sts": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "wr_sts",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rx": {
      "index": "7",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 8>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "rx",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tx": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 8>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "tx",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -format=xo",
      "config_export -library=ACCL",
      "config_export -output=\/scratch\/hpc-lco-kenter\/nleerman\/ACCL\/kernels\/plugins\/dummy_cyt_rdma_stack\/dummy_cyt_rdma_stack.xo"
    ],
    "DirectiveTcl": ["set_directive_top cyt_rdma -name cyt_rdma"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cyt_rdma"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "ACCL",
    "Name": "cyt_rdma",
    "Version": "1.0",
    "DisplayName": "Cyt_rdma",
    "Revision": "2113361425",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_ACCL_cyt_rdma_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dummy_cyt_rdma_stack.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cyt_rdma_cyt_rdma_rx.vhd",
      "impl\/vhdl\/cyt_rdma_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1.vhd",
      "impl\/vhdl\/cyt_rdma_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2.vhd",
      "impl\/vhdl\/cyt_rdma_cyt_rdma_tx.vhd",
      "impl\/vhdl\/cyt_rdma_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2.vhd",
      "impl\/vhdl\/cyt_rdma_cyt_rdma_wr_sts.vhd",
      "impl\/vhdl\/cyt_rdma_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cyt_rdma_regslice_both.vhd",
      "impl\/vhdl\/cyt_rdma.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cyt_rdma_cyt_rdma_rx.v",
      "impl\/verilog\/cyt_rdma_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1.v",
      "impl\/verilog\/cyt_rdma_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2.v",
      "impl\/verilog\/cyt_rdma_cyt_rdma_tx.v",
      "impl\/verilog\/cyt_rdma_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2.v",
      "impl\/verilog\/cyt_rdma_cyt_rdma_wr_sts.v",
      "impl\/verilog\/cyt_rdma_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx3_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx4_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_idx5_monitor.v",
      "impl\/verilog\/cyt_rdma_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/cyt_rdma_regslice_both.v",
      "impl\/verilog\/cyt_rdma.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "..\/..\/dummy_cyt_rdma_stack.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/cyt_rdma.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "rdma_sq": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "rdma_sq_",
      "ports": [
        "rdma_sq_TDATA",
        "rdma_sq_TREADY",
        "rdma_sq_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "rdma_sq"
        }]
    },
    "notif": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "notif_",
      "ports": [
        "notif_TDATA",
        "notif_TREADY",
        "notif_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "notif"
        }]
    },
    "send_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "send_data_",
      "ports": [
        "send_data_TDATA",
        "send_data_TDEST",
        "send_data_TKEEP",
        "send_data_TLAST",
        "send_data_TREADY",
        "send_data_TSTRB",
        "send_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "send_data"
        }]
    },
    "recv_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "recv_data_",
      "ports": [
        "recv_data_TDATA",
        "recv_data_TDEST",
        "recv_data_TKEEP",
        "recv_data_TLAST",
        "recv_data_TREADY",
        "recv_data_TSTRB",
        "recv_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "recv_data"
        }]
    },
    "wr_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "wr_data_",
      "ports": [
        "wr_data_TDATA",
        "wr_data_TDEST",
        "wr_data_TKEEP",
        "wr_data_TLAST",
        "wr_data_TREADY",
        "wr_data_TSTRB",
        "wr_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "wr_data"
        }]
    },
    "wr_cmd": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "104",
      "portPrefix": "wr_cmd_",
      "ports": [
        "wr_cmd_TDATA",
        "wr_cmd_TDEST",
        "wr_cmd_TKEEP",
        "wr_cmd_TLAST",
        "wr_cmd_TREADY",
        "wr_cmd_TSTRB",
        "wr_cmd_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "wr_cmd"
        }]
    },
    "wr_sts": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "wr_sts_",
      "ports": [
        "wr_sts_TDATA",
        "wr_sts_TREADY",
        "wr_sts_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "wr_sts"
        }]
    },
    "rx": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "rx_",
      "ports": [
        "rx_TDATA",
        "rx_TDEST",
        "rx_TKEEP",
        "rx_TLAST",
        "rx_TREADY",
        "rx_TSTRB",
        "rx_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "rx"
        }]
    },
    "tx": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "tx_",
      "ports": [
        "tx_TDATA",
        "tx_TDEST",
        "tx_TKEEP",
        "tx_TLAST",
        "tx_TREADY",
        "tx_TSTRB",
        "tx_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "tx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "rdma_sq:notif:send_data:recv_data:wr_data:wr_cmd:wr_sts:rx:tx",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "rdma_sq_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "rdma_sq_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "rdma_sq_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "notif_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "notif_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "notif_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "send_data_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "send_data_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "send_data_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "send_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "send_data_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "send_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "send_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "recv_data_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "recv_data_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "recv_data_TSTRB": {
      "dir": "out",
      "width": "64"
    },
    "recv_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "recv_data_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "recv_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "recv_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "wr_data_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "wr_data_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "wr_data_TSTRB": {
      "dir": "out",
      "width": "64"
    },
    "wr_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "wr_data_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "wr_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "wr_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "wr_cmd_TDATA": {
      "dir": "out",
      "width": "104"
    },
    "wr_cmd_TKEEP": {
      "dir": "out",
      "width": "13"
    },
    "wr_cmd_TSTRB": {
      "dir": "out",
      "width": "13"
    },
    "wr_cmd_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "wr_cmd_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "wr_cmd_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "wr_cmd_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "wr_sts_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "wr_sts_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "wr_sts_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "rx_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "rx_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "rx_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "rx_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "rx_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "rx_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "rx_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "tx_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "tx_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "tx_TSTRB": {
      "dir": "out",
      "width": "64"
    },
    "tx_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "tx_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "tx_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "tx_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cyt_rdma",
      "Instances": [
        {
          "ModuleName": "cyt_rdma_tx",
          "InstanceName": "cyt_rdma_tx_U0",
          "Instances": [{
              "ModuleName": "cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2",
              "InstanceName": "grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197"
            }]
        },
        {
          "ModuleName": "cyt_rdma_rx",
          "InstanceName": "cyt_rdma_rx_U0",
          "Instances": [
            {
              "ModuleName": "cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2",
              "InstanceName": "grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187"
            },
            {
              "ModuleName": "cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1",
              "InstanceName": "grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211"
            }
          ]
        },
        {
          "ModuleName": "cyt_rdma_wr_sts",
          "InstanceName": "cyt_rdma_wr_sts_U0"
        }
      ]
    },
    "Info": {
      "cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cyt_rdma_tx": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cyt_rdma_rx": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cyt_rdma_wr_sts": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "cyt_rdma": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.111"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_65_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "126",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma_tx": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.353"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "FF": "471",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "517",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "0.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "0.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_119_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma_rx": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.216"
        },
        "Area": {
          "FF": "13",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma_wr_sts": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "22",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cyt_rdma": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.353"
        },
        "Area": {
          "FF": "486",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "756",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-30 12:25:02 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
