# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Elevador.srcs/sources_1/new/Algoritmo.vhd" \
"../../../../Elevador.srcs/sim_1/new/tb_Algoritmo.vhd" \

# Do not sort compile order
nosort
