{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669942019316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669942019318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 19:46:59 2022 " "Processing started: Thu Dec  1 19:46:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669942019318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942019318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tinytest -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off tinytest -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942019318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669942019484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669942019485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "zymason.sv(64) " "Verilog HDL warning at zymason.sv(64): extended using \"x\" or \"z\"" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669942023815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv 7 7 " "Found 7 design units, including 7 entities, in source file /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zymason_tinytop " "Found entity 1: zymason_tinytop" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "2 Zymason_Tiny1 " "Found entity 2: Zymason_Tiny1" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "3 Zymason_Drive " "Found entity 3: Zymason_Drive" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "4 Zymason_FSM " "Found entity 4: Zymason_FSM" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "5 Zymason_DigStore " "Found entity 5: Zymason_DigStore" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "6 Zymason_ShiftReg " "Found entity 6: Zymason_ShiftReg" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""} { "Info" "ISGN_ENTITY_NAME" "7 Zymason_PulseGen " "Found entity 7: Zymason_PulseGen" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942023817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669942023818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942023818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669942023899 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13..1\] zymason_tb.sv(7) " "Output port \"LEDR\[13..1\]\" at zymason_tb.sv(7) has no driver" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669942023901 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..2\] zymason_tb.sv(8) " "Output port \"LEDG\[7..2\]\" at zymason_tb.sv(8) has no driver" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669942023901 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_Tiny1 Zymason_Tiny1:dut " "Elaborating entity \"Zymason_Tiny1\" for hierarchy \"Zymason_Tiny1:dut\"" {  } { { "../zymason_tb.sv" "dut" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_ShiftReg Zymason_Tiny1:dut\|Zymason_ShiftReg:s0 " "Elaborating entity \"Zymason_ShiftReg\" for hierarchy \"Zymason_Tiny1:dut\|Zymason_ShiftReg:s0\"" {  } { { "../zymason.sv" "s0" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zymason.sv(156) " "Verilog HDL assignment warning at zymason.sv(156): truncated value with size 4 to match size of target (3)" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669942023920 "|ChipInterface|Zymason_Tiny1:dut|Zymason_ShiftReg:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_FSM Zymason_Tiny1:dut\|Zymason_FSM:f0 " "Elaborating entity \"Zymason_FSM\" for hierarchy \"Zymason_Tiny1:dut\|Zymason_FSM:f0\"" {  } { { "../zymason.sv" "f0" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_PulseGen Zymason_Tiny1:dut\|Zymason_PulseGen:p0 " "Elaborating entity \"Zymason_PulseGen\" for hierarchy \"Zymason_Tiny1:dut\|Zymason_PulseGen:p0\"" {  } { { "../zymason.sv" "p0" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_DigStore Zymason_Tiny1:dut\|Zymason_DigStore:STR\[0\].ds " "Elaborating entity \"Zymason_DigStore\" for hierarchy \"Zymason_Tiny1:dut\|Zymason_DigStore:STR\[0\].ds\"" {  } { { "../zymason.sv" "STR\[0\].ds" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zymason_Drive Zymason_Tiny1:dut\|Zymason_Drive:STR\[0\].dr " "Elaborating entity \"Zymason_Drive\" for hierarchy \"Zymason_Tiny1:dut\|Zymason_Drive:STR\[0\].dr\"" {  } { { "../zymason.sv" "STR\[0\].dr" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942023952 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../zymason.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason.sv" 155 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669942024185 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669942024185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669942024195 "|ChipInterface|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669942024195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669942024228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669942024360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/fpga_test/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/fpga_test/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942024372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669942024479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669942024479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../zymason_tb.sv" "" { Text "/afs/andrew.cmu.edu/usr6/zymason/private/18341/tt02-zymason/src/zymason_tb.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669942024533 "|ChipInterface|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669942024533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669942024533 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669942024533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669942024533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669942024533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1168 " "Peak virtual memory: 1168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669942024554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 19:47:04 2022 " "Processing ended: Thu Dec  1 19:47:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669942024554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669942024554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669942024554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669942024554 ""}
