<profile>

<section name = "Vivado HLS Report for 'SkipList_HeadOffs'" level="0">
<item name = "Date">Wed Jun 03 15:49:09 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">SkipList_HeadOffs</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">109169, 109169, 109170, 109170, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1800, 1800, 9, -, -, 200, no</column>
<column name="- Loop 2">107359, 107359, 2191, -, -, 49, no</column>
<column name=" + Loop 2.1">2189, 2189, 11, -, -, 199, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 95</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, -, 687, 891</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 153</column>
<column name="Register">-, -, 239, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="SkipList_HeadOffs_A_BUS_m_axi_U">SkipList_HeadOffs_A_BUS_m_axi, 8, 0, 613, 787</column>
<column name="SkipList_HeadOffs_CFG_s_axi_U">SkipList_HeadOffs_CFG_s_axi, 0, 0, 74, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">SkipList_HeadOffsbkb, 1, 0, 0, 200, 32, 1, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a2_sum4_fu_253_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_161_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_208_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_2_fu_247_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_1_fu_230_p2">+, 0, 0, 6, 6, 1</column>
<column name="exitcond1_fu_224_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="exitcond2_fu_202_p2">icmp, 0, 0, 3, 8, 7</column>
<column name="exitcond_fu_241_p2">icmp, 0, 0, 3, 8, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_ARADDR">32, 3, 32, 96</column>
<column name="A_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="ap_NS_fsm">24, 31, 1, 31</column>
<column name="ap_sig_ioackin_A_BUS_ARREADY">1, 2, 1, 2</column>
<column name="buff_address0">8, 4, 8, 32</column>
<column name="buff_d0">32, 3, 32, 96</column>
<column name="i1_reg_150">8, 2, 8, 16</column>
<column name="i_reg_116">8, 2, 8, 16</column>
<column name="j_reg_139">6, 2, 6, 12</column>
<column name="temp_offs_reg_127">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a2_sum4_reg_314">32, 0, 32, 0</column>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="ap_reg_ioackin_A_BUS_ARREADY">1, 0, 1, 0</column>
<column name="buff_addr_1_reg_304">8, 0, 8, 0</column>
<column name="i1_reg_150">8, 0, 8, 0</column>
<column name="i_1_reg_283">8, 0, 8, 0</column>
<column name="i_2_reg_309">8, 0, 8, 0</column>
<column name="i_reg_116">8, 0, 8, 0</column>
<column name="j_1_reg_296">6, 0, 6, 0</column>
<column name="j_reg_139">6, 0, 6, 0</column>
<column name="reg_166">32, 0, 32, 0</column>
<column name="temp_offs_reg_127">32, 0, 32, 0</column>
<column name="tmp_1_reg_274">28, 0, 32, 4</column>
<column name="tmp_reg_325">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CFG_AWVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WDATA">in, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WSTRB">in, 4, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RDATA">out, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RRESP">out, 2, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BRESP">out, 2, s_axi, CFG, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, SkipList_HeadOffs, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 16, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
</table>
</item>
</section>
</profile>
