# Reading pref.tcl
# do mips_5_stage_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:48 on Jul 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv 
# -- Compiling module mips_5_stage
# -- Compiling module hazardunit
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module mux3
# 
# Top level modules:
# 	mips_5_stage
# End time: 21:10:48 on Jul 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
pwd
# C:/Users/alexa/Documents/GitHub/mips_5_stage/simulation/modelsim
cd ..
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
cd ..
pwd
# C:/Users/alexa/Documents/GitHub/mips_5_stage
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:59 on Jul 13,2025
# vlog -reportprogress 300 mips_5_stage.sv tb_mips.sv 
# -- Compiling module mips_5_stage
# -- Compiling module hazardunit
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module tb_mips_forwarding
# 
# Top level modules:
# 	tb_mips_forwarding
# End time: 21:10:59 on Jul 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_mips_fowarding
# vsim tb_mips_fowarding 
# Start time: 21:11:10 on Jul 13,2025
# ** Error: (vsim-3170) Could not find 'tb_mips_fowarding'.
#         Searched libraries:
#             C:/Users/alexa/Documents/GitHub/mips_5_stage/work
# Error loading design
# End time: 21:11:10 on Jul 13,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim tb_mips_forwarding
# vsim tb_mips_forwarding 
# Start time: 21:11:20 on Jul 13,2025
# Loading sv_std.std
# Loading work.tb_mips_forwarding
# Loading work.mips_5_stage
# Loading work.flopr
# Loading work.imem
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.regfile
# Loading work.mux3
# Loading work.mux2
# Loading work.alu
# Loading work.dmem
# Loading work.hazardunit
run -all
# Valores Iniciais: $s1=10, $s2=20
# 
# ====================================================================================================
# --- Iniciando teste de Forwarding por          20 ciclos ---
# ====================================================================================================
# Ciclo | PC_IF      | Instr_ID   | FwdA | FwdB | ALU_SrcA_EX| ALU_SrcB_EX| ALUOut_MEM | Result_WB
# ----------------------------------------------------------------------------------------------------
#     2 | 00000004 | 20110001 |  00  |  00  | 00000000 | 00000000 | 00000000   | 00000000
#     3 | 00000008 | 22320002 |  00  |  00  | 00000000 | 00000001 | 00000000   | 00000000
#     4 | 0000000c | 02329820 |  10  |  00  | 00000001 | 00000002 | 00000001   | 00000000
#     5 | 00000010 | 08000003 |  01  |  10  | 00000001 | 00000003 | 00000003   | 00000001
#     6 | 0000000c | xxxxxxxx |  00  |  00  | 00000000 | 00000000 | 00000004   | 00000003
#     7 | xxxxxxxx | 08000003 |  00  |  00  | xxxxxxxx | xxxxxxxx | 00000000   | 00000004
#     8 | xxxxxxxx | 08000003 |  00  |  00  | 00000000 | 00000000 | xxxxxxxx   | 00000000
#     9 | 000000Xc | xxxxxxxx |  00  |  00  | 00000000 | 00000000 | 00000000   | xxxxxxxx
#    10 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | 00000000   | 00000000
#    11 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | 00000000
#    12 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    13 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    14 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    15 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    16 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    17 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    18 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    19 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    20 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    21 | xxxxxxxx | xxxxxxxx |  00  |  00  | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
# 
# =======================================================
# --- Simulação finalizada ---
# Valor final em $s0 (reg 16):          x
# Valor final em $s1 (reg 17):          1
# Valor final em $s2 (reg 18):          3
# Valor final em $s3 (reg 19):          4
# 
# >>> FALHA: Valores incorretos nos registradores!
# =======================================================
# 
# ** Note: $finish    : tb_mips.sv(81)
#    Time: 215 ns  Iteration: 1  Instance: /tb_mips_forwarding
# 1
# Break in Module tb_mips_forwarding at tb_mips.sv line 81
# End time: 21:29:26 on Jul 13,2025, Elapsed time: 0:18:06
# Errors: 0, Warnings: 0
