Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Oct  4 22:24:11 2025
| Host              : dhcp-172-31-232-100.mobile.uci.edu running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file myproject_timing_summary_routed.rpt -pb myproject_timing_summary_routed.pb -rpx myproject_timing_summary_routed.rpx -warn_on_violation
| Design            : myproject
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  451         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (451)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1190)
5. checking no_input_delay (20)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (451)
--------------------------
 There are 451 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1190)
---------------------------------------------------
 There are 1190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1214          inf        0.000                      0                 1214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1214 Endpoints
Min Delay          1214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.819ns  (logic 0.998ns (35.398%)  route 1.821ns (64.602%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     2.793 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[7]
                         net (fo=1, routed)           0.026     2.819    layer2_out_U/num_data_cnt_reg[8]_i_2_n_13
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.817ns  (logic 0.997ns (35.387%)  route 1.820ns (64.613%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.792 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[5]
                         net (fo=1, routed)           0.025     2.817    layer2_out_U/num_data_cnt_reg[8]_i_2_n_15
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.804ns  (logic 0.983ns (35.052%)  route 1.821ns (64.948%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     2.778 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[6]
                         net (fo=1, routed)           0.026     2.804    layer2_out_U/num_data_cnt_reg[8]_i_2_n_14
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.963ns (34.598%)  route 1.820ns (65.402%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     2.758 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[4]
                         net (fo=1, routed)           0.025     2.783    layer2_out_U/num_data_cnt_reg[8]_i_2_n_16
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.897ns (32.997%)  route 1.821ns (67.003%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.138     2.692 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.026     2.718    layer2_out_U/num_data_cnt_reg[8]_i_2_n_17
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.712ns  (logic 0.891ns (32.849%)  route 1.821ns (67.151%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.686 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.026     2.712    layer2_out_U/num_data_cnt_reg[8]_i_2_n_18
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2_out_U/num_data_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.673ns  (logic 0.853ns (31.907%)  route 1.820ns (68.093%))
  Logic Levels:           8  (CARRY8=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]/Q
                         net (fo=2, routed)           0.146     0.225    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sX_reg[27]
    SLICE_X1Y170         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     0.348 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36/O
                         net (fo=1, routed)           0.207     0.555    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_36_n_5
    SLICE_X1Y169         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     0.654 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28/O
                         net (fo=1, routed)           0.049     0.703    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_28_n_5
    SLICE_X1Y169         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.828 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_20/O
                         net (fo=35, routed)          0.446     1.275    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln289_fu_90_p2__80
    SLICE_X5Y167         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.410 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pX[0]_i_9/O
                         net (fo=3, routed)           0.243     1.653    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/ap_CS_fsm_reg[2]
    SLICE_X5Y167         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.802 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/regslice_both_input_1_U/mOutPtr[8]_i_3/O
                         net (fo=7, routed)           0.426     2.227    layer2_out_U/full_n_reg_0
    SLICE_X3Y172         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.276 r  layer2_out_U/num_data_cnt[8]_i_11/O
                         net (fo=1, routed)           0.278     2.554    layer2_out_U/num_data_cnt[8]_i_11_n_5
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     2.648 r  layer2_out_U/num_data_cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.025     2.673    layer2_out_U/num_data_cnt_reg[8]_i_2_n_19
    SLICE_X3Y171         FDRE                                         r  layer2_out_U/num_data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 0.883ns (33.170%)  route 1.779ns (66.830%))
  Logic Levels:           8  (CARRY8=3 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
    SLICE_X3Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/Q
                         net (fo=4, routed)           0.336     0.415    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]
    SLICE_X4Y167         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.578 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.026     0.604    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11_n_5
    SLICE_X4Y168         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.619 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.026     0.645    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9_n_5
    SLICE_X4Y169         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.761 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_15/O[5]
                         net (fo=1, routed)           0.147     0.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/add_ln317_fu_188_p2[22]
    SLICE_X4Y170         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     1.033 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16/O
                         net (fo=1, routed)           0.229     1.262    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16_n_5
    SLICE_X4Y171         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     1.412 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8/O
                         net (fo=1, routed)           0.305     1.717    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8_n_5
    SLICE_X4Y166         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.807 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_3/O
                         net (fo=2, routed)           0.100     1.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln317_fu_194_p2__30
    SLICE_X4Y165         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     2.053 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY[0]_i_1/O
                         net (fo=32, routed)          0.610     2.662    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY
    SLICE_X2Y162         FDRE                                         r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 0.883ns (33.170%)  route 1.779ns (66.830%))
  Logic Levels:           8  (CARRY8=3 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
    SLICE_X3Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/Q
                         net (fo=4, routed)           0.336     0.415    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]
    SLICE_X4Y167         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.578 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.026     0.604    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11_n_5
    SLICE_X4Y168         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.619 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.026     0.645    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9_n_5
    SLICE_X4Y169         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.761 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_15/O[5]
                         net (fo=1, routed)           0.147     0.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/add_ln317_fu_188_p2[22]
    SLICE_X4Y170         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     1.033 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16/O
                         net (fo=1, routed)           0.229     1.262    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16_n_5
    SLICE_X4Y171         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     1.412 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8/O
                         net (fo=1, routed)           0.305     1.717    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8_n_5
    SLICE_X4Y166         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.807 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_3/O
                         net (fo=2, routed)           0.100     1.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln317_fu_194_p2__30
    SLICE_X4Y165         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     2.053 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY[0]_i_1/O
                         net (fo=32, routed)          0.610     2.662    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY
    SLICE_X2Y162         FDRE                                         r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 0.883ns (33.170%)  route 1.779ns (66.830%))
  Logic Levels:           8  (CARRY8=3 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/C
    SLICE_X3Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]/Q
                         net (fo=4, routed)           0.336     0.415    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[4]
    SLICE_X4Y167         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.578 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.026     0.604    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_11_n_5
    SLICE_X4Y168         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.619 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.026     0.645    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_9_n_5
    SLICE_X4Y169         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.761 f  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY_reg[0]_i_15/O[5]
                         net (fo=1, routed)           0.147     0.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/add_ln317_fu_188_p2[22]
    SLICE_X4Y170         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     1.033 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16/O
                         net (fo=1, routed)           0.229     1.262    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_16_n_5
    SLICE_X4Y171         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     1.412 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8/O
                         net (fo=1, routed)           0.305     1.717    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_8_n_5
    SLICE_X4Y166         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.807 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/pY[0]_i_3/O
                         net (fo=2, routed)           0.100     1.908    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/icmp_ln317_fu_194_p2__30
    SLICE_X4Y165         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     2.053 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY[0]_i_1/O
                         net (fo=32, routed)          0.610     2.662    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY
    SLICE_X2Y162         FDRE                                         r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62/sY_reg[26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/i_fu_160_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/i_fu_160_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/i_fu_160_reg[0]/C
    SLICE_X3Y179         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/i_fu_160_reg[0]/Q
                         net (fo=5, routed)           0.027     0.066    relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/flow_control_loop_pipe_U/Q[0]
    SLICE_X3Y179         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.086 r  relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/flow_control_loop_pipe_U/i_fu_160[1]_i_1/O
                         net (fo=1, routed)           0.006     0.092    relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/p_0_in[1]
    SLICE_X3Y179         FDRE                                         r  relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0/i_fu_160_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/C
    SLICE_X3Y181         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/i_iw_fu_402_reg[0][0]
    SLICE_X3Y181         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.086 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/i_iw_fu_402[2]_i_1/O
                         net (fo=1, routed)           0.006     0.092    conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U_n_12
    SLICE_X3Y181         FDRE                                         r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/C
    SLICE_X3Y181         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/i_iw_fu_402_reg[0][0]
    SLICE_X3Y181         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     0.086 r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U/i_iw_fu_402[3]_i_2/O
                         net (fo=1, routed)           0.006     0.092    conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/flow_control_loop_pipe_sequential_init_U_n_11
    SLICE_X3Y181         FDRE                                         r  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0/grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745/i_iw_fu_402_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDSE                         0.000     0.000 r  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg[0]/C
    SLICE_X3Y180         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.027     0.066    start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg_n_5_[0]
    SLICE_X3Y180         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.086 r  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr[1]_i_2__1/O
                         net (fo=1, routed)           0.006     0.092    start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr[1]_i_2__1_n_5
    SLICE_X3Y180         FDSE                                         r  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U/mOutPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.054ns (56.933%)  route 0.041ns (43.067%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[2]/C
    SLICE_X2Y182         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[2]/Q
                         net (fo=6, routed)           0.026     0.065    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[2]
    SLICE_X2Y183         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.080 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52[5]_i_1/O
                         net (fo=1, routed)           0.015     0.095    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/add_ln51_fu_98_p2[5]
    SLICE_X2Y183         FDRE                                         r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CTRL_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CTRL_s_axi_U/int_ap_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE                         0.000     0.000 r  CTRL_s_axi_U/int_ap_ready_reg/C
    SLICE_X2Y177         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  CTRL_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.027     0.066    CTRL_s_axi_U/int_ap_ready__0
    SLICE_X2Y177         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.080 r  CTRL_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.016     0.096    CTRL_s_axi_U/int_ap_ready_i_1_n_5
    SLICE_X2Y177         FDRE                                         r  CTRL_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer4_out_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer4_out_U/empty_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE                         0.000     0.000 r  layer4_out_U/empty_n_reg/C
    SLICE_X6Y177         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  layer4_out_U/empty_n_reg/Q
                         net (fo=4, routed)           0.026     0.065    layer4_out_U/empty_n
    SLICE_X6Y177         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.079 r  layer4_out_U/empty_n_i_1__1/O
                         net (fo=1, routed)           0.017     0.096    layer4_out_U/empty_n_i_1__1_n_5
    SLICE_X6Y177         FDRE                                         r  layer4_out_U/empty_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer5_out_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer5_out_U/empty_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDRE                         0.000     0.000 r  layer5_out_U/empty_n_reg/C
    SLICE_X7Y175         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  layer5_out_U/empty_n_reg/Q
                         net (fo=5, routed)           0.026     0.065    layer5_out_U/empty_n
    SLICE_X7Y175         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.079 r  layer5_out_U/empty_n_i_1__2/O
                         net (fo=1, routed)           0.017     0.096    layer5_out_U/empty_n_i_1__2_n_5
    SLICE_X7Y175         FDRE                                         r  layer5_out_U/empty_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.155%)  route 0.043ns (44.845%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE                         0.000     0.000 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]/C
    SLICE_X2Y182         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]/Q
                         net (fo=2, routed)           0.026     0.065    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]
    SLICE_X2Y182         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.079 r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52[10]_i_3/O
                         net (fo=1, routed)           0.017     0.096    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/add_ln51_fu_98_p2[10]
    SLICE_X2Y182         FDRE                                         r  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0/indvar_flatten_fu_52_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/i_in_fu_32_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/i_in_fu_32_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.060ns (62.058%)  route 0.037ns (37.942%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDRE                         0.000     0.000 r  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/i_in_fu_32_reg[2]/C
    SLICE_X5Y175         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/i_in_fu_32_reg[2]/Q
                         net (fo=5, routed)           0.029     0.067    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/flow_control_loop_pipe_sequential_init_U/i_in_fu_32_reg[4]_3
    SLICE_X5Y175         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.089 r  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/flow_control_loop_pipe_sequential_init_U/i_in_fu_32[3]_i_1/O
                         net (fo=1, routed)           0.008     0.097    dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/add_ln33_fu_56_p2[3]
    SLICE_X5Y175         FDRE                                         r  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0/grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59/i_in_fu_32_reg[3]/D
  -------------------------------------------------------------------    -------------------





