
29. Printing statistics.

=== rr_3x3_37 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_3x3_30 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_3x3_25 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_3x3_20 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_3x3_15 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_6x6_14 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     customAdder6_0                  1
     customAdder9_2                  1
     rr_3x3_15                       1
     rr_3x3_20                       1
     rr_3x3_25                       1
     rr_3x3_30                       1

   Area for cell type \customAdder9_2 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_3x3_15 is unknown!
   Area for cell type \rr_3x3_20 is unknown!
   Area for cell type \rr_3x3_25 is unknown!
   Area for cell type \rr_3x3_30 is unknown!

=== rr_7x7_10 ===

   Number of wires:                 16
   Number of wire bits:            101
   Number of public wires:          16
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_6                          1
     NR_6_1                          1
     customAdder6_0                  1
     customAdder7_0                  1
     rr_6x6_14                       1

   Area for cell type \NR_6_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_6 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_6x6_14 is unknown!

=== rr_10x10_9 ===

   Number of wires:                 16
   Number of wire bits:            152
   Number of public wires:          16
   Number of public wire bits:     152
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_7                          1
     NR_7_3                          1
     customAdder10_0                 1
     customAdder17_6                 1
     rr_3x3_37                       1
     rr_7x7_10                       1

   Area for cell type \NR_3_7 is unknown!
   Area for cell type \NR_7_3 is unknown!
   Area for cell type \customAdder17_6 is unknown!
   Area for cell type \customAdder10_0 is unknown!
   Area for cell type \rr_7x7_10 is unknown!
   Area for cell type \rr_3x3_37 is unknown!

=== rr_3x3_2 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_13x13_1 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_3                         1
     NR_3_10                         1
     customAdder13_0                 1
     customAdder16_2                 1
     rr_10x10_9                      1
     rr_3x3_2                        1

   Area for cell type \NR_3_10 is unknown!
   Area for cell type \NR_10_3 is unknown!
   Area for cell type \customAdder13_0 is unknown!
   Area for cell type \customAdder16_2 is unknown!
   Area for cell type \rr_3x3_2 is unknown!
   Area for cell type \rr_10x10_9 is unknown!

=== multiplier16bit_45 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_3                         1
     NR_3_13                         1
     NR_3_3                          1
     customAdder16_0                 1
     customAdder29_12                1
     rr_13x13_1                      1

   Area for cell type \NR_13_3 is unknown!
   Area for cell type \NR_3_13 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder29_12 is unknown!
   Area for cell type \rr_13x13_1 is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder29_12 ===

   Number of wires:                  3
   Number of wire bits:             76
   Number of public wires:           3
   Number of public wire bits:      76
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_0 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder17_6 ===

   Number of wires:                  3
   Number of wire bits:             46
   Number of public wires:           3
   Number of public wire bits:      46
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_2 ===

   Number of wires:                  3
   Number of wire bits:             26
   Number of public wires:           3
   Number of public wire bits:      26
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_2 ===

   Number of wires:                  3
   Number of wire bits:             47
   Number of public wires:           3
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== U_SP_10_3 ===

   Number of wires:                 14
   Number of wire bits:             43
   Number of public wires:          14
   Number of public wire bits:      43
   Number of ports:                 14
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     AND2x2_ASAP7_75t_R             30

   Chip area for module '\U_SP_10_3': 2.624400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_3 ===

   Number of wires:                 55
   Number of wire bits:             78
   Number of public wires:          55
   Number of public wire bits:      78
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_10_3                         1
     U_SP_10_3                       1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_10_3 is unknown!
   Area for cell type \U_SP_10_3 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_11_11 ===

   Number of wires:                 58
   Number of wire bits:             89
   Number of public wires:          58
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      11
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_11_11': 12.947040
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_13 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_3_13': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_13 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_3_13                         1
     U_SP_3_13                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_3_13 is unknown!
   Area for cell type \U_SP_3_13 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_3 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_13_3                         1
     U_SP_13_3                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_13_3 is unknown!
   Area for cell type \U_SP_13_3 is unknown!

=== DT_10_3 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     FullAdder                       7
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_13_3 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_13_3': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_3 ===

   Number of wires:                 11
   Number of wire bits:             31
   Number of public wires:          11
   Number of public wire bits:      31
   Number of ports:                 11
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     AND2x2_ASAP7_75t_R             21

   Chip area for module '\U_SP_7_3': 1.837080
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_3 ===

   Number of wires:                 40
   Number of wire bits:             57
   Number of public wires:          40
   Number of public wire bits:      57
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_8                          1
     DT_7_3                          1
     U_SP_7_3                        1

   Area for cell type \BK_8_8 is unknown!
   Area for cell type \DT_7_3 is unknown!
   Area for cell type \U_SP_7_3 is unknown!

=== DT_3_13 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_8_8 ===

   Number of wires:                 42
   Number of wire bits:             64
   Number of public wires:          42
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       8
     INVx1_ASAP7_75t_R              11
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            3
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            3

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_8_8': 9.374940
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_10 ===

   Number of wires:                 55
   Number of wire bits:             78
   Number of public wires:          55
   Number of public wire bits:      78
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_3_10                         1
     U_SP_3_10                       1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_3_10 is unknown!
   Area for cell type \U_SP_3_10 is unknown!

=== DT_13_3 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== NR_1_6 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_1_6': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_7 ===

   Number of wires:                 11
   Number of wire bits:             31
   Number of public wires:          11
   Number of public wire bits:      31
   Number of ports:                 11
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     AND2x2_ASAP7_75t_R             21

   Chip area for module '\U_SP_3_7': 1.837080
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_7 ===

   Number of wires:                 40
   Number of wire bits:             57
   Number of public wires:          40
   Number of public wire bits:      57
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_8                          1
     DT_3_7                          1
     U_SP_3_7                        1

   Area for cell type \BK_8_8 is unknown!
   Area for cell type \DT_3_7 is unknown!
   Area for cell type \U_SP_3_7 is unknown!

=== DT_7_3 ===

   Number of wires:                 11
   Number of wire bits:             38
   Number of public wires:          11
   Number of public wire bits:      38
   Number of ports:                 11
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       4
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_3_10 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     FullAdder                       7
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_3_7 ===

   Number of wires:                 11
   Number of wire bits:             38
   Number of public wires:          11
   Number of public wire bits:      38
   Number of ports:                 11
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       4
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_3_10 ===

   Number of wires:                 14
   Number of wire bits:             43
   Number of public wires:          14
   Number of public wire bits:      43
   Number of ports:                 14
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     AND2x2_ASAP7_75t_R             30

   Chip area for module '\U_SP_3_10': 2.624400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_6_1': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_45                1
     NR_13_3                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_13_3                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_13_3                     1
     NR_3_13                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_3_13                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_3_13                     1
     NR_3_3                          1
       BK_4_4                        1
         HalfAdder                   4
       DT_3_3                        1
         HalfAdder                   2
       U_SP_3_3                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder29_12                1
       unsignedBrentKungAdder29bit      1
         BitwisePG                  29
         BlackCell                  21
         GrayCell                   28
         XorGate                    28
     rr_13x13_1                      1
       NR_10_3                       1
         BK_11_11                    1
           HalfAdder                11
         DT_10_3                     1
           FullAdder                 7
           HalfAdder                 2
         U_SP_10_3                   1
       NR_3_10                       1
         BK_11_11                    1
           HalfAdder                11
         DT_3_10                     1
           FullAdder                 7
           HalfAdder                 2
         U_SP_3_10                   1
       customAdder13_0               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       customAdder16_2               1
         unsignedBrentKungAdder16bit      1
           BitwisePG                16
           BlackCell                11
           GrayCell                 15
           XorGate                  15
       rr_10x10_9                    1
         NR_3_7                      1
           BK_8_8                    1
             HalfAdder               8
           DT_3_7                    1
             FullAdder               4
             HalfAdder               2
           U_SP_3_7                  1
         NR_7_3                      1
           BK_8_8                    1
             HalfAdder               8
           DT_7_3                    1
             FullAdder               4
             HalfAdder               2
           U_SP_7_3                  1
         customAdder10_0             1
           unsignedBrentKungAdder10bit      1
             BitwisePG              10
             BlackCell               5
             GrayCell                9
             XorGate                 9
         customAdder17_6             1
           unsignedBrentKungAdder17bit      1
             BitwisePG              17
             BlackCell              11
             GrayCell               16
             XorGate                16
         rr_3x3_37                   1
           NR_1_1                    1
           NR_1_2                    1
           NR_2_1                    1
           NR_2_2                    1
             BK_2_1                  1
               HalfAdder             1
             DT_2_2                  1
             U_SP_2_2                1
           customAdder2_0            1
             unsignedBrentKungAdder2bit      1
               BitwisePG             2
               GrayCell              1
               XorGate               1
           customAdder5_2            1
             unsignedBrentKungAdder5bit      1
               BitwisePG             5
               BlackCell             1
               GrayCell              4
               XorGate               4
         rr_7x7_10                   1
           NR_1_1                    1
           NR_1_6                    1
           NR_6_1                    1
           customAdder6_0            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5
           customAdder7_0            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_6x6_14                 1
             customAdder6_0          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             customAdder9_2          1
               unsignedBrentKungAdder9bit      1
                 BitwisePG           9
                 BlackCell           4
                 GrayCell            8
                 XorGate             8
             rr_3x3_15               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder3_0        1
                 unsignedBrentKungAdder3bit      1
                   BitwisePG         3
                   GrayCell          2
                   XorGate           2
             rr_3x3_20               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder3_0        1
                 unsignedBrentKungAdder3bit      1
                   BitwisePG         3
                   GrayCell          2
                   XorGate           2
             rr_3x3_25               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder5_2        1
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
             rr_3x3_30               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder5_2        1
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
       rr_3x3_2                      1
         NR_1_1                      1
         NR_1_2                      1
         NR_2_1                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         customAdder2_0              1
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         customAdder5_2              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4

   Number of wires:               5692
   Number of wire bits:           8336
   Number of public wires:        5692
   Number of public wire bits:    8336
   Number of ports:               3426
   Number of port bits:           5455
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1874
     A2O1A1Ixp33_ASAP7_75t_R         2
     A2O1A1O1Ixp25_ASAP7_75t_R       6
     AND2x2_ASAP7_75t_R            338
     AO21x1_ASAP7_75t_R            227
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R          10
     FAx1_ASAP7_75t_R               42
     HAxp5_ASAP7_75t_R             299
     INVx1_ASAP7_75t_R             702
     NAND2xp33_ASAP7_75t_R          12
     NOR2xp33_ASAP7_75t_R           27
     O2A1O1Ixp33_ASAP7_75t_R         9
     OAI211xp5_ASAP7_75t_R           2
     OAI21xp33_ASAP7_75t_R          13
     OR2x2_ASAP7_75t_R              11
     XNOR2xp5_ASAP7_75t_R           27
     XOR2xp5_ASAP7_75t_R           145

   Chip area for top module '\multiplier16bit_45': 618.221160
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.57e-04   1.92e-04   1.14e-07   3.48e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-04   1.92e-04   1.14e-07   3.48e-04 100.0%
                          44.9%      55.0%       0.0%
Startpoint: B[9] (input port clocked by clk)
Endpoint: P[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
  26.52   26.52 v B[9] (in)
  34.94   61.46 v M1/M4/M1/M4/M3/M2/_1_/Y (AND2x2_ASAP7_75t_R)
  27.52   88.98 v M1/M4/M1/M4/M3/adder1/adder_module/uut1/_2_/SN (HAxp5_ASAP7_75t_R)
  14.62  103.60 ^ M1/M4/M1/M4/M3/adder1/adder_module/uut1/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  26.12  129.73 ^ M1/M4/M1/M4/M3/adder1/adder_module/uut3/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.98  146.71 v M1/M4/M1/M4/M3/adder2/adder_module/uut1/_2_/CON (HAxp5_ASAP7_75t_R)
  11.44  158.15 ^ M1/M4/M1/M4/M3/adder2/adder_module/uut1/G\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.93  180.08 ^ M1/M4/M1/M4/M3/adder2/adder_module/uut5/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.47  207.56 ^ M1/M4/M1/M4/M3/adder2/adder_module/uut11/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.06  224.61 v M1/M4/M1/M4/adder1/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.96  237.57 ^ M1/M4/M1/M4/adder1/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.68  253.25 v M1/M4/M1/M4/adder1/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  275.33 v M1/M4/M1/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  302.51 v M1/M4/M1/M4/adder1/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  327.59 v M1/M4/M1/M4/adder1/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.82  349.40 v M1/M4/M1/M4/adder1/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.12  380.52 v M1/M4/M1/M4/adder2/adder_module/uut5/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  397.17 ^ M1/M4/M1/M4/adder2/adder_module/uut5/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.68  419.85 ^ M1/M4/M1/M4/adder2/adder_module/uut11/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.19  442.04 ^ M1/M4/M1/M4/adder2/adder_module/uut16/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.60  469.63 ^ M1/M4/M1/M4/adder2/adder_module/uut26/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.97  485.60 v M1/M4/M1/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  498.53 ^ M1/M4/M1/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  514.20 v M1/M4/M1/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  536.28 v M1/M4/M1/adder2/adder_module/uut8/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  563.46 v M1/M4/M1/adder2/adder_module/uut10/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.33  590.79 v M1/M4/M1/adder2/adder_module/uut11/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.94  613.73 v M1/M4/M1/adder2/adder_module/uut20/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.10  630.83 ^ M1/M4/adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.48  646.31 v M1/M4/adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.70  670.01 v M1/M4/adder2/adder_module/uut24/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.41  690.42 v M1/M4/adder2/adder_module/uut28/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.33  709.75 v M1/M4/adder2/adder_module/uut30/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.18  734.93 v M1/M4/adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.99  757.92 v M1/M4/adder2/adder_module/uut59/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.18  789.10 v M1/adder2/adder_module/uut9/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  805.75 ^ M1/adder2/adder_module/uut9/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.68  828.43 ^ M1/adder2/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.19  850.62 ^ M1/adder2/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.64  878.25 ^ M1/adder2/adder_module/uut51/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  14.71  892.96 v adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  909.61 ^ adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  932.18 ^ adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.97  952.15 ^ adder2/adder_module/uut48/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  970.86 ^ adder2/adder_module/uut52/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  996.97 ^ adder2/adder_module/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.92 1021.89 ^ adder2/adder_module/uut63/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80 1042.69 ^ adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.11 1080.80 ^ adder2/adder_module/uut104/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1080.80 ^ P[30] (out)
        1080.80   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1080.80   data arrival time
---------------------------------------------------------
        8919.20   slack (MET)


