Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 11 15:13:23 2022
| Host         : DESKTOP-426O9R1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file row_addressing_timing_summary_routed.rpt -pb row_addressing_timing_summary_routed.pb -rpx row_addressing_timing_summary_routed.rpx -warn_on_violation
| Design       : row_addressing
| Device       : 7a75tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5092)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14523)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5092)
---------------------------
 There are 520 register/latch pins with no clock driven by root clock pin: i_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reception_cmd_reg[9][9]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__2/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__3/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__4/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__5/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__6/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: reception_mode_reg_rep__7/Q (HIGH)

 There are 3531 register/latch pins with no clock driven by root clock pin: uclk/clk100M_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14523)
----------------------------------------------------
 There are 14505 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                 2628        0.097        0.000                      0                 2576        2.000        0.000                       0                  1165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         
sys_clk        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         0.764        0.000                      0                 2293        0.097        0.000                      0                 2293        3.356        0.000                       0                  1158  
  mmcm0_clkfb                                                                                                                                                    7.382        0.000                       0                     3  
sys_clk              3.737        0.000                      0                    2        0.235        0.000                      0                    2        2.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.065        0.000                      0                   35        1.388        0.000                      0                   35  
              mmcm0_clk0        998.412        0.000                      0                   26                                                                        
okUH0         mmcm0_clk0          1.510        0.000                      0                   36        1.305        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               4.182        0.000                      0                  210        0.535        0.000                      0                  210  
**default**        mmcm0_clk0                                  8.609        0.000                      0                   26                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.428ns  (logic 3.953ns (46.904%)  route 4.475ns (53.096%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 10.807 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.450     8.433    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.153     8.586 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.559     9.145    okHI/core0/core0/a0/p_0_in0
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.810    10.807    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[0]/C
                         clock pessimism             -0.254    10.553    
                         clock uncertainty           -0.073    10.480    
    SLICE_X63Y29         FDRE (Setup_fdre_C_CE)      -0.571     9.909    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.428ns  (logic 3.953ns (46.904%)  route 4.475ns (53.096%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 10.807 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.450     8.433    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.153     8.586 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.559     9.145    okHI/core0/core0/a0/p_0_in0
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.810    10.807    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/C
                         clock pessimism             -0.254    10.553    
                         clock uncertainty           -0.073    10.480    
    SLICE_X63Y29         FDRE (Setup_fdre_C_CE)      -0.571     9.909    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.428ns  (logic 3.953ns (46.904%)  route 4.475ns (53.096%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 10.807 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.450     8.433    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.153     8.586 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.559     9.145    okHI/core0/core0/a0/p_0_in0
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.810    10.807    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/C
                         clock pessimism             -0.254    10.553    
                         clock uncertainty           -0.073    10.480    
    SLICE_X63Y29         FDRE (Setup_fdre_C_CE)      -0.571     9.909    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.428ns  (logic 3.953ns (46.904%)  route 4.475ns (53.096%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 10.807 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.450     8.433    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.153     8.586 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.559     9.145    okHI/core0/core0/a0/p_0_in0
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.810    10.807    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X63Y29         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/C
                         clock pessimism             -0.254    10.553    
                         clock uncertainty           -0.073    10.480    
    SLICE_X63Y29         FDRE (Setup_fdre_C_CE)      -0.571     9.909    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.854ns  (logic 4.096ns (46.262%)  route 4.758ns (53.738%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 10.805 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.639     8.623    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.148     8.771 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.652     9.423    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.148     9.571 r  okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     9.571    okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.808    10.805    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism             -0.283    10.522    
                         clock uncertainty           -0.073    10.449    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.050    10.499    okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.856ns  (logic 4.096ns (46.252%)  route 4.760ns (53.748%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 10.805 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.639     8.623    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.148     8.771 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.654     9.425    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.148     9.573 r  okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     9.573    okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.808    10.805    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism             -0.283    10.522    
                         clock uncertainty           -0.073    10.449    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.052    10.501    okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.866ns  (logic 4.106ns (46.312%)  route 4.760ns (53.688%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 10.805 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.639     8.623    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.148     8.771 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.654     9.425    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.158     9.583 r  okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     9.583    okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.808    10.805    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism             -0.283    10.522    
                         clock uncertainty           -0.073    10.449    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.089    10.538    okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.862ns  (logic 4.104ns (46.311%)  route 4.758ns (53.689%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 10.805 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.276     4.863    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X62Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.157     5.020 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.198     6.218    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.377     6.595 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.992     7.587    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.396     7.983 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.639     8.623    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.148     8.771 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.652     9.423    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.156     9.579 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2/O
                         net (fo=1, routed)           0.000     9.579    okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2_n_0
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.808    10.805    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y30         FDRE                                         r  okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/C
                         clock pessimism             -0.283    10.522    
                         clock uncertainty           -0.073    10.449    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.089    10.538    okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.781ns  (logic 4.801ns (54.678%)  route 3.980ns (45.322%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 10.806 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.586     5.173    okHI/core0/core0/a0/pc0/move_type_lut/I0
    SLICE_X68Y25         LUT6 (Prop_lut6_I0_O)        0.148     5.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.962     6.283    okHI/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X68Y25         LUT5 (Prop_lut5_I2_O)        0.170     6.453 f  okHI/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.736     7.189    okHI/core0/core0/a0/pc0/pop_stack
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.375     7.564 r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     7.564    okHI/core0/core0/a0/pc0/half_pointer_value_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474     8.038 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.038    okHI/core0/core0/a0/pc0/stack_pointer_carry_3
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     8.360 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.696     9.056    okHI/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X69Y26         LUT6 (Prop_lut6_I2_O)        0.442     9.498 r  okHI/core0/core0/a0/pc0/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     9.498    okHI/core0/core0/a0/pc0/internal_reset_value
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.809    10.806    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/internal_reset_flop/C
                         clock pessimism             -0.283    10.523    
                         clock uncertainty           -0.073    10.450    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.053    10.503    okHI/core0/core0/a0/pc0/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/run_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.803ns  (logic 4.823ns (54.791%)  route 3.980ns (45.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 10.806 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 0.717 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.071     0.717    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y10         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.587 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.586     5.173    okHI/core0/core0/a0/pc0/move_type_lut/I0
    SLICE_X68Y25         LUT6 (Prop_lut6_I0_O)        0.148     5.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.962     6.283    okHI/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X68Y25         LUT5 (Prop_lut5_I2_O)        0.170     6.453 f  okHI/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.736     7.189    okHI/core0/core0/a0/pc0/pop_stack
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.375     7.564 r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     7.564    okHI/core0/core0/a0/pc0/half_pointer_value_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474     8.038 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.038    okHI/core0/core0/a0/pc0/stack_pointer_carry_3
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     8.360 f  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.696     9.056    okHI/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X69Y26         LUT5 (Prop_lut5_I2_O)        0.464     9.520 r  okHI/core0/core0/a0/pc0/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     9.520    okHI/core0/core0/a0/pc0/run_value
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.809    10.806    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/run_flop/C
                         clock pessimism             -0.283    10.523    
                         clock uncertainty           -0.073    10.450    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.089    10.539    okHI/core0/core0/a0/pc0/run_flop
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.193ns (57.397%)  route 0.143ns (42.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.828     0.986    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y25         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.193     1.179 r  okHI/core0/core0/a0/pc0/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.143     1.322    okHI/core0/core0/a0/pc0/stack_ram_low/DIC1
    SLICE_X66Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.150     0.769    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X66Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.234     1.003    
    SLICE_X66Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.222     1.225    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.345ns  (logic 0.193ns (56.013%)  route 0.152ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 0.770 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 0.989 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.831     0.989    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y27         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.193     1.182 r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.152     1.334    okHI/core0/core0/a0/pc0/stack_ram_high/DID1
    SLICE_X66Y26         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.151     0.770    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X66Y26         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.234     1.004    
    SLICE_X66Y26         RAMS32 (Hold_rams32_CLK_I)
                                                      0.231     1.235    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.450ns  (logic 0.177ns (39.294%)  route 0.273ns (60.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 0.841 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 1.046 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.888     1.046    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y32          FDRE                                         r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.177     1.223 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=2, routed)           0.273     1.496    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_0[1]
    RAMB36_X0Y6          RAMB36E1                                     r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.222     0.841    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.248     1.089    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.296     1.385    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.394ns  (logic 0.193ns (48.960%)  route 0.201ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.828     0.986    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y25         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.193     1.179 r  okHI/core0/core0/a0/pc0/address_loop[0].pc_flop/Q
                         net (fo=3, routed)           0.201     1.380    okHI/core0/core0/a0/pc0/stack_ram_low/DIC0
    SLICE_X66Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.150     0.769    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X66Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.234     1.003    
    SLICE_X66Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.263     1.266    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.530ns  (logic 0.193ns (36.398%)  route 0.337ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 0.988 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.830     0.988    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y26         FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y26         FDRE (Prop_fdre_C_Q)         0.193     1.181 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.337     1.518    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.153     0.772    okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X66Y27         RAMD32                                       r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.248     1.020    
    SLICE_X66Y27         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.377     1.397    okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.718         9.920       6.202      RAMB18_X1Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.718         9.920       6.202      RAMB18_X1Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         9.920       6.752      RAMB18_X1Y10     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         9.920       6.752      RAMB36_X0Y6      PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         9.920       6.752      RAMB36_X0Y7      PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         9.920       6.752      RAMB36_X0Y9      okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         9.920       6.752      RAMB36_X0Y9      okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.538         9.920       7.382      BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y27     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y27     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y27     okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y27     okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y28     okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y28     okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y28     okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X60Y28     okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X62Y27     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X62Y27     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X62Y27     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.604         4.960       3.356      SLICE_X62Y27     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.604         4.960       3.356      SLICE_X66Y27     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.538         9.920       7.382      BUFGCTRL_X0Y3    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 uclk/cmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uclk/cmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.758ns (56.653%)  route 0.580ns (43.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.037     1.037 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.510     3.547    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.139     3.686 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.838     5.524    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.610     6.134 f  uclk/cmp_reg[0]/Q
                         net (fo=2, routed)           0.580     6.714    uclk/cmp_reg_n_0_[0]
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.148     6.862 r  uclk/cmp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.862    uclk/cmp[0]_i_1_n_0
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.923     5.923 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.319     8.242    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.125     8.367 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.637    10.004    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
                         clock pessimism              0.520    10.524    
                         clock uncertainty           -0.035    10.489    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)        0.110    10.599    uclk/cmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 uclk/cmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uclk/clk100M_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.610ns (78.108%)  route 0.171ns (21.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.037     1.037 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.510     3.547    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.139     3.686 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.838     5.524    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.610     6.134 r  uclk/cmp_reg[0]/Q
                         net (fo=2, routed)           0.171     6.305    uclk/cmp_reg_n_0_[0]
    SLICE_X46Y88         FDCE                                         r  uclk/clk100M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.923     5.923 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.319     8.242    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.125     8.367 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.637    10.004    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/clk100M_reg/C
                         clock pessimism              0.520    10.524    
                         clock uncertainty           -0.035    10.489    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)       -0.028    10.461    uclk/clk100M_reg
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  4.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uclk/cmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uclk/clk100M_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.223ns (73.361%)  route 0.081ns (26.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.606     0.606 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.763     1.369    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.045     1.414 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           0.762     2.176    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.223     2.399 r  uclk/cmp_reg[0]/Q
                         net (fo=2, routed)           0.081     2.480    uclk/cmp_reg_n_0_[0]
    SLICE_X46Y88         FDCE                                         r  uclk/clk100M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.705     0.705 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.801     1.506    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.047     1.553 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.085     2.638    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/clk100M_reg/C
                         clock pessimism             -0.462     2.176    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.069     2.245    uclk/clk100M_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 uclk/cmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uclk/cmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.285ns (55.667%)  route 0.227ns (44.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.606     0.606 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.763     1.369    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.045     1.414 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           0.762     2.176    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.223     2.399 f  uclk/cmp_reg[0]/Q
                         net (fo=2, routed)           0.227     2.626    uclk/cmp_reg_n_0_[0]
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.062     2.688 r  uclk/cmp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.688    uclk/cmp[0]_i_1_n_0
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.705     0.705 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.801     1.506    sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.047     1.553 r  sys_clk_BUFG_inst/O
                         net (fo=2, routed)           1.085     2.638    uclk/sys_clk_BUFG
    SLICE_X46Y88         FDCE                                         r  uclk/cmp_reg[0]/C
                         clock pessimism             -0.462     2.176    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.159     2.335    uclk/cmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.538         5.000       2.462      BUFGCTRL_X0Y2  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   uclk/clk100M_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X46Y88   uclk/cmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/clk100M_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/cmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/clk100M_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/cmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/clk100M_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/cmp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/clk100M_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X46Y88   uclk/cmp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 okHI/iob_regs[3].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[3]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.981ns  (logic 2.979ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.057     0.703    okHI/okHC[0]
    OLOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDRE (Prop_fdre_C_Q)         0.538     1.241 r  okHI/iob_regs[3].regout0/Q
                         net (fo=1, routed)           0.002     1.243    okHI/iob_regs[3].iobf0/I
    AA21                 OBUFT (Prop_obuft_I_O)       2.441     3.684 r  okHI/iob_regs[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.684    okUHU[3]
    AA21                                                              r  okUHU[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 okHI/iob_regs[0].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.984ns  (logic 2.982ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 0.696 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.050     0.696    okHI/okHC[0]
    OLOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDRE (Prop_fdre_C_Q)         0.538     1.234 r  okHI/iob_regs[0].regout0/Q
                         net (fo=1, routed)           0.002     1.236    okHI/iob_regs[0].iobf0/I
    AB22                 OBUFT (Prop_obuft_I_O)       2.444     3.680 r  okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.680    okUHU[0]
    AB22                                                              r  okUHU[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 okHI/iob_regs[1].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.984ns  (logic 2.982ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 0.696 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.050     0.696    okHI/okHC[0]
    OLOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDRE (Prop_fdre_C_Q)         0.538     1.234 r  okHI/iob_regs[1].regout0/Q
                         net (fo=1, routed)           0.002     1.236    okHI/iob_regs[1].iobf0/I
    AB21                 OBUFT (Prop_obuft_I_O)       2.444     3.680 r  okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.680    okUHU[1]
    AB21                                                              r  okUHU[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 okHI/iob_regs[4].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[4]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.977ns  (logic 2.975ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.057     0.703    okHI/okHC[0]
    OLOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDRE (Prop_fdre_C_Q)         0.538     1.241 r  okHI/iob_regs[4].regout0/Q
                         net (fo=1, routed)           0.002     1.243    okHI/iob_regs[4].iobf0/I
    AA20                 OBUFT (Prop_obuft_I_O)       2.437     3.680 r  okHI/iob_regs[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.680    okUHU[4]
    AA20                                                              r  okUHU[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 okHI/iob_regs[2].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[2]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.974ns  (logic 2.972ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.053     0.699    okHI/okHC[0]
    OLOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDRE (Prop_fdre_C_Q)         0.538     1.237 r  okHI/iob_regs[2].regout0/Q
                         net (fo=1, routed)           0.002     1.239    okHI/iob_regs[2].iobf0/I
    Y22                  OBUFT (Prop_obuft_I_O)       2.434     3.673 r  okHI/iob_regs[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.673    okUHU[2]
    Y22                                                               r  okUHU[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 okHI/iob_regs[6].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[6]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.969ns  (logic 2.967ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.057     0.703    okHI/okHC[0]
    OLOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDRE (Prop_fdre_C_Q)         0.538     1.241 r  okHI/iob_regs[6].regout0/Q
                         net (fo=1, routed)           0.002     1.243    okHI/iob_regs[6].iobf0/I
    W21                  OBUFT (Prop_obuft_I_O)       2.429     3.672 r  okHI/iob_regs[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.672    okUHU[6]
    W21                                                               r  okUHU[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.962ns  (logic 2.960ns (99.932%)  route 0.002ns (0.068%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.061     0.707    okHI/okHC[0]
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.538     1.245 r  okHI/iob_regs[11].regout0/Q
                         net (fo=1, routed)           0.002     1.247    okHI/iob_regs[11].iobf0/I
    T21                  OBUFT (Prop_obuft_I_O)       2.422     3.669 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.669    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 okHI/iob_regs[18].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.969ns  (logic 2.967ns (99.933%)  route 0.002ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.053     0.699    okHI/okHC[0]
    OLOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDRE (Prop_fdre_C_Q)         0.538     1.237 r  okHI/iob_regs[18].regout0/Q
                         net (fo=1, routed)           0.002     1.239    okHI/iob_regs[18].iobf0/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.429     3.668 r  okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.668    okUHU[18]
    Y21                                                               r  okUHU[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 okHI/iob_regs[29].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[29]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.960ns  (logic 2.958ns (99.932%)  route 0.002ns (0.068%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.061     0.707    okHI/okHC[0]
    OLOGIC_X0Y93         FDRE                                         r  okHI/iob_regs[29].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.538     1.245 r  okHI/iob_regs[29].regout0/Q
                         net (fo=1, routed)           0.002     1.247    okHI/iob_regs[29].iobf0/I
    V22                  OBUFT (Prop_obuft_I_O)       2.420     3.667 r  okHI/iob_regs[29].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.667    okUHU[29]
    V22                                                               r  okUHU[29] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.960ns  (logic 2.958ns (99.932%)  route 0.002ns (0.068%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.061     0.707    okHI/okHC[0]
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.538     1.245 r  okHI/iob_regs[10].regout0/Q
                         net (fo=1, routed)           0.002     1.247    okHI/iob_regs[10].iobf0/I
    U21                  OBUFT (Prop_obuft_I_O)       2.420     3.667 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.667    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  4.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.009ns  (logic 1.007ns (99.802%)  route 0.002ns (0.198%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.720     2.059 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.059    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.010ns  (logic 1.008ns (99.802%)  route 0.002ns (0.198%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.721     2.060 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.060    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.013ns  (logic 1.011ns (99.803%)  route 0.002ns (0.198%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.439ns = ( 1.049 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.891     1.049    okHI/okHC[0]
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.287     1.336 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.002     1.338    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.724     2.062 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.062    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.011ns  (logic 1.009ns (99.802%)  route 0.002ns (0.198%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns = ( 1.051 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.893     1.051    okHI/okHC[0]
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.287     1.338 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.002     1.340    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.722     2.062 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.062    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.018ns  (logic 1.016ns (99.803%)  route 0.002ns (0.197%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.729     2.068 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.068    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.029ns  (logic 1.027ns (99.806%)  route 0.002ns (0.194%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.740     2.079 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.079    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.034ns  (logic 1.032ns (99.807%)  route 0.002ns (0.193%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.745     2.084 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.084    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.038ns  (logic 1.036ns (99.807%)  route 0.002ns (0.193%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.050 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.892     1.050    okHI/okHC[0]
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.287     1.337 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.002     1.339    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.749     2.088 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.088    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.037ns  (logic 1.035ns (99.807%)  route 0.002ns (0.193%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns = ( 1.051 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.893     1.051    okHI/okHC[0]
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.287     1.338 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.002     1.340    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.748     2.088 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.088    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.039ns  (logic 1.037ns (99.808%)  route 0.002ns (0.192%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.439ns = ( 1.049 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.891     1.049    okHI/okHC[0]
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.287     1.336 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.002     1.338    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.750     2.088 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.088    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  1.417    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack      998.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.412ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.489ns  (logic 0.536ns (35.986%)  route 0.953ns (64.014%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE                         0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.536     0.536 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.953     1.489    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y52         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.098   999.902    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.902    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                998.412    

Slack (MET) :             998.515ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.227ns  (logic 0.497ns (40.496%)  route 0.730ns (59.504%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.730     1.227    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y52         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.258   999.742    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.742    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                998.515    

Slack (MET) :             998.588ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.153ns  (logic 0.497ns (43.116%)  route 0.656ns (56.884%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.656     1.153    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X15Y49         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.259   999.741    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.741    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                998.588    

Slack (MET) :             998.594ns  (required time - arrival time)
  Source:                 PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.212ns  (logic 0.567ns (46.763%)  route 0.645ns (53.237%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.567     0.567 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.645     1.212    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y30          FDRE                                         r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.194   999.806    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.806    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                998.594    

Slack (MET) :             998.613ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.130ns  (logic 0.497ns (43.971%)  route 0.633ns (56.029%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.633     1.130    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X15Y47         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.257   999.743    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.743    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                998.613    

Slack (MET) :             998.693ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.212ns  (logic 0.536ns (44.230%)  route 0.676ns (55.770%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.536     0.536 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.676     1.212    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X15Y47         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.095   999.905    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                998.693    

Slack (MET) :             998.696ns  (required time - arrival time)
  Source:                 PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.266ns  (logic 0.610ns (48.180%)  route 0.656ns (51.820%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.610     0.610 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.656     1.266    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y30          FDRE                                         r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.038   999.962    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.962    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                998.696    

Slack (MET) :             998.698ns  (required time - arrival time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.045ns  (logic 0.497ns (47.546%)  route 0.548ns (52.454%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE                         0.000     0.000 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.548     1.045    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X29Y70         FDRE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.257   999.743    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.743    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                998.698    

Slack (MET) :             998.734ns  (required time - arrival time)
  Source:                 PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.077ns  (logic 0.567ns (52.647%)  route 0.510ns (47.353%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE                         0.000     0.000 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.567     0.567 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.510     1.077    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y32          FDRE                                         r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.189   999.811    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.811    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                998.734    

Slack (MET) :             998.734ns  (required time - arrival time)
  Source:                 PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.077ns  (logic 0.567ns (52.647%)  route 0.510ns (47.353%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE                         0.000     0.000 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.567     0.567 r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.510     1.077    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y31          FDRE                                         r  PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.189   999.811    PipeIn_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.811    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                998.734    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 1.102ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 0.873 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.102     9.102 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.103    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.796    10.793    okHI/okHC[0]
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000    10.793    
                         clock uncertainty           -0.171    10.621    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.009    10.612    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 1.101ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 0.873 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.101     9.101 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.102    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.796    10.793    okHI/okHC[0]
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000    10.793    
                         clock uncertainty           -0.171    10.621    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.009    10.612    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 1.098ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 0.879 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.098     9.098 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.099    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.802    10.799    okHI/okHC[0]
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000    10.799    
                         clock uncertainty           -0.171    10.627    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.009    10.618    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 1.094ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 0.879 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.094     9.094 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.095    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.802    10.799    okHI/okHC[0]
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000    10.799    
                         clock uncertainty           -0.171    10.627    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.009    10.618    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 1.091ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 0.876 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.091     9.091 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.092    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.799    10.796    okHI/okHC[0]
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000    10.796    
                         clock uncertainty           -0.171    10.624    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.009    10.615    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 1.086ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.617ns = ( 0.871 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.086     9.086 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.087    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.794    10.791    okHI/okHC[0]
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.171    10.619    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.009    10.610    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 1.085ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 0.873 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.085     9.085 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.086    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.796    10.793    okHI/okHC[0]
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000    10.793    
                         clock uncertainty           -0.171    10.621    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.009    10.612    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 1.086ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 0.876 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.086     9.086 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.087    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.799    10.796    okHI/okHC[0]
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000    10.796    
                         clock uncertainty           -0.171    10.624    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.009    10.615    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 1.087ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 0.879 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.087     9.087 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.088    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.802    10.799    okHI/okHC[0]
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000    10.799    
                         clock uncertainty           -0.171    10.627    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.009    10.618    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 1.078ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 0.873 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.078     9.078 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.001     9.079    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.796    10.793    okHI/okHC[0]
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000    10.793    
                         clock uncertainty           -0.171    10.621    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.009    10.612    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.432    12.352 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.353    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.353    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.434ns  (logic 0.433ns (99.770%)  route 0.001ns (0.230%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 0.859 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.433    12.353 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.354    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.240    10.779    okHI/okHC[0]
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.779    
                         clock uncertainty            0.171    10.950    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.099    11.049    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -11.049    
                         arrival time                          12.354    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.432    12.352 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.353    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.353    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.436ns  (logic 0.435ns (99.771%)  route 0.001ns (0.229%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 0.857 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.435    12.355 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.356    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.238    10.777    okHI/okHC[0]
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.777    
                         clock uncertainty            0.171    10.948    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.099    11.047    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -11.047    
                         arrival time                          12.356    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.441ns  (logic 0.440ns (99.773%)  route 0.001ns (0.227%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.440    12.360 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.361    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.361    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.453ns  (logic 0.452ns (99.779%)  route 0.001ns (0.221%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.452    12.372 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.373    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.373    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.457ns  (logic 0.456ns (99.781%)  route 0.001ns (0.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.456    12.376 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.377    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.377    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.460ns  (logic 0.459ns (99.783%)  route 0.001ns (0.217%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 0.859 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.459    12.379 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.380    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.240    10.779    okHI/okHC[0]
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.779    
                         clock uncertainty            0.171    10.950    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.099    11.049    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -11.049    
                         arrival time                          12.380    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.461ns  (logic 0.460ns (99.783%)  route 0.001ns (0.217%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 0.858 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.460    12.380 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.381    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.239    10.778    okHI/okHC[0]
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.778    
                         clock uncertainty            0.171    10.949    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.099    11.048    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -11.048    
                         arrival time                          12.381    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.463ns  (logic 0.462ns (99.784%)  route 0.001ns (0.216%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 0.859 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.462    12.382 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.001    12.383    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580    11.988 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556    12.544    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690     8.854 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639     9.493    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     9.539 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.240    10.779    okHI/okHC[0]
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.779    
                         clock uncertainty            0.171    10.950    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.099    11.049    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -11.049    
                         arrival time                          12.383    
  -------------------------------------------------------------------
                         slack                                  1.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.811ns  (logic 0.536ns (11.141%)  route 4.275ns (88.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 10.725 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          4.275     5.580    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X7Y60          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.728    10.725    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y60          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.412    10.313    
                         clock uncertainty           -0.073    10.240    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.478     9.762    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          9.762    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.470ns  (logic 0.536ns (11.990%)  route 3.934ns (88.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.682ns = ( 10.726 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.934     5.239    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X7Y58          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.729    10.726    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism             -0.412    10.314    
                         clock uncertainty           -0.073    10.241    
    SLICE_X7Y58          FDCE (Recov_fdce_C_CLR)     -0.478     9.763    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.453ns  (logic 0.536ns (12.037%)  route 3.917ns (87.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 10.723 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.917     5.222    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X3Y66          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.726    10.723    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X3Y66          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism             -0.412    10.311    
                         clock uncertainty           -0.073    10.238    
    SLICE_X3Y66          FDCE (Recov_fdce_C_CLR)     -0.478     9.760    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.210ns  (logic 0.536ns (12.732%)  route 3.674ns (87.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.682ns = ( 10.726 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.674     4.979    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X7Y59          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.729    10.726    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y59          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism             -0.412    10.314    
                         clock uncertainty           -0.073    10.241    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.478     9.763    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.086ns  (logic 0.536ns (13.120%)  route 3.550ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 10.644 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.550     4.854    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X15Y65         FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.647    10.644    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y65         FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism             -0.412    10.232    
                         clock uncertainty           -0.073    10.159    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.478     9.681    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.153ns  (logic 0.536ns (12.907%)  route 3.617ns (87.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 10.721 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.617     4.922    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y66          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.724    10.721    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X4Y66          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism             -0.412    10.309    
                         clock uncertainty           -0.073    10.236    
    SLICE_X4Y66          FDCE (Recov_fdce_C_CLR)     -0.478     9.758    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.070ns  (logic 0.536ns (13.168%)  route 3.534ns (86.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 10.646 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.534     4.839    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X9Y63          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.649    10.646    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y63          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism             -0.412    10.234    
                         clock uncertainty           -0.073    10.161    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.478     9.683    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.137ns  (logic 0.536ns (12.956%)  route 3.601ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 10.723 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.601     4.906    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X3Y65          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.726    10.723    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X3Y65          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism             -0.412    10.311    
                         clock uncertainty           -0.073    10.238    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.478     9.760    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        4.051ns  (logic 0.536ns (13.233%)  route 3.515ns (86.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 10.645 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.515     4.820    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X9Y64          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.648    10.645    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y64          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism             -0.412    10.233    
                         clock uncertainty           -0.073    10.160    
    SLICE_X9Y64          FDCE (Recov_fdce_C_CLR)     -0.478     9.682    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.898ns  (logic 0.536ns (13.749%)  route 3.362ns (86.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 10.644 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.088     2.576 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.270     3.846    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.630    -3.784 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.292    -1.492    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138    -1.354 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        2.123     0.769    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDPE (Prop_fdpe_C_Q)         0.536     1.305 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          3.362     4.667    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y66         FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.971    12.379 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.134    13.513    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.748     6.765 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.108     8.873    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     8.997 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.647    10.644    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y66         FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism             -0.412    10.232    
                         clock uncertainty           -0.073    10.159    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.478     9.681    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.421ns  (logic 0.177ns (42.061%)  route 0.244ns (57.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 0.767 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.820     0.978    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X55Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDPE (Prop_fdpe_C_Q)         0.177     1.155 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.399    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X58Y28         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.148     0.767    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X58Y28         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.248     1.015    
    SLICE_X58Y28         FDPE (Remov_fdpe_C_PRE)     -0.151     0.864    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.421ns  (logic 0.177ns (42.061%)  route 0.244ns (57.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 0.767 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.820     0.978    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X55Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDPE (Prop_fdpe_C_Q)         0.177     1.155 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.399    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X58Y28         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.148     0.767    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X58Y28         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.248     1.015    
    SLICE_X58Y28         FDPE (Remov_fdpe_C_PRE)     -0.151     0.864    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.394ns  (logic 0.177ns (44.919%)  route 0.217ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 0.831 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 1.047 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.889     1.047    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y33          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.177     1.224 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     1.441    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y36          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.212     0.831    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.236     1.067    
    SLICE_X7Y36          FDCE (Remov_fdce_C_CLR)     -0.179     0.888    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.394ns  (logic 0.177ns (44.919%)  route 0.217ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 0.831 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 1.047 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.889     1.047    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y33          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.177     1.224 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     1.441    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y36          FDCE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.212     0.831    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDCE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.236     1.067    
    SLICE_X7Y36          FDCE (Remov_fdce_C_CLR)     -0.179     0.888    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.394ns  (logic 0.177ns (44.919%)  route 0.217ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 0.831 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.441ns = ( 1.047 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.889     1.047    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y33          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDPE (Prop_fdpe_C_Q)         0.177     1.224 f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     1.441    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y36          FDPE                                         f  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.212     0.831    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y36          FDPE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.236     1.067    
    SLICE_X7Y36          FDPE (Remov_fdpe_C_PRE)     -0.182     0.885    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.457ns  (logic 0.177ns (38.735%)  route 0.280ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 0.916 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.758     0.916    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y73         FDPE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDPE (Prop_fdpe_C_Q)         0.177     1.093 f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     1.373    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y73         FDCE                                         f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.078     0.697    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y73         FDCE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.236     0.933    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.147     0.786    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.457ns  (logic 0.177ns (38.735%)  route 0.280ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 0.916 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.758     0.916    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y73         FDPE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDPE (Prop_fdpe_C_Q)         0.177     1.093 f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     1.373    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y73         FDCE                                         f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.078     0.697    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y73         FDCE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.236     0.933    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.147     0.786    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.457ns  (logic 0.177ns (38.735%)  route 0.280ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 0.916 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.758     0.916    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y73         FDPE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDPE (Prop_fdpe_C_Q)         0.177     1.093 f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.280     1.373    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y73         FDPE                                         f  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.078     0.697    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y73         FDPE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.236     0.933    
    SLICE_X38Y73         FDPE (Remov_fdpe_C_PRE)     -0.151     0.782    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.582ns  (logic 0.177ns (30.426%)  route 0.405ns (69.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 0.763 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.826     0.984    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.177     1.161 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.405     1.566    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y29         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.144     0.763    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X55Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.248     1.011    
    SLICE_X55Y29         FDPE (Remov_fdpe_C_PRE)     -0.182     0.829    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.582ns  (logic 0.177ns (30.426%)  route 0.405ns (69.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 0.763 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.498     1.986 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.492     2.478    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.973    -0.495 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.609     0.114    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.158 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        0.826     0.984    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.177     1.161 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.405     1.566    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y29         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.580     2.068 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.556     2.624    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.690    -1.066 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.639    -0.427    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046    -0.381 r  okHI/mmcm0_bufg/O
                         net (fo=1156, routed)        1.144     0.763    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X55Y29         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.248     1.011    
    SLICE_X55Y29         FDPE (Remov_fdpe_C_PRE)     -0.182     0.829    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm0_clk0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.609ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        1.052ns  (logic 0.497ns (47.226%)  route 0.555ns (52.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.555     1.052    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X13Y40         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)       -0.259     9.661    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        1.032ns  (logic 0.497ns (48.139%)  route 0.535ns (51.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71                                      0.000     0.000 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.535     1.032    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y71         FDRE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.261     9.659    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.961ns  (logic 0.497ns (51.702%)  route 0.464ns (48.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71                                      0.000     0.000 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.961    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y71         FDRE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.256     9.664    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.946ns  (logic 0.497ns (52.535%)  route 0.449ns (47.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.946    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X11Y42         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.259     9.661    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.940ns  (logic 0.497ns (52.870%)  route 0.443ns (47.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.443     0.940    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y40         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)       -0.260     9.660    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        1.101ns  (logic 0.536ns (48.666%)  route 0.565ns (51.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.536     0.536 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.565     1.101    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X31Y71         FDRE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.098     9.822    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        1.096ns  (logic 0.536ns (48.921%)  route 0.560ns (51.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.536     0.536 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.560     1.096    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y41         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)       -0.098     9.822    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.904ns  (logic 0.497ns (54.983%)  route 0.407ns (45.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.407     0.904    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X31Y71         FDRE                                         r  PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.261     9.659    PipeOut_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        1.064ns  (logic 0.536ns (50.373%)  route 0.528ns (49.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.536     0.536 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.528     1.064    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X11Y42         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.096     9.824    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.899ns  (logic 0.497ns (55.287%)  route 0.402ns (44.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43                                      0.000     0.000 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.497     0.497 r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.402     0.899    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X11Y42         FDRE                                         r  HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.261     9.659    HK_PipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  8.760    





