
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3780009
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 126509 ; free virtual = 229716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.433; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.160; parent = 3039.078; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.043 ; gain = 331.770 ; free physical = 126525 ; free virtual = 229734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.433; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.129; parent = 3129.047; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.855 ; gain = 349.582 ; free physical = 126526 ; free virtual = 229735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.433; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.941; parent = 3146.859; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.855 ; gain = 349.582 ; free physical = 126526 ; free virtual = 229735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.639; parent = 2372.433; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.941; parent = 3146.859; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3146.855 ; gain = 0.000 ; free physical = 126519 ; free virtual = 229727
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.574 ; gain = 0.000 ; free physical = 126459 ; free virtual = 229667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3311.574 ; gain = 0.000 ; free physical = 126457 ; free virtual = 229665
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.574 ; gain = 514.301 ; free physical = 126573 ; free virtual = 229781
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.830; parent = 2392.624; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.645; parent = 3279.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.574 ; gain = 514.301 ; free physical = 126573 ; free virtual = 229781
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.830; parent = 2392.624; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.645; parent = 3279.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.574 ; gain = 514.301 ; free physical = 126576 ; free virtual = 229785
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.830; parent = 2392.624; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.645; parent = 3279.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3311.574 ; gain = 514.301 ; free physical = 126549 ; free virtual = 229759
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.830; parent = 2392.624; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.645; parent = 3279.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 199   
+---Registers : 
	               22 Bit    Registers := 202   
	               14 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 3311.574 ; gain = 514.301 ; free physical = 126687 ; free virtual = 229913
Synthesis current peak Physical Memory [PSS] (MB): peak = 2699.807; parent = 2445.632; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.645; parent = 3279.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3722.809 ; gain = 925.535 ; free physical = 126130 ; free virtual = 229356
Synthesis current peak Physical Memory [PSS] (MB): peak = 3260.498; parent = 3006.323; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4695.895; parent = 3722.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 3761.379 ; gain = 964.105 ; free physical = 126093 ; free virtual = 229319
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.814; parent = 3038.640; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4734.465; parent = 3761.383; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125710 ; free virtual = 228936
Synthesis current peak Physical Memory [PSS] (MB): peak = 3312.416; parent = 3058.241; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125744 ; free virtual = 228970
Synthesis current peak Physical Memory [PSS] (MB): peak = 3313.661; parent = 3059.486; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125733 ; free virtual = 228959
Synthesis current peak Physical Memory [PSS] (MB): peak = 3313.732; parent = 3059.558; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125741 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.486; parent = 3061.312; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125741 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.549; parent = 3061.374; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125741 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.557; parent = 3062.382; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125749 ; free virtual = 228975
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.557; parent = 3062.382; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][16] | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1647|
|3     |LUT2   |  7995|
|4     |LUT4   |  3200|
|5     |LUT5   |  1600|
|6     |LUT6   |  8800|
|7     |SRL16E |    18|
|8     |FDRE   |  6006|
|9     |IBUF   |  5203|
|10    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4263.480 ; gain = 1466.207 ; free physical = 125749 ; free virtual = 228975
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.557; parent = 3062.382; children = 254.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5236.566; parent = 4263.484; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4263.480 ; gain = 1301.488 ; free physical = 125779 ; free virtual = 229005
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 4263.488 ; gain = 1466.207 ; free physical = 125779 ; free virtual = 229005
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4263.488 ; gain = 0.000 ; free physical = 125877 ; free virtual = 229103
INFO: [Netlist 29-17] Analyzing 6851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4287.492 ; gain = 0.000 ; free physical = 125914 ; free virtual = 229140
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5203 instances

Synth Design complete, checksum: a8dd88a0
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 4287.492 ; gain = 2583.008 ; free physical = 126147 ; free virtual = 229373
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4578.723 ; gain = 291.230 ; free physical = 125499 ; free virtual = 228725
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:44:24 2025...
