{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747240145796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747240145798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 21:59:05 2025 " "Processing started: Wed May 14 21:59:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747240145798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240145798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit_8_alu -c bit_8_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off bit_8_alu -c bit_8_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240145798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747240146187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747240146187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_8_alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_8_alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_8_alu_tb " "Found entity 1: bit_8_alu_tb" {  } { { "bit_8_alu_tb.v" "" { Text "C:/intelFPGA_lite/18.1/bit_8_alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747240153691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240153691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_8_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_8_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_8_alu " "Found entity 1: bit_8_alu" {  } { { "bit_8_alu.v" "" { Text "C:/intelFPGA_lite/18.1/bit_8_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747240153697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240153697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_alu " "Found entity 1: bit_1_alu" {  } { { "bit_1_alu.v" "" { Text "C:/intelFPGA_lite/18.1/bit_1_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747240153697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240153697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit_8_alu_tb " "Elaborating entity \"bit_8_alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747240153713 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "bit_8_alu_tb.v(26) " "Verilog HDL warning at bit_8_alu_tb.v(26): ignoring unsupported system task" {  } { { "bit_8_alu_tb.v" "" { Text "C:/intelFPGA_lite/18.1/bit_8_alu_tb.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1747240153719 "|bit_8_alu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_8_alu bit_8_alu:myALU " "Elaborating entity \"bit_8_alu\" for hierarchy \"bit_8_alu:myALU\"" {  } { { "bit_8_alu_tb.v" "myALU" { Text "C:/intelFPGA_lite/18.1/bit_8_alu_tb.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747240153719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_1_alu bit_8_alu:myALU\|bit_1_alu:ALU0 " "Elaborating entity \"bit_1_alu\" for hierarchy \"bit_8_alu:myALU\|bit_1_alu:ALU0\"" {  } { { "bit_8_alu.v" "ALU0" { Text "C:/intelFPGA_lite/18.1/bit_8_alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747240153719 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1747240153950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747240154025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 21:59:14 2025 " "Processing ended: Wed May 14 21:59:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747240154025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747240154025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747240154025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240154025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747240154653 ""}
