// Generated by CIRCT unknown git version
module CAPTURE_FPGACORE(	// file.cleaned.mlir:2:3
  input CAP,	// file.cleaned.mlir:2:34
        CLK	// file.cleaned.mlir:2:48
);

endmodule

