Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: CpeBPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CpeBPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CpeBPS"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : CpeBPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\SubtractorN_Signed.vhd" into library work
Parsing entity <SubtractorN_Signed>.
Parsing architecture <Behavioral> of entity <subtractorn_signed>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Multiplier_IT.vhd" into library work
Parsing entity <Multiplier_IT>.
Parsing architecture <Behavioral> of entity <multiplier_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\MultiplierN_Signed.vhd" into library work
Parsing entity <MultiplierN_Signed>.
Parsing architecture <Behavioral> of entity <multipliern_signed>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Expander_NSigned.vhd" into library work
Parsing entity <Expander_NSigned>.
Parsing architecture <Behavioral> of entity <expander_nsigned>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Adder_IT.vhd" into library work
Parsing entity <Adder_IT>.
Parsing architecture <Behavioral> of entity <adder_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\AdderN_Signed.vhd" into library work
Parsing entity <AdderN_Signed>.
Parsing architecture <Behavioral> of entity <addern_signed>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ROM_IQmap_Sel.vhd" into library work
Parsing entity <ROM_IQmap_Sel>.
Parsing architecture <BEHAVIOR> of entity <rom_iqmap_sel>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\DecisionCircuit4QAM.vhd" into library work
Parsing entity <DecisionCircuit4QAM>.
Parsing architecture <Struct> of entity <decisioncircuit4qam>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Subtractor_IT.vhd" into library work
Parsing entity <Subtractor_IT>.
Parsing architecture <Behavioral> of entity <subtractor_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd" into library work
Parsing entity <Delay_IT>.
Parsing architecture <Behavioral> of entity <delay_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\ComplexMultiplierN_Signed.vhd" into library work
Parsing entity <ComplexMultiplierN_Signed>.
Parsing architecture <Struct> of entity <complexmultipliern_signed>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\AbsCValue2.vhd" into library work
Parsing entity <AbsCValue2>.
Parsing architecture <Struct> of entity <abscvalue2>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\SquareDist.vhd" into library work
Parsing entity <SquareDist>.
Parsing architecture <Struct> of entity <squaredist>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\constDef_pkg.vhd" into library work
Parsing package <constDef_pkg>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Buffer_IT.vhd" into library work
Parsing entity <Buffer_IT>.
Parsing architecture <Behavioral> of entity <buffer_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Average_IT.vhd" into library work
Parsing entity <Average_IT>.
Parsing architecture <Behavioral> of entity <average_it>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\Min_Array.vhd" into library work
Parsing entity <MinArray>.
Parsing architecture <Behavioral> of entity <minarray>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\LutExpTPhase.vhd" into library work
Parsing entity <TPhaseExpLut_File>.
Parsing architecture <BEHAVIOR> of entity <tphaseexplut_file>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\FindROMadrr.vhd" into library work
Parsing entity <SelectROMadrr>.
Parsing architecture <Behavioral> of entity <selectromadrr>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ErrorTPhase.vhd" into library work
Parsing entity <ErrorTPhase>.
Parsing architecture <Struct> of entity <errortphase>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ArrayN2ArrayM2.vhd" into library work
Parsing entity <Array2Array2>.
Parsing architecture <Behavioral> of entity <array2array2>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ArrayN2ArrayM.vhd" into library work
Parsing entity <Array2Array>.
Parsing architecture <Behavioral> of entity <array2array>.
Parsing VHDL file "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\CPE_BPS.vhd" into library work
Parsing entity <CpeBPS>.
Parsing architecture <Struct> of entity <cpebps>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CpeBPS> (architecture <Struct>) with generics from library <work>.

Elaborating entity <Delay_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <TPhaseExpLut_File> (architecture <BEHAVIOR>) with generics from library <work>.

Elaborating entity <ErrorTPhase> (architecture <Struct>) with generics from library <work>.

Elaborating entity <SquareDist> (architecture <Struct>) with generics from library <work>.

Elaborating entity <ComplexMultiplierN_Signed> (architecture <Struct>) with generics from library <work>.

Elaborating entity <AdderN_Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <AdderN_Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SubtractorN_Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SubtractorN_Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MultiplierN_Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Expander_NSigned> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Expander_NSigned> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DecisionCircuit4QAM> (architecture <Struct>) with generics from library <work>.

Elaborating entity <Delay_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ROM_IQmap_Sel> (architecture <BEHAVIOR>) with generics from library <work>.

Elaborating entity <Delay_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Subtractor_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <AbsCValue2> (architecture <Struct>) with generics from library <work>.

Elaborating entity <Multiplier_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Adder_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Expander_NSigned> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Delay_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Buffer_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Average_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Array2Array> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Array2Array2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Delay_IT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MinArray> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SelectROMadrr> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CpeBPS>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\CPE_BPS.vhd".
        Input_int = 2
        Input_frac = 6
        Dist_int = 2
        Dist_frac = 14
        Output_int = 2
        Output_frac = 12
        data_lut_width = 8
        Nsig = 8
        NTphase = 8
        Ntap = 11
    Summary:
	no macro.
Unit <CpeBPS> synthesized.

Synthesizing Unit <Delay_IT_1>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd".
        depth = 1
        Datawidth = 64
    Found 64-bit register for signal <D_Line<1>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <Delay_IT_1> synthesized.

Synthesizing Unit <TPhaseExpLut_File>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\LutExpTPhase.vhd".
        Data_width = 8
        Addr_width = 3
        NTphase = 8
    Found 64-bit register for signal <Aux_data2>.
    Found 64-bit register for signal <Aux_data1>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <TPhaseExpLut_File> synthesized.

Synthesizing Unit <ErrorTPhase>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ErrorTPhase.vhd".
        Input_int = 2
        Input_frac = 6
        Dist_int = 2
        Dist_frac = 14
        AdrrWidth = 2
        Nsample = 8
        NtapCPE = 11
    Summary:
	no macro.
Unit <ErrorTPhase> synthesized.

Synthesizing Unit <SquareDist>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\SquareDist.vhd".
        Input_int = 2
        Input_frac = 6
        Dist_int = 2
        Dist_frac = 14
        AdrrWidth = 2
    Summary:
	no macro.
Unit <SquareDist> synthesized.

Synthesizing Unit <ComplexMultiplierN_Signed>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\ComplexMultiplierN_Signed.vhd".
        Input_fracCM = 6
        Input_intCM = 2
        Output_fracCM = 12
        Output_intCM = 2
    Summary:
	no macro.
Unit <ComplexMultiplierN_Signed> synthesized.

Synthesizing Unit <AdderN_Signed_1>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\AdderN_Signed.vhd".
        DataWidth_in = 8
        DataWidth_out = 9
    Found 9-bit adder for signal <aux> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AdderN_Signed_1> synthesized.

Synthesizing Unit <AdderN_Signed_2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\AdderN_Signed.vhd".
        DataWidth_in = 18
        DataWidth_out = 19
    Found 19-bit adder for signal <aux> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AdderN_Signed_2> synthesized.

Synthesizing Unit <SubtractorN_Signed_1>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\SubtractorN_Signed.vhd".
        DataWidth_in = 8
        DataWidth_out = 9
    Found 9-bit subtractor for signal <aux> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SubtractorN_Signed_1> synthesized.

Synthesizing Unit <SubtractorN_Signed_2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\SubtractorN_Signed.vhd".
        DataWidth_in = 18
        DataWidth_out = 19
    Found 19-bit subtractor for signal <aux> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SubtractorN_Signed_2> synthesized.

Synthesizing Unit <MultiplierN_Signed>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\MultiplierN_Signed.vhd".
        int_in = 3
        frac_in = 6
        int_out = 6
        frac_out = 12
    Found 18-bit register for signal <sub_wire0>.
    Found 9x9-bit multiplier for signal <input1[8]_input2[8]_MuLt_0_OUT> created at line 56.
    Summary:
	inferred   1 Multiplier(s).
	inferred  18 D-type flip-flop(s).
Unit <MultiplierN_Signed> synthesized.

Synthesizing Unit <Expander_NSigned_1>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Expander_NSigned.vhd".
        Inputs_int = 7
        Inputs_frac = 12
        Outputs_int = 2
        Outputs_frac = 12
WARNING:Xst:647 - Input <Din<18:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Expander_NSigned_1> synthesized.

Synthesizing Unit <Expander_NSigned_2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Expander_NSigned.vhd".
        Inputs_int = 2
        Inputs_frac = 6
        Outputs_int = 3
        Outputs_frac = 6
    Summary:
	no macro.
Unit <Expander_NSigned_2> synthesized.

Synthesizing Unit <DecisionCircuit4QAM>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\DecisionCircuit4QAM.vhd".
        Input_int = 2
        Input_frac = 12
        AdrrWidth = 2
WARNING:Xst:647 - Input <Input_R<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Input_I<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <DecisionCircuit4QAM> synthesized.

Synthesizing Unit <Delay_IT_2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd".
        depth = 2
        Datawidth = 2
    Found 2-bit register for signal <D_Line<2>>.
    Found 2-bit register for signal <D_Line<1>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Delay_IT_2> synthesized.

Synthesizing Unit <ROM_IQmap_Sel>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ROM_IQmap_Sel.vhd".
        Data_width = 14
        Addr_width = 2
    Found 14-bit register for signal <Aux_data2>.
    Found 14-bit register for signal <Aux_data1>.
    Found 4x28-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  28 D-type flip-flop(s).
Unit <ROM_IQmap_Sel> synthesized.

Synthesizing Unit <Delay_IT_3>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd".
        depth = 1
        Datawidth = 14
    Found 14-bit register for signal <D_Line<1>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <Delay_IT_3> synthesized.

Synthesizing Unit <Subtractor_IT>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Subtractor_IT.vhd".
        NBitsIn = 14
        NBitsOut = 14
        Index = 1
    Found 15-bit subtractor for signal <result1> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Subtractor_IT> synthesized.

Synthesizing Unit <AbsCValue2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\AbsCValue2.vhd".
        Input_int = 2
        Input_frac = 12
        Output_int = 2
        Output_frac = 14
    Summary:
	no macro.
Unit <AbsCValue2> synthesized.

Synthesizing Unit <Multiplier_IT>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Multiplier_IT.vhd".
        NbitsIn = 14
        NbitsOut = 28
        Index = 1
    Found 28-bit register for signal <result1>.
    Found 14x14-bit multiplier for signal <input1[13]_input2[13]_MuLt_0_OUT> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
	inferred  28 D-type flip-flop(s).
Unit <Multiplier_IT> synthesized.

Synthesizing Unit <Adder_IT>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Adder_IT.vhd".
        NBitsIn = 28
        NBitsOut = 29
        Index = 0
    Found 29-bit adder for signal <result1> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder_IT> synthesized.

Synthesizing Unit <Expander_NSigned_3>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Expander_NSigned.vhd".
        Inputs_int = 5
        Inputs_frac = 24
        Outputs_int = 2
        Outputs_frac = 14
WARNING:Xst:647 - Input <Din<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Din<28:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Expander_NSigned_3> synthesized.

Synthesizing Unit <Delay_IT_4>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd".
        depth = 2
        Datawidth = 16
    Found 16-bit register for signal <D_Line<2>>.
    Found 16-bit register for signal <D_Line<1>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Delay_IT_4> synthesized.

Synthesizing Unit <Buffer_IT>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Buffer_IT.vhd".
        NBits = 16
        NSamplesIn = 8
        NSamplesOut = 18
    Found 288-bit register for signal <Buffer_Data>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <Buffer_IT> synthesized.

Synthesizing Unit <Average_IT>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Average_IT.vhd".
        NBits = 16
        NSamples = 11
        Index = 4
    Found 20-bit adder for signal <n0040> created at line 37.
    Found 20-bit adder for signal <n0043> created at line 37.
    Found 20-bit adder for signal <n0046> created at line 37.
    Found 20-bit adder for signal <n0049> created at line 37.
    Found 20-bit adder for signal <n0052> created at line 37.
    Found 20-bit adder for signal <n0055> created at line 37.
    Found 20-bit adder for signal <n0058> created at line 37.
    Found 20-bit adder for signal <n0061> created at line 37.
    Found 20-bit adder for signal <n0064> created at line 37.
    Found 20-bit adder for signal <B> created at line 37.
    Summary:
	inferred  10 Adder/Subtractor(s).
Unit <Average_IT> synthesized.

Synthesizing Unit <Array2Array>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ArrayN2ArrayM.vhd".
        Data_width = 16
        NsigIn = 8
        NsigOut = 8
    Found 128-bit register for signal <DataOut<7>>.
    Found 128-bit register for signal <DataOut<6>>.
    Found 128-bit register for signal <DataOut<5>>.
    Found 128-bit register for signal <DataOut<4>>.
    Found 128-bit register for signal <DataOut<3>>.
    Found 128-bit register for signal <DataOut<2>>.
    Found 128-bit register for signal <DataOut<1>>.
    Found 128-bit register for signal <DataOut<0>>.
    Summary:
	inferred 1024 D-type flip-flop(s).
Unit <Array2Array> synthesized.

Synthesizing Unit <Array2Array2>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\ArrayN2ArrayM2.vhd".
        Data_width = 2
        NsigIn = 8
        NsigOut = 8
    Found 16-bit register for signal <DataOut<7>>.
    Found 16-bit register for signal <DataOut<6>>.
    Found 16-bit register for signal <DataOut<5>>.
    Found 16-bit register for signal <DataOut<4>>.
    Found 16-bit register for signal <DataOut<3>>.
    Found 16-bit register for signal <DataOut<2>>.
    Found 16-bit register for signal <DataOut<1>>.
    Found 16-bit register for signal <DataOut<0>>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <Array2Array2> synthesized.

Synthesizing Unit <Delay_IT_5>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Basic Functions\Delay_IT.vhd".
        depth = 5
        Datawidth = 16
    Found 16-bit register for signal <D_Line<2>>.
    Found 16-bit register for signal <D_Line<3>>.
    Found 16-bit register for signal <D_Line<4>>.
    Found 16-bit register for signal <D_Line<5>>.
    Found 16-bit register for signal <D_Line<1>>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <Delay_IT_5> synthesized.

Synthesizing Unit <MinArray>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\Min_Array.vhd".
        DataWidth_in = 16
        IndexWidth = 3
        Nsig = 8
    Found 3-bit register for signal <Y>.
    Found 16-bit comparator greater for signal <A[15]_A[31]_LessThan_1_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[47]_LessThan_4_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[63]_LessThan_7_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[79]_LessThan_10_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[95]_LessThan_13_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[111]_LessThan_16_o> created at line 38
    Found 16-bit comparator greater for signal <A[15]_A[127]_LessThan_19_o> created at line 38
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <MinArray> synthesized.

Synthesizing Unit <SelectROMadrr>.
    Related source file is "C:\netxpto\Celestino\sdf\dsp_laser_phase_compensation\VHDL\Final Folder\FindROMadrr.vhd".
        Data_widthIn = 16
        Data_widthOut = 2
        indexWitdh = 3
        Nsig = 8
    Found 2-bit register for signal <temp>.
    Found 6-bit subtractor for signal <n0012> created at line 31.
    Found 4-bit adder for signal <n0017[3:0]> created at line 31.
    Found 2-bit 8-to-1 multiplexer for signal <n0015> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SelectROMadrr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 72
 4x28-bit single-port Read Only RAM                    : 72
# Multipliers                                          : 320
 14x14-bit multiplier                                  : 128
 9x9-bit multiplier                                    : 192
# Adders/Subtractors                                   : 1168
 15-bit subtractor                                     : 128
 19-bit adder                                          : 64
 19-bit subtractor                                     : 64
 20-bit adder                                          : 640
 29-bit adder                                          : 64
 4-bit adder                                           : 8
 6-bit subtractor                                      : 8
 9-bit adder                                           : 128
 9-bit subtractor                                      : 64
# Registers                                            : 748
 128-bit register                                      : 8
 14-bit register                                       : 128
 16-bit register                                       : 64
 18-bit register                                       : 192
 2-bit register                                        : 136
 28-bit register                                       : 200
 288-bit register                                      : 8
 3-bit register                                        : 8
 64-bit register                                       : 4
# Comparators                                          : 56
 16-bit comparator greater                             : 56
# Multiplexers                                         : 280
 16-bit 2-to-1 multiplexer                             : 48
 2-bit 2-to-1 multiplexer                              : 192
 2-bit 8-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <Aux_data1_30> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_23> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_22> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_18> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_15> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_14> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_11> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_9> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_7> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_6> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_4> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_1> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_63> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_62> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_60> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_59> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_57> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_63> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_62> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_59> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_57> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_55> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_54> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_50> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_47> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_46> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_39> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_37> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_36> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_35> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_34> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_33> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_32> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data1_31> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_35> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_34> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_33> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_32> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_27> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_25> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_24> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_20> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_18> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_17> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_16> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_13> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_9> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_8> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_5> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_3> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_2> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_56> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_55> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_54> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_53> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_50> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_49> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_48> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_47> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_46> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_45> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_44> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_41> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_40> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_39> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_38> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_37> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Aux_data2_36> has a constant value of 0 in block <U_L0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <AbsCValue2>.
	Multiplier <U_M0/Mmult_input1[13]_input2[13]_MuLt_0_OUT> in block <AbsCValue2> and adder/subtractor <U_1/Madd_result1> in block <AbsCValue2> are combined into a MAC<U_M0/Maddsub_input1[13]_input2[13]_MuLt_0_OUT>.
	The following registers are also absorbed by the MAC: <U_M0/result1> in block <AbsCValue2>.
	Found pipelined multiplier on signal <U_M1/input1[13]_input2[13]_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier U_M1/Mmult_input1[13]_input2[13]_MuLt_0_OUT by adding 1 register level(s).
Unit <AbsCValue2> synthesized (advanced).

Synthesizing (advanced) Unit <Average_IT>.
	The following adders/subtractors are grouped into adder tree <Madd_B_Madd1> :
 	<Madd_n0061_Madd> in block <Average_IT>, 	<Madd_n0064_Madd> in block <Average_IT>, 	<Madd_B_Madd> in block <Average_IT>.
	The following adders/subtractors are grouped into adder tree <Madd_n00581> :
 	<Madd_n0043> in block <Average_IT>, 	<Madd_n0046> in block <Average_IT>, 	<Madd_n0049> in block <Average_IT>, 	<Madd_n0052> in block <Average_IT>, 	<Madd_n0055> in block <Average_IT>, 	<Madd_n0058> in block <Average_IT>.
Unit <Average_IT> synthesized (advanced).

Synthesizing (advanced) Unit <ComplexMultiplierN_Signed>.
	Multiplier <U_7/Mmult_input1[8]_input2[8]_MuLt_0_OUT> in block <ComplexMultiplierN_Signed> and adder/subtractor <U_2/Madd_aux> in block <ComplexMultiplierN_Signed> are combined into a MAC<U_7/Maddsub_input1[8]_input2[8]_MuLt_0_OUT>.
	The following registers are also absorbed by the MAC: <U_7/sub_wire0> in block <ComplexMultiplierN_Signed>.
	Multiplier <U_6/Mmult_input1[8]_input2[8]_MuLt_0_OUT> in block <ComplexMultiplierN_Signed> and adder/subtractor <U_4/Msub_aux> in block <ComplexMultiplierN_Signed> are combined into a MAC<U_6/Maddsub_input1[8]_input2[8]_MuLt_0_OUT>.
	The following registers are also absorbed by the MAC: <U_6/sub_wire0> in block <ComplexMultiplierN_Signed>.
	Found pipelined multiplier on signal <U_5/input1[8]_input2[8]_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <U_3/Msub_aux> in block <ComplexMultiplierN_Signed> and  <U_7/Maddsub_input1[8]_input2[8]_MuLt_0_OUT> in block <ComplexMultiplierN_Signed> are combined into a MAC with pre-adder <U_7/Maddsub_input1[8]_input2[8]_MuLt_0_OUT1>.
	Adder/Subtractor <U_1/Madd_aux> in block <ComplexMultiplierN_Signed> and  <U_6/Maddsub_input1[8]_input2[8]_MuLt_0_OUT> in block <ComplexMultiplierN_Signed> are combined into a MAC with pre-adder <U_6/Maddsub_input1[8]_input2[8]_MuLt_0_OUT1>.
	Adder/Subtractor <U_0/Madd_aux> in block <ComplexMultiplierN_Signed> and  <U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT> in block <ComplexMultiplierN_Signed> are combined into a MULT with pre-adder <U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT1>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT by adding 1 register level(s).
Unit <ComplexMultiplierN_Signed> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_IQmap_Sel>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 28-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM_IQmap_Sel> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 72
 4x28-bit single-port distributed Read Only RAM        : 72
# MACs                                                 : 256
 14x14-to-29-bit MAC                                   : 64
 9x9-to-18-bit Mult with pre-adder                     : 64
 9x9-to-19-bit MAC with pre-adder                      : 128
# Multipliers                                          : 64
 14x14-bit registered multiplier                       : 64
# Adders/Subtractors                                   : 208
 14-bit subtractor                                     : 128
 20-bit adder                                          : 64
 3-bit adder                                           : 8
 4-bit subtractor                                      : 8
# Adder Trees                                          : 128
 16-bit / 4-inputs adder tree                          : 64
 20-bit / 7-inputs adder tree                          : 64
# Registers                                            : 8712
 Flip-Flops                                            : 8712
# Comparators                                          : 56
 16-bit comparator greater                             : 56
# Multiplexers                                         : 280
 16-bit 2-to-1 multiplexer                             : 48
 2-bit 2-to-1 multiplexer                              : 192
 2-bit 8-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Aux_data1_30> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_23> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_22> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_18> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_15> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_14> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_11> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_9> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_7> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_6> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_4> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_1> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_63> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_62> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_60> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_59> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_57> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_63> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_62> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_59> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_57> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_55> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_54> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_50> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_47> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_46> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_39> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_37> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_36> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_35> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_34> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_33> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_32> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_31> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_35> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_34> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_33> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_32> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_27> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_25> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_24> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_20> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_18> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_17> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_16> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_13> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_9> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_8> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_5> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_3> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_2> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_56> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_55> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_54> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_53> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_50> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_49> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_48> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_47> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_46> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_45> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_44> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_41> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_40> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_39> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_38> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_37> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_36> has a constant value of 0 in block <TPhaseExpLut_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch Aux_data2_12 hinder the constant cleaning in the block ROM_IQmap_Sel.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Aux_data1_12 hinder the constant cleaning in the block ROM_IQmap_Sel.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <Aux_data1_11> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_10> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_9> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_8> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_7> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_6> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_5> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_4> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_3> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_2> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_1> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data1_0> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_11> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_10> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_9> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_8> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_7> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_6> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_5> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_4> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_3> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_2> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_1> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Aux_data2_0> has a constant value of 0 in block <ROM_IQmap_Sel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Aux_data2_12> in Unit <ROM_IQmap_Sel> is equivalent to the following FF/Latch, which will be removed : <Aux_data1_12> 
INFO:Xst:2261 - The FF/Latch <D_2/D_Line_1_1> in Unit <SquareDist> is equivalent to the following FF/Latch, which will be removed : <U_ROM/Aux_data1_13> 
INFO:Xst:2261 - The FF/Latch <U_AdrrF[7].U_ROM/Aux_data2_12> in Unit <CpeBPS> is equivalent to the following 7 FFs/Latches, which will be removed : <U_AdrrF[6].U_ROM/Aux_data2_12> <U_AdrrF[5].U_ROM/Aux_data2_12> <U_AdrrF[4].U_ROM/Aux_data2_12> <U_AdrrF[3].U_ROM/Aux_data2_12> <U_AdrrF[2].U_ROM/Aux_data2_12> <U_AdrrF[1].U_ROM/Aux_data2_12> <U_AdrrF[0].U_ROM/Aux_data2_12> 

Optimizing unit <Delay_IT_1> ...

Optimizing unit <TPhaseExpLut_File> ...

Optimizing unit <Delay_IT_3> ...

Optimizing unit <Delay_IT_4> ...

Optimizing unit <Buffer_IT> ...

Optimizing unit <Array2Array> ...

Optimizing unit <Array2Array2> ...

Optimizing unit <Delay_IT_5> ...

Optimizing unit <CpeBPS> ...

Optimizing unit <SquareDist> ...

Optimizing unit <MinArray> ...
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[1].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[1].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[2].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[2].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[2].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_AdrrF[7].U_ROM/Aux_data2_12> in Unit <CpeBPS> is equivalent to the following 124 FFs/Latches, which will be removed : <U_L0/Aux_data1_61> <U_L0/Aux_data1_60> <U_L0/Aux_data1_58> <U_L0/Aux_data1_56> <U_L0/Aux_data1_53> <U_L0/Aux_data1_52> <U_L0/Aux_data1_51> <U_L0/Aux_data1_49> <U_L0/Aux_data1_48> <U_L0/Aux_data1_45> <U_L0/Aux_data1_44> <U_L0/Aux_data1_43> <U_L0/Aux_data1_42> <U_L0/Aux_data1_41> <U_L0/Aux_data1_40> <U_L0/Aux_data1_38> <U_L0/Aux_data1_29> <U_L0/Aux_data1_28> <U_L0/Aux_data1_27> <U_L0/Aux_data1_26> <U_L0/Aux_data1_25> <U_L0/Aux_data1_24> <U_L0/Aux_data1_21> <U_L0/Aux_data1_20> <U_L0/Aux_data1_19> <U_L0/Aux_data1_17> <U_L0/Aux_data1_16> <U_L0/Aux_data1_13> <U_L0/Aux_data1_12> <U_L0/Aux_data1_10> <U_L0/Aux_data1_8> <U_L0/Aux_data1_5> <U_L0/Aux_data1_3> <U_L0/Aux_data1_2> <U_L0/Aux_data1_0> <U_L0/Aux_data2_61> <U_L0/Aux_data2_58> <U_L0/Aux_data2_52> <U_L0/Aux_data2_51> <U_L0/Aux_data2_43> <U_L0/Aux_data2_42> <U_L0/Aux_data2_31> <U_L0/Aux_data2_30> <U_L0/Aux_data2_29>
   <U_L0/Aux_data2_28> <U_L0/Aux_data2_26> <U_L0/Aux_data2_23> <U_L0/Aux_data2_22> <U_L0/Aux_data2_21> <U_L0/Aux_data2_19> <U_L0/Aux_data2_15> <U_L0/Aux_data2_14> <U_L0/Aux_data2_12> <U_L0/Aux_data2_11> <U_L0/Aux_data2_10> <U_L0/Aux_data2_7> <U_L0/Aux_data2_6> <U_L0/Aux_data2_4> <U_L0/Aux_data2_1> <U_L0/Aux_data2_0> <U_EPF[0].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[0].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12>
   <U_EPF[1].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[1].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[2].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[3].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12>
   <U_EPF[4].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[4].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[5].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12>
   <U_EPF[6].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[6].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_12> <U_EPF[7].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_12>
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[5].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[4].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[7].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[6].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[3].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[3].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[3].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[3].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[7].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[7].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[1].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[1].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[1].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[6].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[6].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[5].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[5].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[0].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[6].U_EP/U_SDist[0].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[6].U_EP/U_SDist[0].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[4].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[4].U_SD/D_1/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[4].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[4].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[0].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[0].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[2].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[2].U_EP/U_SDist[3].U_SD/D_0/D_Line_1_13> 
INFO:Xst:2261 - The FF/Latch <U_EPF[5].U_EP/U_SDist[7].U_SD/D_2/D_Line_1_1> in Unit <CpeBPS> is equivalent to the following FF/Latch, which will be removed : <U_EPF[5].U_EP/U_SDist[7].U_SD/D_1/D_Line_1_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CpeBPS, actual ratio is 12.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[0].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[1].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[2].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[3].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[4].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[5].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[6].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[7].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[6].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[5].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[4].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[3].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[2].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[1].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
WARNING:Xst:2677 - Node <U_EPF[7].U_EP/U_SDist[0].U_SD/U_ROM/Aux_data2_13> of sequential type is unconnected in block <CpeBPS>.
FlipFlop U_AdrrF[7].U_ROM/Aux_data2_12 has been replicated 16 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <CpeBPS> :
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[7].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[7].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[6].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[6].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[5].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[5].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[4].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[4].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[3].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[3].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[2].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[2].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[1].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[1].D_1/D_Line_5_0>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_15>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_14>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_13>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_12>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_11>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_10>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_9>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_8>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_7>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_6>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_5>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_4>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_3>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_2>.
	Found 10-bit shift register for signal <U_DLF[0].D_1/D_Line_5_1>.
	Found 9-bit shift register for signal <U_DLF[0].D_1/D_Line_5_0>.
Unit <CpeBPS> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4105
 Flip-Flops                                            : 4105
# Shift Registers                                      : 128
 10-bit shift register                                 : 64
 9-bit shift register                                  : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CpeBPS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 31584
#      GND                         : 1
#      INV                         : 1536
#      LUT2                        : 2255
#      LUT3                        : 5232
#      LUT4                        : 5760
#      LUT5                        : 392
#      LUT6                        : 56
#      MUXCY                       : 8143
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 8192
# FlipFlops/Latches                : 4233
#      FD                          : 8
#      FDE                         : 4209
#      FDRE                        : 16
# Shift Registers                  : 128
#      SRLC16E                     : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 353
#      IBUF                        : 129
#      OBUF                        : 224
# DSPs                             : 320
#      DSP48E1                     : 320

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4217  out of  301440     1%  
 Number of Slice LUTs:                15359  out of  150720    10%  
    Number used as Logic:             15231  out of  150720    10%  
    Number used as Memory:              128  out of  58400     0%  
       Number used as SRL:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  18783
   Number with an unused Flip Flop:   14566  out of  18783    77%  
   Number with an unused LUT:          3424  out of  18783    18%  
   Number of fully used LUT-FF pairs:   793  out of  18783     4%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         354
 Number of bonded IOBs:                 354  out of    600    59%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                    320  out of    768    41%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4681  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.262ns (Maximum Frequency: 70.115MHz)
   Minimum input arrival time before clock: 3.504ns
   Maximum output required time after clock: 0.777ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.262ns (frequency: 70.115MHz)
  Total number of paths / destination ports: 3463111706152 / 18336
-------------------------------------------------------------------------
Delay:               14.262ns (Levels of Logic = 70)
  Source:            U_RAM0/DataOut_7_0 (FF)
  Destination:       U_MAF[7].U_MA/Y_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_RAM0/DataOut_7_0 to U_MAF[7].U_MA/Y_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.375   0.658  U_RAM0/DataOut_7_0 (U_RAM0/DataOut_7_0)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O          33   0.219   0.570  U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[31]_LessThan_1_o_cy<7>)
     LUT3:I2->O            2   0.068   0.644  U_MAF[7].U_MA/Mmux_A[15]_A[31]_mux_1_OUT17 (U_MAF[7].U_MA/A[15]_A[31]_mux_1_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<6>)
     MUXCY:CI->O          19   0.219   0.536  U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[47]_LessThan_4_o_cy<7>)
     LUT5:I4->O            4   0.068   0.658  U_MAF[7].U_MA/Mmux_A[15]_A[47]_mux_4_OUT17 (U_MAF[7].U_MA/A[15]_A[47]_mux_4_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<6>)
     MUXCY:CI->O          35   0.219   0.570  U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[63]_LessThan_7_o_cy<7>)
     LUT3:I2->O            2   0.068   0.644  U_MAF[7].U_MA/Mmux_A[15]_A[63]_mux_7_OUT17 (U_MAF[7].U_MA/A[15]_A[63]_mux_7_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<6>)
     MUXCY:CI->O          20   0.220   0.542  U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[79]_LessThan_10_o_cy<7>)
     LUT5:I4->O            4   0.068   0.658  U_MAF[7].U_MA/Mmux_A[15]_A[79]_mux_10_OUT17 (U_MAF[7].U_MA/A[15]_A[79]_mux_10_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<6>)
     MUXCY:CI->O          36   0.220   0.570  U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[95]_LessThan_13_o_cy<7>)
     LUT3:I2->O            2   0.068   0.644  U_MAF[7].U_MA/Mmux_A[15]_A[95]_mux_13_OUT17 (U_MAF[7].U_MA/A[15]_A[95]_mux_13_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<6>)
     MUXCY:CI->O          20   0.220   0.542  U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[111]_LessThan_16_o_cy<7>)
     LUT5:I4->O            2   0.068   0.644  U_MAF[7].U_MA/Mmux_A[15]_A[111]_mux_16_OUT17 (U_MAF[7].U_MA/A[15]_A[111]_mux_16_OUT<0>)
     LUT4:I0->O            1   0.068   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_lut<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<0> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<1> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<2> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<3> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<4> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<5> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<6> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<6>)
     MUXCY:CI->O           4   0.020   0.000  U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<7> (U_MAF[7].U_MA/Mcompar_A[15]_A[127]_LessThan_19_o_cy<7>)
     MUXCY:CI->O           2   0.099   0.405  U_MAF[7].U_MA/_n0065_cy (U_MAF[7].U_MA/_n0065)
     FDRE:R                    0.434          U_MAF[7].U_MA/Y_1
    ----------------------------------------
    Total                     14.262ns (5.977ns logic, 8.285ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10528 / 10521
-------------------------------------------------------------------------
Offset:              3.504ns (Levels of Logic = 1)
  Source:            Input_im<63> (PAD)
  Destination:       U_EPF[0].U_EP/U_SDist[7].U_SD/U_CM/U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT1 (DSP)
  Destination Clock: clk rising

  Data Path: Input_im<63> to U_EPF[0].U_EP/U_SDist[7].U_SD/U_CM/U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           232   0.003   0.595  Input_im_63_IBUF (Input_im_63_IBUF)
     DSP48E1:D7                2.906          U_EPF[0].U_EP/U_SDist[7].U_SD/U_CM/U_5/Mmult_input1[8]_input2[8]_MuLt_0_OUT1
    ----------------------------------------
    Total                      3.504ns (2.909ns logic, 0.595ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            U_AdrrF[7].U_ROM/Aux_data2_13 (FF)
  Destination:       Output_re<111> (PAD)
  Source Clock:      clk rising

  Data Path: U_AdrrF[7].U_ROM/Aux_data2_13 to Output_re<111>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.375   0.399  U_AdrrF[7].U_ROM/Aux_data2_13 (U_AdrrF[7].U_ROM/Aux_data2_13)
     OBUF:I->O                 0.003          Output_re_111_OBUF (Output_re<111>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.262|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 75.00 secs
Total CPU time to Xst completion: 75.19 secs
 
--> 

Total memory usage is 4937556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  233 (   0 filtered)
Number of infos    :  135 (   0 filtered)

