// Seed: 196394392
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output wand id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    output wand id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12,
    input wor id_13,
    output tri id_14,
    input uwire id_15
);
  assign id_8 = 'b0;
  assign id_0 = id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_0, id_1, id_1, id_0, id_3, id_3, id_3, id_1, id_1, id_3, id_1, id_2, id_3, id_1, id_0
  );
endmodule
