Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 17 13:43:43 2025
| Host         : austen-legion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zynq_CPU_wrapper_control_sets_placed.rpt
| Design       : Zynq_CPU_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                        Enable Signal                        |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                             |                                                             |                1 |              1 |         1.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_1_n_0 | Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0 |                1 |              2 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0              | Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0 |                2 |             11 |         5.50 |
+-------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


