-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_ptr_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_ptr_TVALID : IN STD_LOGIC;
    in_ptr_TREADY : OUT STD_LOGIC;
    in_ptr_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_ptr_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_ptr_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_ptr_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_ptr_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_ptr_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
    InImg_data156_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    InImg_data156_full_n : IN STD_LOGIC;
    InImg_data156_write : OUT STD_LOGIC;
    InImg_cols_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    InImg_cols_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    InImg_cols_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    InImg_cols_c_full_n : IN STD_LOGIC;
    InImg_cols_c_write : OUT STD_LOGIC );
end;


architecture behav of extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal InImg_cols_c_blk_n : STD_LOGIC;
    signal trunc_ln38_1_reg_370 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp41_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp41_reg_379 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln61_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_383 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_6_fu_288_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_6_reg_387 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_idle : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_ready : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_in_ptr_TREADY : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_last_V_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_last_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_idle : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_ready : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_write : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_in_ptr_TREADY : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out_ap_vld : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_axi_data_V_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_axi_data_V_3_out_ap_vld : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_idle : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_ready : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_in_ptr_TREADY : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out_ap_vld : STD_LOGIC;
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out_ap_vld : STD_LOGIC;
    signal axi_last_V_2_reg_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal axi_last_2_lcssa_reg_146 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal axi_data_2_lcssa_reg_157 : STD_LOGIC_VECTOR (15 downto 0);
    signal last_0_lcssa_reg_167 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal axi_data_V_2_fu_92 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal axi_last_V_4_loc_fu_100 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_88 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal start_fu_96 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal regslice_both_in_ptr_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal in_ptr_TVALID_int_regslice : STD_LOGIC;
    signal in_ptr_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_ptr_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_in_ptr_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_in_ptr_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_ptr_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_ptr_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_ptr_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_ptr_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_ptr_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_ptr_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_ptr_V_dest_V_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_ptr_TVALID : IN STD_LOGIC;
        in_ptr_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        in_ptr_TREADY : OUT STD_LOGIC;
        in_ptr_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        axi_data_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_ptr_TVALID : IN STD_LOGIC;
        InImg_data156_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_full_n : IN STD_LOGIC;
        InImg_data156_write : OUT STD_LOGIC;
        start_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        axi_last_V_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln38_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        in_ptr_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        in_ptr_TREADY : OUT STD_LOGIC;
        in_ptr_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        last_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        last_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        axi_data_V_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_ptr_TVALID : IN STD_LOGIC;
        axi_last_2_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_2_lcssa : IN STD_LOGIC_VECTOR (15 downto 0);
        last_0_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        in_ptr_TREADY : OUT STD_LOGIC;
        in_ptr_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        in_ptr_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_ptr_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_4_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        axi_data_V_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component extractEFrames_accel_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179 : component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start,
        ap_done => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done,
        ap_idle => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_idle,
        ap_ready => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_ready,
        in_ptr_TVALID => in_ptr_TVALID_int_regslice,
        in_ptr_TDATA => in_ptr_TDATA_int_regslice,
        in_ptr_TREADY => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_in_ptr_TREADY,
        in_ptr_TKEEP => in_ptr_TKEEP_int_regslice,
        in_ptr_TSTRB => in_ptr_TSTRB_int_regslice,
        in_ptr_TUSER => in_ptr_TUSER_int_regslice,
        in_ptr_TLAST => in_ptr_TLAST_int_regslice,
        in_ptr_TID => in_ptr_TID_int_regslice,
        in_ptr_TDEST => in_ptr_TDEST_int_regslice,
        axi_last_V_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_last_V_out,
        axi_last_V_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_last_V_out_ap_vld,
        axi_data_V_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out,
        axi_data_V_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out_ap_vld);

    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199 : component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start,
        ap_done => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done,
        ap_idle => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_idle,
        ap_ready => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_ready,
        in_ptr_TVALID => in_ptr_TVALID_int_regslice,
        InImg_data156_din => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_din,
        InImg_data156_num_data_valid => ap_const_lv3_0,
        InImg_data156_fifo_cap => ap_const_lv3_0,
        InImg_data156_full_n => InImg_data156_full_n,
        InImg_data156_write => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_write,
        start_2 => start_fu_96,
        axi_data_V_2 => axi_data_V_2_fu_92,
        axi_last_V_2 => axi_last_V_2_reg_136,
        trunc_ln38_1 => trunc_ln38_1_reg_370,
        in_ptr_TDATA => in_ptr_TDATA_int_regslice,
        in_ptr_TREADY => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_in_ptr_TREADY,
        in_ptr_TKEEP => in_ptr_TKEEP_int_regslice,
        in_ptr_TSTRB => in_ptr_TSTRB_int_regslice,
        in_ptr_TUSER => in_ptr_TUSER_int_regslice,
        in_ptr_TLAST => in_ptr_TLAST_int_regslice,
        in_ptr_TID => in_ptr_TID_int_regslice,
        in_ptr_TDEST => in_ptr_TDEST_int_regslice,
        last_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out,
        last_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out_ap_vld,
        axi_data_V_3_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_axi_data_V_3_out,
        axi_data_V_3_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_axi_data_V_3_out_ap_vld);

    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226 : component extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start,
        ap_done => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done,
        ap_idle => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_idle,
        ap_ready => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_ready,
        in_ptr_TVALID => in_ptr_TVALID_int_regslice,
        axi_last_2_lcssa => axi_last_2_lcssa_reg_146,
        axi_data_2_lcssa => axi_data_2_lcssa_reg_157,
        last_0_lcssa => last_0_lcssa_reg_167,
        in_ptr_TDATA => in_ptr_TDATA_int_regslice,
        in_ptr_TREADY => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_in_ptr_TREADY,
        in_ptr_TKEEP => in_ptr_TKEEP_int_regslice,
        in_ptr_TSTRB => in_ptr_TSTRB_int_regslice,
        in_ptr_TUSER => in_ptr_TUSER_int_regslice,
        in_ptr_TLAST => in_ptr_TLAST_int_regslice,
        in_ptr_TID => in_ptr_TID_int_regslice,
        in_ptr_TDEST => in_ptr_TDEST_int_regslice,
        axi_last_V_4_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out,
        axi_last_V_4_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out_ap_vld,
        axi_data_V_4_out => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out,
        axi_data_V_4_out_ap_vld => grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out_ap_vld);

    regslice_both_in_ptr_V_data_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TDATA,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_data_V_U_ack_in,
        data_out => in_ptr_TDATA_int_regslice,
        vld_out => in_ptr_TVALID_int_regslice,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_data_V_U_apdone_blk);

    regslice_both_in_ptr_V_keep_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TKEEP,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_keep_V_U_ack_in,
        data_out => in_ptr_TKEEP_int_regslice,
        vld_out => regslice_both_in_ptr_V_keep_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_keep_V_U_apdone_blk);

    regslice_both_in_ptr_V_strb_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TSTRB,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_strb_V_U_ack_in,
        data_out => in_ptr_TSTRB_int_regslice,
        vld_out => regslice_both_in_ptr_V_strb_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_strb_V_U_apdone_blk);

    regslice_both_in_ptr_V_user_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TUSER,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_user_V_U_ack_in,
        data_out => in_ptr_TUSER_int_regslice,
        vld_out => regslice_both_in_ptr_V_user_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_user_V_U_apdone_blk);

    regslice_both_in_ptr_V_last_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TLAST,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_last_V_U_ack_in,
        data_out => in_ptr_TLAST_int_regslice,
        vld_out => regslice_both_in_ptr_V_last_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_last_V_U_apdone_blk);

    regslice_both_in_ptr_V_id_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TID,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_id_V_U_ack_in,
        data_out => in_ptr_TID_int_regslice,
        vld_out => regslice_both_in_ptr_V_id_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_id_V_U_apdone_blk);

    regslice_both_in_ptr_V_dest_V_U : component extractEFrames_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_ptr_TDEST,
        vld_in => in_ptr_TVALID,
        ack_in => regslice_both_in_ptr_V_dest_V_U_ack_in,
        data_out => in_ptr_TDEST_int_regslice,
        vld_out => regslice_both_in_ptr_V_dest_V_U_vld_out,
        ack_out => in_ptr_TREADY_int_regslice,
        apdone_blk => regslice_both_in_ptr_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln61_reg_383 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln61_reg_383 = ap_const_lv1_0) and (cmp41_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_ready = ap_const_logic_1)) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_ready = ap_const_logic_1)) then 
                    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_2_lcssa_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_reg_383 = ap_const_lv1_0) and (cmp41_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                axi_data_2_lcssa_reg_157 <= axi_data_V_2_fu_92;
            elsif (((cmp41_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                axi_data_2_lcssa_reg_157 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_axi_data_V_3_out;
            end if; 
        end if;
    end process;

    axi_data_V_2_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out_ap_vld = ap_const_logic_1))) then 
                axi_data_V_2_fu_92 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_data_V_4_out;
            elsif (((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                axi_data_V_2_fu_92 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_data_V_out;
            end if; 
        end if;
    end process;

    axi_last_2_lcssa_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_reg_383 = ap_const_lv1_0) and (cmp41_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                axi_last_2_lcssa_reg_146 <= axi_last_V_2_reg_136;
            elsif (((cmp41_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                axi_last_2_lcssa_reg_146 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out;
            end if; 
        end if;
    end process;

    axi_last_V_2_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                axi_last_V_2_reg_136 <= axi_last_V_4_loc_fu_100;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axi_last_V_2_reg_136 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_axi_last_V_out;
            end if; 
        end if;
    end process;

    i_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_88 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_fu_88 <= i_6_reg_387;
            end if; 
        end if;
    end process;

    last_0_lcssa_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_reg_383 = ap_const_lv1_0) and (cmp41_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                last_0_lcssa_reg_167 <= ap_const_lv1_0;
            elsif (((cmp41_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                last_0_lcssa_reg_167 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_last_out;
            end if; 
        end if;
    end process;

    start_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                start_fu_96 <= ap_const_lv1_1;
            elsif (((cmp41_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                start_fu_96 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out_ap_vld = ap_const_logic_1))) then
                axi_last_V_4_loc_fu_100 <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_axi_last_V_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                cmp41_reg_379 <= cmp41_fu_275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_6_reg_387 <= i_6_fu_288_p2;
                icmp_ln61_reg_383 <= icmp_ln61_fu_283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln38_1_reg_370 <= p_read1(11 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, InImg_cols_c_full_n, cmp41_reg_379, icmp_ln61_reg_383, grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done, grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done, grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln61_reg_383 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln61_reg_383 = ap_const_lv1_0) and (cmp41_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    InImg_cols_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, InImg_cols_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            InImg_cols_c_blk_n <= InImg_cols_c_full_n;
        else 
            InImg_cols_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    InImg_cols_c_din <= p_read1;

    InImg_cols_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, InImg_cols_c_full_n)
    begin
        if ((not(((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            InImg_cols_c_write <= ap_const_logic_1;
        else 
            InImg_cols_c_write <= ap_const_logic_0;
        end if; 
    end process;

    InImg_data156_din <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_din;

    InImg_data156_write_assign_proc : process(grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            InImg_data156_write <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_InImg_data156_write;
        else 
            InImg_data156_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done)
    begin
        if ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, InImg_cols_c_full_n)
    begin
        if (((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done)
    begin
        if ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done)
    begin
        if ((grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, InImg_cols_c_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = InImg_cols_c_full_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln61_reg_383, ap_CS_fsm_state6)
    begin
        if (((icmp_ln61_reg_383 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln61_reg_383, ap_CS_fsm_state6)
    begin
        if (((icmp_ln61_reg_383 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp41_fu_275_p2 <= "1" when (trunc_ln38_1_reg_370 = ap_const_lv11_0) else "0";
    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_ap_start_reg;
    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_ap_start_reg;
    grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_ap_start_reg;
    i_6_fu_288_p2 <= std_logic_vector(unsigned(i_fu_88) + unsigned(ap_const_lv13_1));
    icmp_ln61_fu_283_p2 <= "1" when (i_fu_88 = p_read) else "0";
    in_ptr_TREADY <= regslice_both_in_ptr_V_data_V_U_ack_in;

    in_ptr_TREADY_int_regslice_assign_proc : process(grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_in_ptr_TREADY, grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_in_ptr_TREADY, grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_in_ptr_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_ptr_TREADY_int_regslice <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt_fu_226_in_ptr_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_ptr_TREADY_int_regslice <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat_fu_199_in_ptr_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_ptr_TREADY_int_regslice <= grp_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt_fu_179_in_ptr_TREADY;
        else 
            in_ptr_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
