// Seed: 850031747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_5 = id_5[1], id_6;
  assign id_2 = 1;
  wire id_7;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9
);
  tri id_11;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
