
Arduino.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000fe  00800200  000014d4  00001568  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000023  008002fe  008002fe  00001666  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001666  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  000016c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000023ed  00000000  00000000  000019a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010bb  00000000  00000000  00003d8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000170c  00000000  00000000  00004e4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000690  00000000  00000000  00006558  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008d1  00000000  00000000  00006be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000159b  00000000  00000000  000074b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000280  00000000  00000000  00008a54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	7f c1       	rjmp	.+766    	; 0x30c <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	46 c3       	rjmp	.+1676   	; 0x72a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b0 03       	fmuls	r19, r16
      e6:	02 04       	cpc	r0, r2
      e8:	02 04       	cpc	r0, r2
      ea:	02 04       	cpc	r0, r2
      ec:	02 04       	cpc	r0, r2
      ee:	02 04       	cpc	r0, r2
      f0:	02 04       	cpc	r0, r2
      f2:	02 04       	cpc	r0, r2
      f4:	b0 03       	fmuls	r19, r16
      f6:	02 04       	cpc	r0, r2
      f8:	02 04       	cpc	r0, r2
      fa:	02 04       	cpc	r0, r2
      fc:	02 04       	cpc	r0, r2
      fe:	02 04       	cpc	r0, r2
     100:	02 04       	cpc	r0, r2
     102:	02 04       	cpc	r0, r2
     104:	b2 03       	fmuls	r19, r18
     106:	02 04       	cpc	r0, r2
     108:	02 04       	cpc	r0, r2
     10a:	02 04       	cpc	r0, r2
     10c:	02 04       	cpc	r0, r2
     10e:	02 04       	cpc	r0, r2
     110:	02 04       	cpc	r0, r2
     112:	02 04       	cpc	r0, r2
     114:	02 04       	cpc	r0, r2
     116:	02 04       	cpc	r0, r2
     118:	02 04       	cpc	r0, r2
     11a:	02 04       	cpc	r0, r2
     11c:	02 04       	cpc	r0, r2
     11e:	02 04       	cpc	r0, r2
     120:	02 04       	cpc	r0, r2
     122:	02 04       	cpc	r0, r2
     124:	b2 03       	fmuls	r19, r18
     126:	02 04       	cpc	r0, r2
     128:	02 04       	cpc	r0, r2
     12a:	02 04       	cpc	r0, r2
     12c:	02 04       	cpc	r0, r2
     12e:	02 04       	cpc	r0, r2
     130:	02 04       	cpc	r0, r2
     132:	02 04       	cpc	r0, r2
     134:	02 04       	cpc	r0, r2
     136:	02 04       	cpc	r0, r2
     138:	02 04       	cpc	r0, r2
     13a:	02 04       	cpc	r0, r2
     13c:	02 04       	cpc	r0, r2
     13e:	02 04       	cpc	r0, r2
     140:	02 04       	cpc	r0, r2
     142:	02 04       	cpc	r0, r2
     144:	fe 03       	fmulsu	r23, r22
     146:	02 04       	cpc	r0, r2
     148:	02 04       	cpc	r0, r2
     14a:	02 04       	cpc	r0, r2
     14c:	02 04       	cpc	r0, r2
     14e:	02 04       	cpc	r0, r2
     150:	02 04       	cpc	r0, r2
     152:	02 04       	cpc	r0, r2
     154:	db 03       	fmulsu	r21, r19
     156:	02 04       	cpc	r0, r2
     158:	02 04       	cpc	r0, r2
     15a:	02 04       	cpc	r0, r2
     15c:	02 04       	cpc	r0, r2
     15e:	02 04       	cpc	r0, r2
     160:	02 04       	cpc	r0, r2
     162:	02 04       	cpc	r0, r2
     164:	02 04       	cpc	r0, r2
     166:	02 04       	cpc	r0, r2
     168:	02 04       	cpc	r0, r2
     16a:	02 04       	cpc	r0, r2
     16c:	02 04       	cpc	r0, r2
     16e:	02 04       	cpc	r0, r2
     170:	02 04       	cpc	r0, r2
     172:	02 04       	cpc	r0, r2
     174:	cf 03       	fmulsu	r20, r23
     176:	02 04       	cpc	r0, r2
     178:	02 04       	cpc	r0, r2
     17a:	02 04       	cpc	r0, r2
     17c:	02 04       	cpc	r0, r2
     17e:	02 04       	cpc	r0, r2
     180:	02 04       	cpc	r0, r2
     182:	02 04       	cpc	r0, r2
     184:	ed 03       	fmulsu	r22, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ed       	ldi	r30, 0xD4	; 212
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3f       	cpi	r26, 0xFE	; 254
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae ef       	ldi	r26, 0xFE	; 254
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 32       	cpi	r26, 0x21	; 33
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	33 d0       	rcall	.+102    	; 0x228 <main>
     1c2:	0c 94 68 0a 	jmp	0x14d0	; 0x14d0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_read>:

uint16_t ADC_read() {
	
	uint16_t data = 0;
	//Read from ADC2
	set_bit(ADMUX, MUX1);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	82 60       	ori	r24, 0x02	; 2
     1d0:	80 83       	st	Z, r24
	// Start conversion
	set_bit(ADCSRA,ADSC);
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	// Wait for conversion complete
	loop_until_bit_is_set(ADCSRA,ADIF);
     1dc:	80 81       	ld	r24, Z
     1de:	84 ff       	sbrs	r24, 4
     1e0:	fd cf       	rjmp	.-6      	; 0x1dc <ADC_read+0x14>
	// Read data
	uint8_t data_low = ADCL;
     1e2:	20 91 78 00 	lds	r18, 0x0078
	uint16_t data_high = ADCH;
     1e6:	80 91 79 00 	lds	r24, 0x0079
     1ea:	90 e0       	ldi	r25, 0x00	; 0
	data = data_low + data_high*0b100000000;
     1ec:	98 2f       	mov	r25, r24
     1ee:	88 27       	eor	r24, r24
	
	return data;
     1f0:	82 0f       	add	r24, r18
     1f2:	91 1d       	adc	r25, r1
     1f4:	08 95       	ret

000001f6 <ADC_init>:
#include "bit_macros.h"
#include "ADC.h"

void ADC_init() {
	// Set pin A2 to input
	clear_bit(DDRF, PF2);
     1f6:	82 98       	cbi	0x10, 2	; 16
	
	// Enable ADC
	set_bit(ADCSRA, ADEN);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 68       	ori	r24, 0x80	; 128
     200:	80 83       	st	Z, r24
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     202:	80 81       	ld	r24, Z
     204:	81 60       	ori	r24, 0x01	; 1
     206:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     208:	80 81       	ld	r24, Z
     20a:	82 60       	ori	r24, 0x02	; 2
     20c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     20e:	80 81       	ld	r24, Z
     210:	84 60       	ori	r24, 0x04	; 4
     212:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     214:	ec e7       	ldi	r30, 0x7C	; 124
     216:	f0 e0       	ldi	r31, 0x00	; 0
     218:	80 81       	ld	r24, Z
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     21e:	80 81       	ld	r24, Z
     220:	80 64       	ori	r24, 0x40	; 64
     222:	80 83       	st	Z, r24
	
	ADC_read();
     224:	d1 cf       	rjmp	.-94     	; 0x1c8 <ADC_read>
     226:	08 95       	ret

00000228 <main>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     228:	87 e8       	ldi	r24, 0x87	; 135
     22a:	93 e1       	ldi	r25, 0x13	; 19
     22c:	01 97       	sbiw	r24, 0x01	; 1
     22e:	f1 f7       	brne	.-4      	; 0x22c <main+0x4>
     230:	00 c0       	rjmp	.+0      	; 0x232 <main+0xa>
     232:	00 00       	nop
}
int main(void)
{
	unsigned long clockspeed = F_CPU;
	_delay_ms(20);
	UART_init(clockspeed);
     234:	60 e0       	ldi	r22, 0x00	; 0
     236:	74 e2       	ldi	r23, 0x24	; 36
     238:	84 ef       	ldi	r24, 0xF4	; 244
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	0c d3       	rcall	.+1560   	; 0x856 <UART_init>
	
	can_init(MODE_NORMAL);
     23e:	80 e0       	ldi	r24, 0x00	; 0
     240:	79 d0       	rcall	.+242    	; 0x334 <can_init>
	PWM_init(0.02, clockspeed);
     242:	20 e0       	ldi	r18, 0x00	; 0
     244:	34 e2       	ldi	r19, 0x24	; 36
     246:	44 ef       	ldi	r20, 0xF4	; 244
     248:	50 e0       	ldi	r21, 0x00	; 0
     24a:	6a e0       	ldi	r22, 0x0A	; 10
     24c:	77 ed       	ldi	r23, 0xD7	; 215
     24e:	83 ea       	ldi	r24, 0xA3	; 163
     250:	9c e3       	ldi	r25, 0x3C	; 60
     252:	ea d1       	rcall	.+980    	; 0x628 <PWM_init>
	printf("NY START!!!!!\r\n");
     254:	89 e4       	ldi	r24, 0x49	; 73
     256:	92 e0       	ldi	r25, 0x02	; 2
     258:	32 d5       	rcall	.+2660   	; 0xcbe <puts>
	servo_init(clockspeed);
     25a:	60 e0       	ldi	r22, 0x00	; 0
     25c:	74 e2       	ldi	r23, 0x24	; 36
     25e:	84 ef       	ldi	r24, 0xF4	; 244
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	2a d2       	rcall	.+1108   	; 0x6b8 <servo_init>
	IR_init();
     264:	ec d0       	rcall	.+472    	; 0x43e <IR_init>
	ADC_init();
     266:	c7 df       	rcall	.-114    	; 0x1f6 <ADC_init>
	DAC_init();
     268:	d4 d0       	rcall	.+424    	; 0x412 <DAC_init>
	motor_init();
     26a:	81 d1       	rcall	.+770    	; 0x56e <motor_init>
	uint16_t encoder;
	while(1)
	{

		encoder = motor_read_rotation(0);
		printf(" Encoder val = %d \r\n",encoder);
     26c:	08 e5       	ldi	r16, 0x58	; 88
     26e:	12 e0       	ldi	r17, 0x02	; 2
		set_bit(PORTH,PH4);
     270:	c2 e0       	ldi	r28, 0x02	; 2
     272:	d1 e0       	ldi	r29, 0x01	; 1
			
	uint16_t encoder;
	while(1)
	{

		encoder = motor_read_rotation(0);
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	2e d1       	rcall	.+604    	; 0x4d4 <motor_read_rotation>
		printf(" Encoder val = %d \r\n",encoder);
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	1f 93       	push	r17
     27e:	0f 93       	push	r16
     280:	0d d5       	rcall	.+2586   	; 0xc9c <printf>
		set_bit(PORTH,PH4);
     282:	88 81       	ld	r24, Y
     284:	80 61       	ori	r24, 0x10	; 16
     286:	88 83       	st	Y, r24
		set_bit(PORTH,PH1);
     288:	88 81       	ld	r24, Y
     28a:	82 60       	ori	r24, 0x02	; 2
     28c:	88 83       	st	Y, r24
		DAC_send(0b01000000); // slowest speed 0b01000000
     28e:	80 e4       	ldi	r24, 0x40	; 64
     290:	c3 d0       	rcall	.+390    	; 0x418 <DAC_send>
     292:	9f eb       	ldi	r25, 0xBF	; 191
     294:	26 ec       	ldi	r18, 0xC6	; 198
     296:	8d e2       	ldi	r24, 0x2D	; 45
     298:	91 50       	subi	r25, 0x01	; 1
     29a:	20 40       	sbci	r18, 0x00	; 0
     29c:	80 40       	sbci	r24, 0x00	; 0
     29e:	e1 f7       	brne	.-8      	; 0x298 <main+0x70>
     2a0:	00 c0       	rjmp	.+0      	; 0x2a2 <main+0x7a>
     2a2:	00 00       	nop
		_delay_ms(15000);
		clear_bit(PORTH,PH4);
     2a4:	88 81       	ld	r24, Y
     2a6:	8f 7e       	andi	r24, 0xEF	; 239
     2a8:	88 83       	st	Y, r24
     2aa:	9f e9       	ldi	r25, 0x9F	; 159
     2ac:	26 e8       	ldi	r18, 0x86	; 134
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	91 50       	subi	r25, 0x01	; 1
     2b2:	20 40       	sbci	r18, 0x00	; 0
     2b4:	80 40       	sbci	r24, 0x00	; 0
     2b6:	e1 f7       	brne	.-8      	; 0x2b0 <main+0x88>
     2b8:	00 c0       	rjmp	.+0      	; 0x2ba <main+0x92>
     2ba:	00 00       	nop
		_delay_ms(500);
		encoder = motor_read_rotation(0);
     2bc:	80 e0       	ldi	r24, 0x00	; 0
     2be:	0a d1       	rcall	.+532    	; 0x4d4 <motor_read_rotation>
		printf(" Encoder val = %d \r\n",encoder);
     2c0:	9f 93       	push	r25
     2c2:	8f 93       	push	r24
     2c4:	1f 93       	push	r17
     2c6:	0f 93       	push	r16
     2c8:	e9 d4       	rcall	.+2514   	; 0xc9c <printf>
     2ca:	9f eb       	ldi	r25, 0xBF	; 191
     2cc:	26 ec       	ldi	r18, 0xC6	; 198
     2ce:	8d e2       	ldi	r24, 0x2D	; 45
     2d0:	91 50       	subi	r25, 0x01	; 1
     2d2:	20 40       	sbci	r18, 0x00	; 0
     2d4:	80 40       	sbci	r24, 0x00	; 0
     2d6:	e1 f7       	brne	.-8      	; 0x2d0 <main+0xa8>
     2d8:	00 c0       	rjmp	.+0      	; 0x2da <main+0xb2>
     2da:	00 00       	nop
		_delay_ms(15000);
		set_bit(PORTH,PH4);
     2dc:	88 81       	ld	r24, Y
     2de:	80 61       	ori	r24, 0x10	; 16
     2e0:	88 83       	st	Y, r24
		clear_bit(PORTH,PH1);
     2e2:	88 81       	ld	r24, Y
     2e4:	8d 7f       	andi	r24, 0xFD	; 253
     2e6:	88 83       	st	Y, r24
     2e8:	9f eb       	ldi	r25, 0xBF	; 191
     2ea:	26 ec       	ldi	r18, 0xC6	; 198
     2ec:	8d e2       	ldi	r24, 0x2D	; 45
     2ee:	91 50       	subi	r25, 0x01	; 1
     2f0:	20 40       	sbci	r18, 0x00	; 0
     2f2:	80 40       	sbci	r24, 0x00	; 0
     2f4:	e1 f7       	brne	.-8      	; 0x2ee <main+0xc6>
     2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <main+0xd0>
     2f8:	00 00       	nop
     2fa:	8d b7       	in	r24, 0x3d	; 61
     2fc:	9e b7       	in	r25, 0x3e	; 62
     2fe:	08 96       	adiw	r24, 0x08	; 8
     300:	0f b6       	in	r0, 0x3f	; 63
     302:	f8 94       	cli
     304:	9e bf       	out	0x3e, r25	; 62
     306:	0f be       	out	0x3f, r0	; 63
     308:	8d bf       	out	0x3d, r24	; 61
     30a:	b4 cf       	rjmp	.-152    	; 0x274 <main+0x4c>

0000030c <__vector_3>:
     30c:	1f 92       	push	r1
     30e:	0f 92       	push	r0
     310:	0f b6       	in	r0, 0x3f	; 63
     312:	0f 92       	push	r0
     314:	11 24       	eor	r1, r1
     316:	8f 93       	push	r24
     318:	9f 93       	push	r25
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	90 93 ff 02 	sts	0x02FF, r25
     322:	80 93 fe 02 	sts	0x02FE, r24
     326:	9f 91       	pop	r25
     328:	8f 91       	pop	r24
     32a:	0f 90       	pop	r0
     32c:	0f be       	out	0x3f, r0	; 63
     32e:	0f 90       	pop	r0
     330:	1f 90       	pop	r1
     332:	18 95       	reti

00000334 <can_init>:
     334:	3e d0       	rcall	.+124    	; 0x3b2 <mcp_2515_init>
     336:	63 e0       	ldi	r22, 0x03	; 3
     338:	8b e2       	ldi	r24, 0x2B	; 43
     33a:	28 d0       	rcall	.+80     	; 0x38c <mcp_2515_write>
     33c:	f8 94       	cli
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	80 62       	ori	r24, 0x20	; 32
     346:	80 83       	st	Z, r24
     348:	80 81       	ld	r24, Z
     34a:	8f 7e       	andi	r24, 0xEF	; 239
     34c:	80 83       	st	Z, r24
     34e:	ea 9a       	sbi	0x1d, 2	; 29
     350:	78 94       	sei
     352:	08 95       	ret

00000354 <mcp_activate_slave>:
     354:	2f 98       	cbi	0x05, 7	; 5
     356:	08 95       	ret

00000358 <mcp_deactivate_slave>:
     358:	2f 9a       	sbi	0x05, 7	; 5
     35a:	08 95       	ret

0000035c <mcp_2515_reset>:
     35c:	fb df       	rcall	.-10     	; 0x354 <mcp_activate_slave>
     35e:	80 ec       	ldi	r24, 0xC0	; 192
     360:	9e d2       	rcall	.+1340   	; 0x89e <SPI_write>
     362:	fa df       	rcall	.-12     	; 0x358 <mcp_deactivate_slave>
     364:	83 ec       	ldi	r24, 0xC3	; 195
     366:	99 e0       	ldi	r25, 0x09	; 9
     368:	01 97       	sbiw	r24, 0x01	; 1
     36a:	f1 f7       	brne	.-4      	; 0x368 <mcp_2515_reset+0xc>
     36c:	00 c0       	rjmp	.+0      	; 0x36e <mcp_2515_reset+0x12>
     36e:	00 00       	nop
     370:	08 95       	ret

00000372 <mcp_2515_read>:
     372:	cf 93       	push	r28
     374:	c8 2f       	mov	r28, r24
     376:	ee df       	rcall	.-36     	; 0x354 <mcp_activate_slave>
     378:	83 e0       	ldi	r24, 0x03	; 3
     37a:	91 d2       	rcall	.+1314   	; 0x89e <SPI_write>
     37c:	8c 2f       	mov	r24, r28
     37e:	8f d2       	rcall	.+1310   	; 0x89e <SPI_write>
     380:	93 d2       	rcall	.+1318   	; 0x8a8 <SPI_read>
     382:	c8 2f       	mov	r28, r24
     384:	e9 df       	rcall	.-46     	; 0x358 <mcp_deactivate_slave>
     386:	8c 2f       	mov	r24, r28
     388:	cf 91       	pop	r28
     38a:	08 95       	ret

0000038c <mcp_2515_write>:
     38c:	cf 93       	push	r28
     38e:	df 93       	push	r29
     390:	d8 2f       	mov	r29, r24
     392:	c6 2f       	mov	r28, r22
     394:	df df       	rcall	.-66     	; 0x354 <mcp_activate_slave>
     396:	82 e0       	ldi	r24, 0x02	; 2
     398:	82 d2       	rcall	.+1284   	; 0x89e <SPI_write>
     39a:	8d 2f       	mov	r24, r29
     39c:	80 d2       	rcall	.+1280   	; 0x89e <SPI_write>
     39e:	8c 2f       	mov	r24, r28
     3a0:	7e d2       	rcall	.+1276   	; 0x89e <SPI_write>
     3a2:	da df       	rcall	.-76     	; 0x358 <mcp_deactivate_slave>
     3a4:	df 91       	pop	r29
     3a6:	cf 91       	pop	r28
     3a8:	08 95       	ret

000003aa <mcp_2515_set_mode>:
     3aa:	68 2f       	mov	r22, r24
     3ac:	8f e0       	ldi	r24, 0x0F	; 15
     3ae:	ee cf       	rjmp	.-36     	; 0x38c <mcp_2515_write>
     3b0:	08 95       	ret

000003b2 <mcp_2515_init>:
     3b2:	cf 93       	push	r28
     3b4:	c8 2f       	mov	r28, r24
     3b6:	6d d2       	rcall	.+1242   	; 0x892 <SPI_init>
     3b8:	d1 df       	rcall	.-94     	; 0x35c <mcp_2515_reset>
     3ba:	8e e0       	ldi	r24, 0x0E	; 14
     3bc:	da df       	rcall	.-76     	; 0x372 <mcp_2515_read>
     3be:	80 7e       	andi	r24, 0xE0	; 224
     3c0:	80 38       	cpi	r24, 0x80	; 128
     3c2:	69 f0       	breq	.+26     	; 0x3de <mcp_2515_init+0x2c>
     3c4:	1f 92       	push	r1
     3c6:	8f 93       	push	r24
     3c8:	8d e6       	ldi	r24, 0x6D	; 109
     3ca:	92 e0       	ldi	r25, 0x02	; 2
     3cc:	9f 93       	push	r25
     3ce:	8f 93       	push	r24
     3d0:	65 d4       	rcall	.+2250   	; 0xc9c <printf>
     3d2:	0f 90       	pop	r0
     3d4:	0f 90       	pop	r0
     3d6:	0f 90       	pop	r0
     3d8:	0f 90       	pop	r0
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	18 c0       	rjmp	.+48     	; 0x40e <mcp_2515_init+0x5c>
     3de:	8c 2f       	mov	r24, r28
     3e0:	e4 df       	rcall	.-56     	; 0x3aa <mcp_2515_set_mode>
     3e2:	8e e0       	ldi	r24, 0x0E	; 14
     3e4:	c6 df       	rcall	.-116    	; 0x372 <mcp_2515_read>
     3e6:	80 7e       	andi	r24, 0xE0	; 224
     3e8:	8c 17       	cp	r24, r28
     3ea:	81 f0       	breq	.+32     	; 0x40c <mcp_2515_init+0x5a>
     3ec:	1f 92       	push	r1
     3ee:	8f 93       	push	r24
     3f0:	87 eb       	ldi	r24, 0xB7	; 183
     3f2:	92 e0       	ldi	r25, 0x02	; 2
     3f4:	9f 93       	push	r25
     3f6:	8f 93       	push	r24
     3f8:	51 d4       	rcall	.+2210   	; 0xc9c <printf>
     3fa:	8b ef       	ldi	r24, 0xFB	; 251
     3fc:	92 e0       	ldi	r25, 0x02	; 2
     3fe:	5f d4       	rcall	.+2238   	; 0xcbe <puts>
     400:	0f 90       	pop	r0
     402:	0f 90       	pop	r0
     404:	0f 90       	pop	r0
     406:	0f 90       	pop	r0
     408:	81 e0       	ldi	r24, 0x01	; 1
     40a:	01 c0       	rjmp	.+2      	; 0x40e <mcp_2515_init+0x5c>
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	cf 91       	pop	r28
     410:	08 95       	ret

00000412 <DAC_init>:
#include <stdint.h>
#include <avr/interrupt.h>
#include "TWI_Master.h"

void DAC_init() {
	sei();
     412:	78 94       	sei
	TWI_Master_Initialise();
     414:	5e c1       	rjmp	.+700    	; 0x6d2 <TWI_Master_Initialise>
     416:	08 95       	ret

00000418 <DAC_send>:
}

void DAC_send(uint8_t data) {
     418:	cf 93       	push	r28
     41a:	df 93       	push	r29
     41c:	00 d0       	rcall	.+0      	; 0x41e <DAC_send+0x6>
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     422:	90 e5       	ldi	r25, 0x50	; 80
     424:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     426:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     428:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     42a:	63 e0       	ldi	r22, 0x03	; 3
     42c:	ce 01       	movw	r24, r28
     42e:	01 96       	adiw	r24, 0x01	; 1
     430:	5a d1       	rcall	.+692    	; 0x6e6 <TWI_Start_Transceiver_With_Data>
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <IR_init>:
uint8_t read_index = 0;
uint16_t total = 0;
static uint8_t enemys;
bool hasBeen0 = false;

void IR_init() {
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
	ADC_init();
     442:	d9 de       	rcall	.-590    	; 0x1f6 <ADC_init>
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     444:	90 91 06 02 	lds	r25, 0x0206
     448:	99 23       	and	r25, r25
     44a:	41 f0       	breq	.+16     	; 0x45c <IR_init+0x1e>
     44c:	ed e0       	ldi	r30, 0x0D	; 13
     44e:	f3 e0       	ldi	r31, 0x03	; 3
     450:	80 e0       	ldi	r24, 0x00	; 0
		readings[this_reading] = 0;
     452:	11 92       	st	Z+, r1
     454:	11 92       	st	Z+, r1
bool hasBeen0 = false;

void IR_init() {
	ADC_init();
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     456:	8f 5f       	subi	r24, 0xFF	; 255
     458:	89 17       	cp	r24, r25
     45a:	d8 f3       	brcs	.-10     	; 0x452 <IR_init+0x14>
		readings[this_reading] = 0;
	}
	
	readings[read_index] = ADC_read();
     45c:	c0 91 03 03 	lds	r28, 0x0303
     460:	d0 e0       	ldi	r29, 0x00	; 0
     462:	b2 de       	rcall	.-668    	; 0x1c8 <ADC_read>
     464:	cc 0f       	add	r28, r28
     466:	dd 1f       	adc	r29, r29
     468:	c3 5f       	subi	r28, 0xF3	; 243
     46a:	dc 4f       	sbci	r29, 0xFC	; 252
     46c:	99 83       	std	Y+1, r25	; 0x01
     46e:	88 83       	st	Y, r24
	total = readings[read_index];
     470:	e0 91 03 03 	lds	r30, 0x0303
     474:	f0 e0       	ldi	r31, 0x00	; 0
     476:	ee 0f       	add	r30, r30
     478:	ff 1f       	adc	r31, r31
     47a:	e3 5f       	subi	r30, 0xF3	; 243
     47c:	fc 4f       	sbci	r31, 0xFC	; 252
     47e:	80 81       	ld	r24, Z
     480:	91 81       	ldd	r25, Z+1	; 0x01
     482:	90 93 02 03 	sts	0x0302, r25
     486:	80 93 01 03 	sts	0x0301, r24
	enemys = 0;
     48a:	10 92 00 03 	sts	0x0300, r1
}
     48e:	df 91       	pop	r29
     490:	cf 91       	pop	r28
     492:	08 95       	ret

00000494 <motor_reset_encoder>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     494:	e2 e0       	ldi	r30, 0x02	; 2
     496:	f1 e0       	ldi	r31, 0x01	; 1
     498:	80 81       	ld	r24, Z
     49a:	8f 7b       	andi	r24, 0xBF	; 191
     49c:	80 83       	st	Z, r24
     49e:	8f e1       	ldi	r24, 0x1F	; 31
     4a0:	93 e0       	ldi	r25, 0x03	; 3
     4a2:	01 97       	sbiw	r24, 0x01	; 1
     4a4:	f1 f7       	brne	.-4      	; 0x4a2 <motor_reset_encoder+0xe>
     4a6:	00 c0       	rjmp	.+0      	; 0x4a8 <motor_reset_encoder+0x14>
     4a8:	00 00       	nop
     4aa:	80 81       	ld	r24, Z
     4ac:	80 64       	ori	r24, 0x40	; 64
     4ae:	80 83       	st	Z, r24
     4b0:	08 95       	ret

000004b2 <motor_set_direction>:
     4b2:	88 23       	and	r24, r24
     4b4:	19 f0       	breq	.+6      	; 0x4bc <motor_set_direction+0xa>
     4b6:	81 30       	cpi	r24, 0x01	; 1
     4b8:	39 f0       	breq	.+14     	; 0x4c8 <motor_set_direction+0x16>
     4ba:	08 95       	ret
     4bc:	e2 e0       	ldi	r30, 0x02	; 2
     4be:	f1 e0       	ldi	r31, 0x01	; 1
     4c0:	80 81       	ld	r24, Z
     4c2:	8d 7f       	andi	r24, 0xFD	; 253
     4c4:	80 83       	st	Z, r24
     4c6:	08 95       	ret
     4c8:	e2 e0       	ldi	r30, 0x02	; 2
     4ca:	f1 e0       	ldi	r31, 0x01	; 1
     4cc:	80 81       	ld	r24, Z
     4ce:	82 60       	ori	r24, 0x02	; 2
     4d0:	80 83       	st	Z, r24
     4d2:	08 95       	ret

000004d4 <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     4d4:	cf 93       	push	r28
     4d6:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     4d8:	e2 e0       	ldi	r30, 0x02	; 2
     4da:	f1 e0       	ldi	r31, 0x01	; 1
     4dc:	90 81       	ld	r25, Z
     4de:	9f 7d       	andi	r25, 0xDF	; 223
     4e0:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     4e2:	90 81       	ld	r25, Z
     4e4:	98 60       	ori	r25, 0x08	; 8
     4e6:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4e8:	ef ee       	ldi	r30, 0xEF	; 239
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	31 97       	sbiw	r30, 0x01	; 1
     4ee:	f1 f7       	brne	.-4      	; 0x4ec <motor_read_rotation+0x18>
     4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <motor_read_rotation+0x1e>
     4f2:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     4f4:	d0 91 06 01 	lds	r29, 0x0106
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     4f8:	e2 e0       	ldi	r30, 0x02	; 2
     4fa:	f1 e0       	ldi	r31, 0x01	; 1
     4fc:	90 81       	ld	r25, Z
     4fe:	97 7f       	andi	r25, 0xF7	; 247
     500:	90 83       	st	Z, r25
     502:	ef ee       	ldi	r30, 0xEF	; 239
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	31 97       	sbiw	r30, 0x01	; 1
     508:	f1 f7       	brne	.-4      	; 0x506 <motor_read_rotation+0x32>
     50a:	00 c0       	rjmp	.+0      	; 0x50c <motor_read_rotation+0x38>
     50c:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     50e:	c0 91 06 01 	lds	r28, 0x0106
	if (reset_flag) {
     512:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     514:	bf df       	rcall	.-130    	; 0x494 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     516:	e2 e0       	ldi	r30, 0x02	; 2
     518:	f1 e0       	ldi	r31, 0x01	; 1
     51a:	80 81       	ld	r24, Z
     51c:	80 62       	ori	r24, 0x20	; 32
     51e:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     520:	8d 2f       	mov	r24, r29
     522:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     524:	9c 2b       	or	r25, r28
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret

0000052c <motor_calibrate>:

void motor_calibrate() {
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
	motor_set_direction(LEFT);
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	bf df       	rcall	.-130    	; 0x4b2 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     534:	84 e6       	ldi	r24, 0x64	; 100
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	6f df       	rcall	.-290    	; 0x418 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     53a:	80 e0       	ldi	r24, 0x00	; 0
     53c:	cb df       	rcall	.-106    	; 0x4d4 <motor_read_rotation>
     53e:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     540:	2f ef       	ldi	r18, 0xFF	; 255
     542:	83 ef       	ldi	r24, 0xF3	; 243
     544:	91 e0       	ldi	r25, 0x01	; 1
     546:	21 50       	subi	r18, 0x01	; 1
     548:	80 40       	sbci	r24, 0x00	; 0
     54a:	90 40       	sbci	r25, 0x00	; 0
     54c:	e1 f7       	brne	.-8      	; 0x546 <motor_calibrate+0x1a>
     54e:	00 c0       	rjmp	.+0      	; 0x550 <motor_calibrate+0x24>
     550:	00 00       	nop
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     552:	80 e0       	ldi	r24, 0x00	; 0
     554:	bf df       	rcall	.-130    	; 0x4d4 <motor_read_rotation>
void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     556:	8c 17       	cp	r24, r28
     558:	9d 07       	cpc	r25, r29
     55a:	11 f0       	breq	.+4      	; 0x560 <motor_calibrate+0x34>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     55c:	ec 01       	movw	r28, r24
     55e:	f0 cf       	rjmp	.-32     	; 0x540 <motor_calibrate+0x14>
	}
	motor_reset_encoder();
     560:	99 df       	rcall	.-206    	; 0x494 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     562:	80 e0       	ldi	r24, 0x00	; 0
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	58 df       	rcall	.-336    	; 0x418 <DAC_send>
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     568:	df 91       	pop	r29
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <motor_init>:
#include "ADC.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     56e:	e1 e0       	ldi	r30, 0x01	; 1
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	80 61       	ori	r24, 0x10	; 16
     576:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     578:	a2 e0       	ldi	r26, 0x02	; 2
     57a:	b1 e0       	ldi	r27, 0x01	; 1
     57c:	8c 91       	ld	r24, X
     57e:	80 61       	ori	r24, 0x10	; 16
     580:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     582:	80 81       	ld	r24, Z
     584:	82 60       	ori	r24, 0x02	; 2
     586:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     588:	80 81       	ld	r24, Z
     58a:	80 62       	ori	r24, 0x20	; 32
     58c:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     58e:	80 81       	ld	r24, Z
     590:	88 60       	ori	r24, 0x08	; 8
     592:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     594:	80 81       	ld	r24, Z
     596:	80 64       	ori	r24, 0x40	; 64
     598:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     59a:	7c df       	rcall	.-264    	; 0x494 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     59c:	e7 e0       	ldi	r30, 0x07	; 7
     59e:	f1 e0       	ldi	r31, 0x01	; 1
     5a0:	80 81       	ld	r24, Z
     5a2:	8e 7f       	andi	r24, 0xFE	; 254
     5a4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     5a6:	80 81       	ld	r24, Z
     5a8:	8d 7f       	andi	r24, 0xFD	; 253
     5aa:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     5ac:	80 81       	ld	r24, Z
     5ae:	8b 7f       	andi	r24, 0xFB	; 251
     5b0:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     5b2:	80 81       	ld	r24, Z
     5b4:	87 7f       	andi	r24, 0xF7	; 247
     5b6:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     5b8:	80 81       	ld	r24, Z
     5ba:	8f 7e       	andi	r24, 0xEF	; 239
     5bc:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     5be:	80 81       	ld	r24, Z
     5c0:	8f 7d       	andi	r24, 0xDF	; 223
     5c2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 7b       	andi	r24, 0xBF	; 191
     5c8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     5ca:	80 81       	ld	r24, Z
     5cc:	8f 77       	andi	r24, 0x7F	; 127
     5ce:	80 83       	st	Z, r24
	
	motor_calibrate();
     5d0:	ad cf       	rjmp	.-166    	; 0x52c <motor_calibrate>
     5d2:	08 95       	ret

000005d4 <PWM_set_period>:

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
}

void PWM_set_period(float sec){
     5d4:	cf 92       	push	r12
     5d6:	df 92       	push	r13
     5d8:	ef 92       	push	r14
     5da:	ff 92       	push	r15
     5dc:	6b 01       	movw	r12, r22
     5de:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     5e0:	e1 e8       	ldi	r30, 0x81	; 129
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	80 81       	ld	r24, Z
     5e6:	84 60       	ori	r24, 0x04	; 4
     5e8:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     5ea:	80 81       	ld	r24, Z
     5ec:	8d 7f       	andi	r24, 0xFD	; 253
     5ee:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     5f0:	80 81       	ld	r24, Z
     5f2:	8e 7f       	andi	r24, 0xFE	; 254
     5f4:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t period = pwm_timer_freq*sec - 0.5;
     5f6:	60 91 04 03 	lds	r22, 0x0304
     5fa:	70 91 05 03 	lds	r23, 0x0305
     5fe:	80 e0       	ldi	r24, 0x00	; 0
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	e9 d1       	rcall	.+978    	; 0x9d6 <__floatunsisf>
     604:	a7 01       	movw	r20, r14
     606:	96 01       	movw	r18, r12
     608:	74 d2       	rcall	.+1256   	; 0xaf2 <__mulsf3>
     60a:	20 e0       	ldi	r18, 0x00	; 0
     60c:	30 e0       	ldi	r19, 0x00	; 0
     60e:	40 e0       	ldi	r20, 0x00	; 0
     610:	5f e3       	ldi	r21, 0x3F	; 63
     612:	50 d1       	rcall	.+672    	; 0x8b4 <__subsf3>
     614:	b4 d1       	rcall	.+872    	; 0x97e <__fixunssfsi>
	ICR1 = period;
     616:	70 93 87 00 	sts	0x0087, r23
     61a:	60 93 86 00 	sts	0x0086, r22
	
}
     61e:	ff 90       	pop	r15
     620:	ef 90       	pop	r14
     622:	df 90       	pop	r13
     624:	cf 90       	pop	r12
     626:	08 95       	ret

00000628 <PWM_init>:
static uint16_t pwm_timer_freq;

uint16_t pulse;


void PWM_init(float period_sec, unsigned long clock_frequency){
     628:	0f 93       	push	r16
     62a:	1f 93       	push	r17
	
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     62c:	e1 e8       	ldi	r30, 0x81	; 129
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	a0 81       	ld	r26, Z
     632:	a0 61       	ori	r26, 0x10	; 16
     634:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     636:	a0 81       	ld	r26, Z
     638:	a8 60       	ori	r26, 0x08	; 8
     63a:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     63c:	e0 e8       	ldi	r30, 0x80	; 128
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	a0 81       	ld	r26, Z
     642:	a2 60       	ori	r26, 0x02	; 2
     644:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     646:	a0 81       	ld	r26, Z
     648:	ae 7f       	andi	r26, 0xFE	; 254
     64a:	a0 83       	st	Z, r26
	
	//Set compare output on PB5 (OC1A)
	set_bit(TCCR1A, COM1A1);
     64c:	a0 81       	ld	r26, Z
     64e:	a0 68       	ori	r26, 0x80	; 128
     650:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1A0);
     652:	a0 81       	ld	r26, Z
     654:	af 7b       	andi	r26, 0xBF	; 191
     656:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_frequency/prescaler;
     658:	03 2f       	mov	r16, r19
     65a:	14 2f       	mov	r17, r20
     65c:	25 2f       	mov	r18, r21
     65e:	33 27       	eor	r19, r19
     660:	10 93 05 03 	sts	0x0305, r17
     664:	00 93 04 03 	sts	0x0304, r16
	PWM_set_period(period_sec);
     668:	b5 df       	rcall	.-150    	; 0x5d4 <PWM_set_period>
	

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
     66a:	25 9a       	sbi	0x04, 5	; 4
}
     66c:	1f 91       	pop	r17
     66e:	0f 91       	pop	r16
     670:	08 95       	ret

00000672 <PWM_pulse_set>:
	uint16_t period = pwm_timer_freq*sec - 0.5;
	ICR1 = period;
	
}

void PWM_pulse_set(float sec) {
     672:	cf 92       	push	r12
     674:	df 92       	push	r13
     676:	ef 92       	push	r14
     678:	ff 92       	push	r15
     67a:	6b 01       	movw	r12, r22
     67c:	7c 01       	movw	r14, r24
	
	pulse = pwm_timer_freq*sec - 0.5;
     67e:	60 91 04 03 	lds	r22, 0x0304
     682:	70 91 05 03 	lds	r23, 0x0305
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	a5 d1       	rcall	.+842    	; 0x9d6 <__floatunsisf>
     68c:	a7 01       	movw	r20, r14
     68e:	96 01       	movw	r18, r12
     690:	30 d2       	rcall	.+1120   	; 0xaf2 <__mulsf3>
     692:	20 e0       	ldi	r18, 0x00	; 0
     694:	30 e0       	ldi	r19, 0x00	; 0
     696:	40 e0       	ldi	r20, 0x00	; 0
     698:	5f e3       	ldi	r21, 0x3F	; 63
     69a:	0c d1       	rcall	.+536    	; 0x8b4 <__subsf3>
     69c:	70 d1       	rcall	.+736    	; 0x97e <__fixunssfsi>
     69e:	70 93 16 03 	sts	0x0316, r23
     6a2:	60 93 15 03 	sts	0x0315, r22
	OCR1A = pulse;
     6a6:	70 93 89 00 	sts	0x0089, r23
     6aa:	60 93 88 00 	sts	0x0088, r22
}
     6ae:	ff 90       	pop	r15
     6b0:	ef 90       	pop	r14
     6b2:	df 90       	pop	r13
     6b4:	cf 90       	pop	r12
     6b6:	08 95       	ret

000006b8 <servo_init>:

#include "PWM_servo_driver.h"
#include "PWM_driver.h"
#include <avr/io.h>

void servo_init(unsigned long clock_speed){
     6b8:	9b 01       	movw	r18, r22
     6ba:	ac 01       	movw	r20, r24
	
	float period_sec = 0.02;
	PWM_init(period_sec, clock_speed);
     6bc:	6a e0       	ldi	r22, 0x0A	; 10
     6be:	77 ed       	ldi	r23, 0xD7	; 215
     6c0:	83 ea       	ldi	r24, 0xA3	; 163
     6c2:	9c e3       	ldi	r25, 0x3C	; 60
     6c4:	b1 df       	rcall	.-158    	; 0x628 <PWM_init>
	PWM_pulse_set(0.0015);
     6c6:	66 ea       	ldi	r22, 0xA6	; 166
     6c8:	7b e9       	ldi	r23, 0x9B	; 155
     6ca:	84 ec       	ldi	r24, 0xC4	; 196
     6cc:	9a e3       	ldi	r25, 0x3A	; 58
     6ce:	d1 cf       	rjmp	.-94     	; 0x672 <PWM_pulse_set>
     6d0:	08 95       	ret

000006d2 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     6d2:	8c e0       	ldi	r24, 0x0C	; 12
     6d4:	80 93 b8 00 	sts	0x00B8, r24
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	80 93 bb 00 	sts	0x00BB, r24
     6de:	84 e0       	ldi	r24, 0x04	; 4
     6e0:	80 93 bc 00 	sts	0x00BC, r24
     6e4:	08 95       	ret

000006e6 <TWI_Start_Transceiver_With_Data>:
     6e6:	ec eb       	ldi	r30, 0xBC	; 188
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
     6ea:	20 81       	ld	r18, Z
     6ec:	20 fd       	sbrc	r18, 0
     6ee:	fd cf       	rjmp	.-6      	; 0x6ea <TWI_Start_Transceiver_With_Data+0x4>
     6f0:	60 93 08 03 	sts	0x0308, r22
     6f4:	fc 01       	movw	r30, r24
     6f6:	20 81       	ld	r18, Z
     6f8:	20 93 09 03 	sts	0x0309, r18
     6fc:	20 fd       	sbrc	r18, 0
     6fe:	0c c0       	rjmp	.+24     	; 0x718 <TWI_Start_Transceiver_With_Data+0x32>
     700:	62 30       	cpi	r22, 0x02	; 2
     702:	50 f0       	brcs	.+20     	; 0x718 <TWI_Start_Transceiver_With_Data+0x32>
     704:	dc 01       	movw	r26, r24
     706:	11 96       	adiw	r26, 0x01	; 1
     708:	ea e0       	ldi	r30, 0x0A	; 10
     70a:	f3 e0       	ldi	r31, 0x03	; 3
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	9d 91       	ld	r25, X+
     710:	91 93       	st	Z+, r25
     712:	8f 5f       	subi	r24, 0xFF	; 255
     714:	86 13       	cpse	r24, r22
     716:	fb cf       	rjmp	.-10     	; 0x70e <TWI_Start_Transceiver_With_Data+0x28>
     718:	10 92 07 03 	sts	0x0307, r1
     71c:	88 ef       	ldi	r24, 0xF8	; 248
     71e:	80 93 07 02 	sts	0x0207, r24
     722:	85 ea       	ldi	r24, 0xA5	; 165
     724:	80 93 bc 00 	sts	0x00BC, r24
     728:	08 95       	ret

0000072a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     72a:	1f 92       	push	r1
     72c:	0f 92       	push	r0
     72e:	0f b6       	in	r0, 0x3f	; 63
     730:	0f 92       	push	r0
     732:	11 24       	eor	r1, r1
     734:	0b b6       	in	r0, 0x3b	; 59
     736:	0f 92       	push	r0
     738:	2f 93       	push	r18
     73a:	3f 93       	push	r19
     73c:	8f 93       	push	r24
     73e:	9f 93       	push	r25
     740:	af 93       	push	r26
     742:	bf 93       	push	r27
     744:	ef 93       	push	r30
     746:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     748:	80 91 b9 00 	lds	r24, 0x00B9
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	fc 01       	movw	r30, r24
     750:	38 97       	sbiw	r30, 0x08	; 8
     752:	e1 35       	cpi	r30, 0x51	; 81
     754:	f1 05       	cpc	r31, r1
     756:	08 f0       	brcs	.+2      	; 0x75a <__vector_39+0x30>
     758:	55 c0       	rjmp	.+170    	; 0x804 <__vector_39+0xda>
     75a:	ee 58       	subi	r30, 0x8E	; 142
     75c:	ff 4f       	sbci	r31, 0xFF	; 255
     75e:	4e c2       	rjmp	.+1180   	; 0xbfc <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     760:	10 92 06 03 	sts	0x0306, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     764:	e0 91 06 03 	lds	r30, 0x0306
     768:	80 91 08 03 	lds	r24, 0x0308
     76c:	e8 17       	cp	r30, r24
     76e:	70 f4       	brcc	.+28     	; 0x78c <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	8e 0f       	add	r24, r30
     774:	80 93 06 03 	sts	0x0306, r24
     778:	f0 e0       	ldi	r31, 0x00	; 0
     77a:	e7 5f       	subi	r30, 0xF7	; 247
     77c:	fc 4f       	sbci	r31, 0xFC	; 252
     77e:	80 81       	ld	r24, Z
     780:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     784:	85 e8       	ldi	r24, 0x85	; 133
     786:	80 93 bc 00 	sts	0x00BC, r24
     78a:	43 c0       	rjmp	.+134    	; 0x812 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     78c:	80 91 07 03 	lds	r24, 0x0307
     790:	81 60       	ori	r24, 0x01	; 1
     792:	80 93 07 03 	sts	0x0307, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     796:	84 e9       	ldi	r24, 0x94	; 148
     798:	80 93 bc 00 	sts	0x00BC, r24
     79c:	3a c0       	rjmp	.+116    	; 0x812 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     79e:	e0 91 06 03 	lds	r30, 0x0306
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	8e 0f       	add	r24, r30
     7a6:	80 93 06 03 	sts	0x0306, r24
     7aa:	80 91 bb 00 	lds	r24, 0x00BB
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	e7 5f       	subi	r30, 0xF7	; 247
     7b2:	fc 4f       	sbci	r31, 0xFC	; 252
     7b4:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7b6:	20 91 06 03 	lds	r18, 0x0306
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	80 91 08 03 	lds	r24, 0x0308
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	01 97       	sbiw	r24, 0x01	; 1
     7c4:	28 17       	cp	r18, r24
     7c6:	39 07       	cpc	r19, r25
     7c8:	24 f4       	brge	.+8      	; 0x7d2 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ca:	85 ec       	ldi	r24, 0xC5	; 197
     7cc:	80 93 bc 00 	sts	0x00BC, r24
     7d0:	20 c0       	rjmp	.+64     	; 0x812 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7d2:	85 e8       	ldi	r24, 0x85	; 133
     7d4:	80 93 bc 00 	sts	0x00BC, r24
     7d8:	1c c0       	rjmp	.+56     	; 0x812 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     7da:	80 91 bb 00 	lds	r24, 0x00BB
     7de:	e0 91 06 03 	lds	r30, 0x0306
     7e2:	f0 e0       	ldi	r31, 0x00	; 0
     7e4:	e7 5f       	subi	r30, 0xF7	; 247
     7e6:	fc 4f       	sbci	r31, 0xFC	; 252
     7e8:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     7ea:	80 91 07 03 	lds	r24, 0x0307
     7ee:	81 60       	ori	r24, 0x01	; 1
     7f0:	80 93 07 03 	sts	0x0307, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7f4:	84 e9       	ldi	r24, 0x94	; 148
     7f6:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     7fa:	0b c0       	rjmp	.+22     	; 0x812 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7fc:	85 ea       	ldi	r24, 0xA5	; 165
     7fe:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     802:	07 c0       	rjmp	.+14     	; 0x812 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     804:	80 91 b9 00 	lds	r24, 0x00B9
     808:	80 93 07 02 	sts	0x0207, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     80c:	84 e0       	ldi	r24, 0x04	; 4
     80e:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
}
     812:	ff 91       	pop	r31
     814:	ef 91       	pop	r30
     816:	bf 91       	pop	r27
     818:	af 91       	pop	r26
     81a:	9f 91       	pop	r25
     81c:	8f 91       	pop	r24
     81e:	3f 91       	pop	r19
     820:	2f 91       	pop	r18
     822:	0f 90       	pop	r0
     824:	0b be       	out	0x3b, r0	; 59
     826:	0f 90       	pop	r0
     828:	0f be       	out	0x3f, r0	; 63
     82a:	0f 90       	pop	r0
     82c:	1f 90       	pop	r1
     82e:	18 95       	reti

00000830 <put_char>:
     830:	e0 ec       	ldi	r30, 0xC0	; 192
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	90 81       	ld	r25, Z
     836:	95 ff       	sbrs	r25, 5
     838:	fd cf       	rjmp	.-6      	; 0x834 <put_char+0x4>
     83a:	80 93 c6 00 	sts	0x00C6, r24
     83e:	80 e0       	ldi	r24, 0x00	; 0
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	08 95       	ret

00000844 <get_char>:
     844:	e0 ec       	ldi	r30, 0xC0	; 192
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	80 81       	ld	r24, Z
     84a:	88 23       	and	r24, r24
     84c:	ec f7       	brge	.-6      	; 0x848 <get_char+0x4>
     84e:	80 91 c6 00 	lds	r24, 0x00C6
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	08 95       	ret

00000856 <UART_init>:
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	38 e5       	ldi	r19, 0x58	; 88
     85a:	42 e0       	ldi	r20, 0x02	; 2
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	ac d1       	rcall	.+856    	; 0xbb8 <__udivmodsi4>
     860:	21 50       	subi	r18, 0x01	; 1
     862:	10 92 c5 00 	sts	0x00C5, r1
     866:	20 93 c4 00 	sts	0x00C4, r18
     86a:	e2 ec       	ldi	r30, 0xC2	; 194
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	88 e0       	ldi	r24, 0x08	; 8
     870:	80 83       	st	Z, r24
     872:	86 e0       	ldi	r24, 0x06	; 6
     874:	80 83       	st	Z, r24
     876:	e1 ec       	ldi	r30, 0xC1	; 193
     878:	f0 e0       	ldi	r31, 0x00	; 0
     87a:	80 81       	ld	r24, Z
     87c:	80 61       	ori	r24, 0x10	; 16
     87e:	80 83       	st	Z, r24
     880:	80 81       	ld	r24, Z
     882:	88 60       	ori	r24, 0x08	; 8
     884:	80 83       	st	Z, r24
     886:	62 e2       	ldi	r22, 0x22	; 34
     888:	74 e0       	ldi	r23, 0x04	; 4
     88a:	88 e1       	ldi	r24, 0x18	; 24
     88c:	94 e0       	ldi	r25, 0x04	; 4
     88e:	bc c1       	rjmp	.+888    	; 0xc08 <fdevopen>
     890:	08 95       	ret

00000892 <SPI_init>:
     892:	87 e8       	ldi	r24, 0x87	; 135
     894:	84 b9       	out	0x04, r24	; 4
     896:	81 e5       	ldi	r24, 0x51	; 81
     898:	8c bd       	out	0x2c, r24	; 44
     89a:	2f 9a       	sbi	0x05, 7	; 5
     89c:	08 95       	ret

0000089e <SPI_write>:
     89e:	8e bd       	out	0x2e, r24	; 46
     8a0:	0d b4       	in	r0, 0x2d	; 45
     8a2:	07 fe       	sbrs	r0, 7
     8a4:	fd cf       	rjmp	.-6      	; 0x8a0 <SPI_write+0x2>
     8a6:	08 95       	ret

000008a8 <SPI_read>:
     8a8:	1e bc       	out	0x2e, r1	; 46
     8aa:	0d b4       	in	r0, 0x2d	; 45
     8ac:	07 fe       	sbrs	r0, 7
     8ae:	fd cf       	rjmp	.-6      	; 0x8aa <SPI_read+0x2>
     8b0:	8e b5       	in	r24, 0x2e	; 46
     8b2:	08 95       	ret

000008b4 <__subsf3>:
     8b4:	50 58       	subi	r21, 0x80	; 128

000008b6 <__addsf3>:
     8b6:	bb 27       	eor	r27, r27
     8b8:	aa 27       	eor	r26, r26
     8ba:	0e d0       	rcall	.+28     	; 0x8d8 <__addsf3x>
     8bc:	e0 c0       	rjmp	.+448    	; 0xa7e <__fp_round>
     8be:	d1 d0       	rcall	.+418    	; 0xa62 <__fp_pscA>
     8c0:	30 f0       	brcs	.+12     	; 0x8ce <__addsf3+0x18>
     8c2:	d6 d0       	rcall	.+428    	; 0xa70 <__fp_pscB>
     8c4:	20 f0       	brcs	.+8      	; 0x8ce <__addsf3+0x18>
     8c6:	31 f4       	brne	.+12     	; 0x8d4 <__addsf3+0x1e>
     8c8:	9f 3f       	cpi	r25, 0xFF	; 255
     8ca:	11 f4       	brne	.+4      	; 0x8d0 <__addsf3+0x1a>
     8cc:	1e f4       	brtc	.+6      	; 0x8d4 <__addsf3+0x1e>
     8ce:	c6 c0       	rjmp	.+396    	; 0xa5c <__fp_nan>
     8d0:	0e f4       	brtc	.+2      	; 0x8d4 <__addsf3+0x1e>
     8d2:	e0 95       	com	r30
     8d4:	e7 fb       	bst	r30, 7
     8d6:	bc c0       	rjmp	.+376    	; 0xa50 <__fp_inf>

000008d8 <__addsf3x>:
     8d8:	e9 2f       	mov	r30, r25
     8da:	e2 d0       	rcall	.+452    	; 0xaa0 <__fp_split3>
     8dc:	80 f3       	brcs	.-32     	; 0x8be <__addsf3+0x8>
     8de:	ba 17       	cp	r27, r26
     8e0:	62 07       	cpc	r22, r18
     8e2:	73 07       	cpc	r23, r19
     8e4:	84 07       	cpc	r24, r20
     8e6:	95 07       	cpc	r25, r21
     8e8:	18 f0       	brcs	.+6      	; 0x8f0 <__addsf3x+0x18>
     8ea:	71 f4       	brne	.+28     	; 0x908 <__addsf3x+0x30>
     8ec:	9e f5       	brtc	.+102    	; 0x954 <__addsf3x+0x7c>
     8ee:	fa c0       	rjmp	.+500    	; 0xae4 <__fp_zero>
     8f0:	0e f4       	brtc	.+2      	; 0x8f4 <__addsf3x+0x1c>
     8f2:	e0 95       	com	r30
     8f4:	0b 2e       	mov	r0, r27
     8f6:	ba 2f       	mov	r27, r26
     8f8:	a0 2d       	mov	r26, r0
     8fa:	0b 01       	movw	r0, r22
     8fc:	b9 01       	movw	r22, r18
     8fe:	90 01       	movw	r18, r0
     900:	0c 01       	movw	r0, r24
     902:	ca 01       	movw	r24, r20
     904:	a0 01       	movw	r20, r0
     906:	11 24       	eor	r1, r1
     908:	ff 27       	eor	r31, r31
     90a:	59 1b       	sub	r21, r25
     90c:	99 f0       	breq	.+38     	; 0x934 <__addsf3x+0x5c>
     90e:	59 3f       	cpi	r21, 0xF9	; 249
     910:	50 f4       	brcc	.+20     	; 0x926 <__addsf3x+0x4e>
     912:	50 3e       	cpi	r21, 0xE0	; 224
     914:	68 f1       	brcs	.+90     	; 0x970 <__addsf3x+0x98>
     916:	1a 16       	cp	r1, r26
     918:	f0 40       	sbci	r31, 0x00	; 0
     91a:	a2 2f       	mov	r26, r18
     91c:	23 2f       	mov	r18, r19
     91e:	34 2f       	mov	r19, r20
     920:	44 27       	eor	r20, r20
     922:	58 5f       	subi	r21, 0xF8	; 248
     924:	f3 cf       	rjmp	.-26     	; 0x90c <__addsf3x+0x34>
     926:	46 95       	lsr	r20
     928:	37 95       	ror	r19
     92a:	27 95       	ror	r18
     92c:	a7 95       	ror	r26
     92e:	f0 40       	sbci	r31, 0x00	; 0
     930:	53 95       	inc	r21
     932:	c9 f7       	brne	.-14     	; 0x926 <__addsf3x+0x4e>
     934:	7e f4       	brtc	.+30     	; 0x954 <__addsf3x+0x7c>
     936:	1f 16       	cp	r1, r31
     938:	ba 0b       	sbc	r27, r26
     93a:	62 0b       	sbc	r22, r18
     93c:	73 0b       	sbc	r23, r19
     93e:	84 0b       	sbc	r24, r20
     940:	ba f0       	brmi	.+46     	; 0x970 <__addsf3x+0x98>
     942:	91 50       	subi	r25, 0x01	; 1
     944:	a1 f0       	breq	.+40     	; 0x96e <__addsf3x+0x96>
     946:	ff 0f       	add	r31, r31
     948:	bb 1f       	adc	r27, r27
     94a:	66 1f       	adc	r22, r22
     94c:	77 1f       	adc	r23, r23
     94e:	88 1f       	adc	r24, r24
     950:	c2 f7       	brpl	.-16     	; 0x942 <__addsf3x+0x6a>
     952:	0e c0       	rjmp	.+28     	; 0x970 <__addsf3x+0x98>
     954:	ba 0f       	add	r27, r26
     956:	62 1f       	adc	r22, r18
     958:	73 1f       	adc	r23, r19
     95a:	84 1f       	adc	r24, r20
     95c:	48 f4       	brcc	.+18     	; 0x970 <__addsf3x+0x98>
     95e:	87 95       	ror	r24
     960:	77 95       	ror	r23
     962:	67 95       	ror	r22
     964:	b7 95       	ror	r27
     966:	f7 95       	ror	r31
     968:	9e 3f       	cpi	r25, 0xFE	; 254
     96a:	08 f0       	brcs	.+2      	; 0x96e <__addsf3x+0x96>
     96c:	b3 cf       	rjmp	.-154    	; 0x8d4 <__addsf3+0x1e>
     96e:	93 95       	inc	r25
     970:	88 0f       	add	r24, r24
     972:	08 f0       	brcs	.+2      	; 0x976 <__addsf3x+0x9e>
     974:	99 27       	eor	r25, r25
     976:	ee 0f       	add	r30, r30
     978:	97 95       	ror	r25
     97a:	87 95       	ror	r24
     97c:	08 95       	ret

0000097e <__fixunssfsi>:
     97e:	98 d0       	rcall	.+304    	; 0xab0 <__fp_splitA>
     980:	88 f0       	brcs	.+34     	; 0x9a4 <__fixunssfsi+0x26>
     982:	9f 57       	subi	r25, 0x7F	; 127
     984:	90 f0       	brcs	.+36     	; 0x9aa <__fixunssfsi+0x2c>
     986:	b9 2f       	mov	r27, r25
     988:	99 27       	eor	r25, r25
     98a:	b7 51       	subi	r27, 0x17	; 23
     98c:	a0 f0       	brcs	.+40     	; 0x9b6 <__fixunssfsi+0x38>
     98e:	d1 f0       	breq	.+52     	; 0x9c4 <__fixunssfsi+0x46>
     990:	66 0f       	add	r22, r22
     992:	77 1f       	adc	r23, r23
     994:	88 1f       	adc	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	1a f0       	brmi	.+6      	; 0x9a0 <__fixunssfsi+0x22>
     99a:	ba 95       	dec	r27
     99c:	c9 f7       	brne	.-14     	; 0x990 <__fixunssfsi+0x12>
     99e:	12 c0       	rjmp	.+36     	; 0x9c4 <__fixunssfsi+0x46>
     9a0:	b1 30       	cpi	r27, 0x01	; 1
     9a2:	81 f0       	breq	.+32     	; 0x9c4 <__fixunssfsi+0x46>
     9a4:	9f d0       	rcall	.+318    	; 0xae4 <__fp_zero>
     9a6:	b1 e0       	ldi	r27, 0x01	; 1
     9a8:	08 95       	ret
     9aa:	9c c0       	rjmp	.+312    	; 0xae4 <__fp_zero>
     9ac:	67 2f       	mov	r22, r23
     9ae:	78 2f       	mov	r23, r24
     9b0:	88 27       	eor	r24, r24
     9b2:	b8 5f       	subi	r27, 0xF8	; 248
     9b4:	39 f0       	breq	.+14     	; 0x9c4 <__fixunssfsi+0x46>
     9b6:	b9 3f       	cpi	r27, 0xF9	; 249
     9b8:	cc f3       	brlt	.-14     	; 0x9ac <__fixunssfsi+0x2e>
     9ba:	86 95       	lsr	r24
     9bc:	77 95       	ror	r23
     9be:	67 95       	ror	r22
     9c0:	b3 95       	inc	r27
     9c2:	d9 f7       	brne	.-10     	; 0x9ba <__fixunssfsi+0x3c>
     9c4:	3e f4       	brtc	.+14     	; 0x9d4 <__fixunssfsi+0x56>
     9c6:	90 95       	com	r25
     9c8:	80 95       	com	r24
     9ca:	70 95       	com	r23
     9cc:	61 95       	neg	r22
     9ce:	7f 4f       	sbci	r23, 0xFF	; 255
     9d0:	8f 4f       	sbci	r24, 0xFF	; 255
     9d2:	9f 4f       	sbci	r25, 0xFF	; 255
     9d4:	08 95       	ret

000009d6 <__floatunsisf>:
     9d6:	e8 94       	clt
     9d8:	09 c0       	rjmp	.+18     	; 0x9ec <__floatsisf+0x12>

000009da <__floatsisf>:
     9da:	97 fb       	bst	r25, 7
     9dc:	3e f4       	brtc	.+14     	; 0x9ec <__floatsisf+0x12>
     9de:	90 95       	com	r25
     9e0:	80 95       	com	r24
     9e2:	70 95       	com	r23
     9e4:	61 95       	neg	r22
     9e6:	7f 4f       	sbci	r23, 0xFF	; 255
     9e8:	8f 4f       	sbci	r24, 0xFF	; 255
     9ea:	9f 4f       	sbci	r25, 0xFF	; 255
     9ec:	99 23       	and	r25, r25
     9ee:	a9 f0       	breq	.+42     	; 0xa1a <__floatsisf+0x40>
     9f0:	f9 2f       	mov	r31, r25
     9f2:	96 e9       	ldi	r25, 0x96	; 150
     9f4:	bb 27       	eor	r27, r27
     9f6:	93 95       	inc	r25
     9f8:	f6 95       	lsr	r31
     9fa:	87 95       	ror	r24
     9fc:	77 95       	ror	r23
     9fe:	67 95       	ror	r22
     a00:	b7 95       	ror	r27
     a02:	f1 11       	cpse	r31, r1
     a04:	f8 cf       	rjmp	.-16     	; 0x9f6 <__floatsisf+0x1c>
     a06:	fa f4       	brpl	.+62     	; 0xa46 <__floatsisf+0x6c>
     a08:	bb 0f       	add	r27, r27
     a0a:	11 f4       	brne	.+4      	; 0xa10 <__floatsisf+0x36>
     a0c:	60 ff       	sbrs	r22, 0
     a0e:	1b c0       	rjmp	.+54     	; 0xa46 <__floatsisf+0x6c>
     a10:	6f 5f       	subi	r22, 0xFF	; 255
     a12:	7f 4f       	sbci	r23, 0xFF	; 255
     a14:	8f 4f       	sbci	r24, 0xFF	; 255
     a16:	9f 4f       	sbci	r25, 0xFF	; 255
     a18:	16 c0       	rjmp	.+44     	; 0xa46 <__floatsisf+0x6c>
     a1a:	88 23       	and	r24, r24
     a1c:	11 f0       	breq	.+4      	; 0xa22 <__floatsisf+0x48>
     a1e:	96 e9       	ldi	r25, 0x96	; 150
     a20:	11 c0       	rjmp	.+34     	; 0xa44 <__floatsisf+0x6a>
     a22:	77 23       	and	r23, r23
     a24:	21 f0       	breq	.+8      	; 0xa2e <__floatsisf+0x54>
     a26:	9e e8       	ldi	r25, 0x8E	; 142
     a28:	87 2f       	mov	r24, r23
     a2a:	76 2f       	mov	r23, r22
     a2c:	05 c0       	rjmp	.+10     	; 0xa38 <__floatsisf+0x5e>
     a2e:	66 23       	and	r22, r22
     a30:	71 f0       	breq	.+28     	; 0xa4e <__floatsisf+0x74>
     a32:	96 e8       	ldi	r25, 0x86	; 134
     a34:	86 2f       	mov	r24, r22
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	60 e0       	ldi	r22, 0x00	; 0
     a3a:	2a f0       	brmi	.+10     	; 0xa46 <__floatsisf+0x6c>
     a3c:	9a 95       	dec	r25
     a3e:	66 0f       	add	r22, r22
     a40:	77 1f       	adc	r23, r23
     a42:	88 1f       	adc	r24, r24
     a44:	da f7       	brpl	.-10     	; 0xa3c <__floatsisf+0x62>
     a46:	88 0f       	add	r24, r24
     a48:	96 95       	lsr	r25
     a4a:	87 95       	ror	r24
     a4c:	97 f9       	bld	r25, 7
     a4e:	08 95       	ret

00000a50 <__fp_inf>:
     a50:	97 f9       	bld	r25, 7
     a52:	9f 67       	ori	r25, 0x7F	; 127
     a54:	80 e8       	ldi	r24, 0x80	; 128
     a56:	70 e0       	ldi	r23, 0x00	; 0
     a58:	60 e0       	ldi	r22, 0x00	; 0
     a5a:	08 95       	ret

00000a5c <__fp_nan>:
     a5c:	9f ef       	ldi	r25, 0xFF	; 255
     a5e:	80 ec       	ldi	r24, 0xC0	; 192
     a60:	08 95       	ret

00000a62 <__fp_pscA>:
     a62:	00 24       	eor	r0, r0
     a64:	0a 94       	dec	r0
     a66:	16 16       	cp	r1, r22
     a68:	17 06       	cpc	r1, r23
     a6a:	18 06       	cpc	r1, r24
     a6c:	09 06       	cpc	r0, r25
     a6e:	08 95       	ret

00000a70 <__fp_pscB>:
     a70:	00 24       	eor	r0, r0
     a72:	0a 94       	dec	r0
     a74:	12 16       	cp	r1, r18
     a76:	13 06       	cpc	r1, r19
     a78:	14 06       	cpc	r1, r20
     a7a:	05 06       	cpc	r0, r21
     a7c:	08 95       	ret

00000a7e <__fp_round>:
     a7e:	09 2e       	mov	r0, r25
     a80:	03 94       	inc	r0
     a82:	00 0c       	add	r0, r0
     a84:	11 f4       	brne	.+4      	; 0xa8a <__fp_round+0xc>
     a86:	88 23       	and	r24, r24
     a88:	52 f0       	brmi	.+20     	; 0xa9e <__fp_round+0x20>
     a8a:	bb 0f       	add	r27, r27
     a8c:	40 f4       	brcc	.+16     	; 0xa9e <__fp_round+0x20>
     a8e:	bf 2b       	or	r27, r31
     a90:	11 f4       	brne	.+4      	; 0xa96 <__fp_round+0x18>
     a92:	60 ff       	sbrs	r22, 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__fp_round+0x20>
     a96:	6f 5f       	subi	r22, 0xFF	; 255
     a98:	7f 4f       	sbci	r23, 0xFF	; 255
     a9a:	8f 4f       	sbci	r24, 0xFF	; 255
     a9c:	9f 4f       	sbci	r25, 0xFF	; 255
     a9e:	08 95       	ret

00000aa0 <__fp_split3>:
     aa0:	57 fd       	sbrc	r21, 7
     aa2:	90 58       	subi	r25, 0x80	; 128
     aa4:	44 0f       	add	r20, r20
     aa6:	55 1f       	adc	r21, r21
     aa8:	59 f0       	breq	.+22     	; 0xac0 <__fp_splitA+0x10>
     aaa:	5f 3f       	cpi	r21, 0xFF	; 255
     aac:	71 f0       	breq	.+28     	; 0xaca <__fp_splitA+0x1a>
     aae:	47 95       	ror	r20

00000ab0 <__fp_splitA>:
     ab0:	88 0f       	add	r24, r24
     ab2:	97 fb       	bst	r25, 7
     ab4:	99 1f       	adc	r25, r25
     ab6:	61 f0       	breq	.+24     	; 0xad0 <__fp_splitA+0x20>
     ab8:	9f 3f       	cpi	r25, 0xFF	; 255
     aba:	79 f0       	breq	.+30     	; 0xada <__fp_splitA+0x2a>
     abc:	87 95       	ror	r24
     abe:	08 95       	ret
     ac0:	12 16       	cp	r1, r18
     ac2:	13 06       	cpc	r1, r19
     ac4:	14 06       	cpc	r1, r20
     ac6:	55 1f       	adc	r21, r21
     ac8:	f2 cf       	rjmp	.-28     	; 0xaae <__fp_split3+0xe>
     aca:	46 95       	lsr	r20
     acc:	f1 df       	rcall	.-30     	; 0xab0 <__fp_splitA>
     ace:	08 c0       	rjmp	.+16     	; 0xae0 <__fp_splitA+0x30>
     ad0:	16 16       	cp	r1, r22
     ad2:	17 06       	cpc	r1, r23
     ad4:	18 06       	cpc	r1, r24
     ad6:	99 1f       	adc	r25, r25
     ad8:	f1 cf       	rjmp	.-30     	; 0xabc <__fp_splitA+0xc>
     ada:	86 95       	lsr	r24
     adc:	71 05       	cpc	r23, r1
     ade:	61 05       	cpc	r22, r1
     ae0:	08 94       	sec
     ae2:	08 95       	ret

00000ae4 <__fp_zero>:
     ae4:	e8 94       	clt

00000ae6 <__fp_szero>:
     ae6:	bb 27       	eor	r27, r27
     ae8:	66 27       	eor	r22, r22
     aea:	77 27       	eor	r23, r23
     aec:	cb 01       	movw	r24, r22
     aee:	97 f9       	bld	r25, 7
     af0:	08 95       	ret

00000af2 <__mulsf3>:
     af2:	0b d0       	rcall	.+22     	; 0xb0a <__mulsf3x>
     af4:	c4 cf       	rjmp	.-120    	; 0xa7e <__fp_round>
     af6:	b5 df       	rcall	.-150    	; 0xa62 <__fp_pscA>
     af8:	28 f0       	brcs	.+10     	; 0xb04 <__mulsf3+0x12>
     afa:	ba df       	rcall	.-140    	; 0xa70 <__fp_pscB>
     afc:	18 f0       	brcs	.+6      	; 0xb04 <__mulsf3+0x12>
     afe:	95 23       	and	r25, r21
     b00:	09 f0       	breq	.+2      	; 0xb04 <__mulsf3+0x12>
     b02:	a6 cf       	rjmp	.-180    	; 0xa50 <__fp_inf>
     b04:	ab cf       	rjmp	.-170    	; 0xa5c <__fp_nan>
     b06:	11 24       	eor	r1, r1
     b08:	ee cf       	rjmp	.-36     	; 0xae6 <__fp_szero>

00000b0a <__mulsf3x>:
     b0a:	ca df       	rcall	.-108    	; 0xaa0 <__fp_split3>
     b0c:	a0 f3       	brcs	.-24     	; 0xaf6 <__mulsf3+0x4>

00000b0e <__mulsf3_pse>:
     b0e:	95 9f       	mul	r25, r21
     b10:	d1 f3       	breq	.-12     	; 0xb06 <__mulsf3+0x14>
     b12:	95 0f       	add	r25, r21
     b14:	50 e0       	ldi	r21, 0x00	; 0
     b16:	55 1f       	adc	r21, r21
     b18:	62 9f       	mul	r22, r18
     b1a:	f0 01       	movw	r30, r0
     b1c:	72 9f       	mul	r23, r18
     b1e:	bb 27       	eor	r27, r27
     b20:	f0 0d       	add	r31, r0
     b22:	b1 1d       	adc	r27, r1
     b24:	63 9f       	mul	r22, r19
     b26:	aa 27       	eor	r26, r26
     b28:	f0 0d       	add	r31, r0
     b2a:	b1 1d       	adc	r27, r1
     b2c:	aa 1f       	adc	r26, r26
     b2e:	64 9f       	mul	r22, r20
     b30:	66 27       	eor	r22, r22
     b32:	b0 0d       	add	r27, r0
     b34:	a1 1d       	adc	r26, r1
     b36:	66 1f       	adc	r22, r22
     b38:	82 9f       	mul	r24, r18
     b3a:	22 27       	eor	r18, r18
     b3c:	b0 0d       	add	r27, r0
     b3e:	a1 1d       	adc	r26, r1
     b40:	62 1f       	adc	r22, r18
     b42:	73 9f       	mul	r23, r19
     b44:	b0 0d       	add	r27, r0
     b46:	a1 1d       	adc	r26, r1
     b48:	62 1f       	adc	r22, r18
     b4a:	83 9f       	mul	r24, r19
     b4c:	a0 0d       	add	r26, r0
     b4e:	61 1d       	adc	r22, r1
     b50:	22 1f       	adc	r18, r18
     b52:	74 9f       	mul	r23, r20
     b54:	33 27       	eor	r19, r19
     b56:	a0 0d       	add	r26, r0
     b58:	61 1d       	adc	r22, r1
     b5a:	23 1f       	adc	r18, r19
     b5c:	84 9f       	mul	r24, r20
     b5e:	60 0d       	add	r22, r0
     b60:	21 1d       	adc	r18, r1
     b62:	82 2f       	mov	r24, r18
     b64:	76 2f       	mov	r23, r22
     b66:	6a 2f       	mov	r22, r26
     b68:	11 24       	eor	r1, r1
     b6a:	9f 57       	subi	r25, 0x7F	; 127
     b6c:	50 40       	sbci	r21, 0x00	; 0
     b6e:	8a f0       	brmi	.+34     	; 0xb92 <__mulsf3_pse+0x84>
     b70:	e1 f0       	breq	.+56     	; 0xbaa <__mulsf3_pse+0x9c>
     b72:	88 23       	and	r24, r24
     b74:	4a f0       	brmi	.+18     	; 0xb88 <__mulsf3_pse+0x7a>
     b76:	ee 0f       	add	r30, r30
     b78:	ff 1f       	adc	r31, r31
     b7a:	bb 1f       	adc	r27, r27
     b7c:	66 1f       	adc	r22, r22
     b7e:	77 1f       	adc	r23, r23
     b80:	88 1f       	adc	r24, r24
     b82:	91 50       	subi	r25, 0x01	; 1
     b84:	50 40       	sbci	r21, 0x00	; 0
     b86:	a9 f7       	brne	.-22     	; 0xb72 <__mulsf3_pse+0x64>
     b88:	9e 3f       	cpi	r25, 0xFE	; 254
     b8a:	51 05       	cpc	r21, r1
     b8c:	70 f0       	brcs	.+28     	; 0xbaa <__mulsf3_pse+0x9c>
     b8e:	60 cf       	rjmp	.-320    	; 0xa50 <__fp_inf>
     b90:	aa cf       	rjmp	.-172    	; 0xae6 <__fp_szero>
     b92:	5f 3f       	cpi	r21, 0xFF	; 255
     b94:	ec f3       	brlt	.-6      	; 0xb90 <__mulsf3_pse+0x82>
     b96:	98 3e       	cpi	r25, 0xE8	; 232
     b98:	dc f3       	brlt	.-10     	; 0xb90 <__mulsf3_pse+0x82>
     b9a:	86 95       	lsr	r24
     b9c:	77 95       	ror	r23
     b9e:	67 95       	ror	r22
     ba0:	b7 95       	ror	r27
     ba2:	f7 95       	ror	r31
     ba4:	e7 95       	ror	r30
     ba6:	9f 5f       	subi	r25, 0xFF	; 255
     ba8:	c1 f7       	brne	.-16     	; 0xb9a <__mulsf3_pse+0x8c>
     baa:	fe 2b       	or	r31, r30
     bac:	88 0f       	add	r24, r24
     bae:	91 1d       	adc	r25, r1
     bb0:	96 95       	lsr	r25
     bb2:	87 95       	ror	r24
     bb4:	97 f9       	bld	r25, 7
     bb6:	08 95       	ret

00000bb8 <__udivmodsi4>:
     bb8:	a1 e2       	ldi	r26, 0x21	; 33
     bba:	1a 2e       	mov	r1, r26
     bbc:	aa 1b       	sub	r26, r26
     bbe:	bb 1b       	sub	r27, r27
     bc0:	fd 01       	movw	r30, r26
     bc2:	0d c0       	rjmp	.+26     	; 0xbde <__udivmodsi4_ep>

00000bc4 <__udivmodsi4_loop>:
     bc4:	aa 1f       	adc	r26, r26
     bc6:	bb 1f       	adc	r27, r27
     bc8:	ee 1f       	adc	r30, r30
     bca:	ff 1f       	adc	r31, r31
     bcc:	a2 17       	cp	r26, r18
     bce:	b3 07       	cpc	r27, r19
     bd0:	e4 07       	cpc	r30, r20
     bd2:	f5 07       	cpc	r31, r21
     bd4:	20 f0       	brcs	.+8      	; 0xbde <__udivmodsi4_ep>
     bd6:	a2 1b       	sub	r26, r18
     bd8:	b3 0b       	sbc	r27, r19
     bda:	e4 0b       	sbc	r30, r20
     bdc:	f5 0b       	sbc	r31, r21

00000bde <__udivmodsi4_ep>:
     bde:	66 1f       	adc	r22, r22
     be0:	77 1f       	adc	r23, r23
     be2:	88 1f       	adc	r24, r24
     be4:	99 1f       	adc	r25, r25
     be6:	1a 94       	dec	r1
     be8:	69 f7       	brne	.-38     	; 0xbc4 <__udivmodsi4_loop>
     bea:	60 95       	com	r22
     bec:	70 95       	com	r23
     bee:	80 95       	com	r24
     bf0:	90 95       	com	r25
     bf2:	9b 01       	movw	r18, r22
     bf4:	ac 01       	movw	r20, r24
     bf6:	bd 01       	movw	r22, r26
     bf8:	cf 01       	movw	r24, r30
     bfa:	08 95       	ret

00000bfc <__tablejump2__>:
     bfc:	ee 0f       	add	r30, r30
     bfe:	ff 1f       	adc	r31, r31

00000c00 <__tablejump__>:
     c00:	05 90       	lpm	r0, Z+
     c02:	f4 91       	lpm	r31, Z
     c04:	e0 2d       	mov	r30, r0
     c06:	19 94       	eijmp

00000c08 <fdevopen>:
     c08:	0f 93       	push	r16
     c0a:	1f 93       	push	r17
     c0c:	cf 93       	push	r28
     c0e:	df 93       	push	r29
     c10:	ec 01       	movw	r28, r24
     c12:	8b 01       	movw	r16, r22
     c14:	00 97       	sbiw	r24, 0x00	; 0
     c16:	31 f4       	brne	.+12     	; 0xc24 <fdevopen+0x1c>
     c18:	61 15       	cp	r22, r1
     c1a:	71 05       	cpc	r23, r1
     c1c:	19 f4       	brne	.+6      	; 0xc24 <fdevopen+0x1c>
     c1e:	80 e0       	ldi	r24, 0x00	; 0
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	37 c0       	rjmp	.+110    	; 0xc92 <fdevopen+0x8a>
     c24:	6e e0       	ldi	r22, 0x0E	; 14
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	63 d2       	rcall	.+1222   	; 0x10f4 <calloc>
     c2e:	fc 01       	movw	r30, r24
     c30:	00 97       	sbiw	r24, 0x00	; 0
     c32:	a9 f3       	breq	.-22     	; 0xc1e <fdevopen+0x16>
     c34:	80 e8       	ldi	r24, 0x80	; 128
     c36:	83 83       	std	Z+3, r24	; 0x03
     c38:	01 15       	cp	r16, r1
     c3a:	11 05       	cpc	r17, r1
     c3c:	71 f0       	breq	.+28     	; 0xc5a <fdevopen+0x52>
     c3e:	13 87       	std	Z+11, r17	; 0x0b
     c40:	02 87       	std	Z+10, r16	; 0x0a
     c42:	81 e8       	ldi	r24, 0x81	; 129
     c44:	83 83       	std	Z+3, r24	; 0x03
     c46:	80 91 17 03 	lds	r24, 0x0317
     c4a:	90 91 18 03 	lds	r25, 0x0318
     c4e:	89 2b       	or	r24, r25
     c50:	21 f4       	brne	.+8      	; 0xc5a <fdevopen+0x52>
     c52:	f0 93 18 03 	sts	0x0318, r31
     c56:	e0 93 17 03 	sts	0x0317, r30
     c5a:	20 97       	sbiw	r28, 0x00	; 0
     c5c:	c9 f0       	breq	.+50     	; 0xc90 <fdevopen+0x88>
     c5e:	d1 87       	std	Z+9, r29	; 0x09
     c60:	c0 87       	std	Z+8, r28	; 0x08
     c62:	83 81       	ldd	r24, Z+3	; 0x03
     c64:	82 60       	ori	r24, 0x02	; 2
     c66:	83 83       	std	Z+3, r24	; 0x03
     c68:	80 91 19 03 	lds	r24, 0x0319
     c6c:	90 91 1a 03 	lds	r25, 0x031A
     c70:	89 2b       	or	r24, r25
     c72:	71 f4       	brne	.+28     	; 0xc90 <fdevopen+0x88>
     c74:	f0 93 1a 03 	sts	0x031A, r31
     c78:	e0 93 19 03 	sts	0x0319, r30
     c7c:	80 91 1b 03 	lds	r24, 0x031B
     c80:	90 91 1c 03 	lds	r25, 0x031C
     c84:	89 2b       	or	r24, r25
     c86:	21 f4       	brne	.+8      	; 0xc90 <fdevopen+0x88>
     c88:	f0 93 1c 03 	sts	0x031C, r31
     c8c:	e0 93 1b 03 	sts	0x031B, r30
     c90:	cf 01       	movw	r24, r30
     c92:	df 91       	pop	r29
     c94:	cf 91       	pop	r28
     c96:	1f 91       	pop	r17
     c98:	0f 91       	pop	r16
     c9a:	08 95       	ret

00000c9c <printf>:
     c9c:	cf 93       	push	r28
     c9e:	df 93       	push	r29
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
     ca4:	fe 01       	movw	r30, r28
     ca6:	36 96       	adiw	r30, 0x06	; 6
     ca8:	61 91       	ld	r22, Z+
     caa:	71 91       	ld	r23, Z+
     cac:	af 01       	movw	r20, r30
     cae:	80 91 19 03 	lds	r24, 0x0319
     cb2:	90 91 1a 03 	lds	r25, 0x031A
     cb6:	30 d0       	rcall	.+96     	; 0xd18 <vfprintf>
     cb8:	df 91       	pop	r29
     cba:	cf 91       	pop	r28
     cbc:	08 95       	ret

00000cbe <puts>:
     cbe:	0f 93       	push	r16
     cc0:	1f 93       	push	r17
     cc2:	cf 93       	push	r28
     cc4:	df 93       	push	r29
     cc6:	e0 91 19 03 	lds	r30, 0x0319
     cca:	f0 91 1a 03 	lds	r31, 0x031A
     cce:	23 81       	ldd	r18, Z+3	; 0x03
     cd0:	21 ff       	sbrs	r18, 1
     cd2:	1b c0       	rjmp	.+54     	; 0xd0a <puts+0x4c>
     cd4:	ec 01       	movw	r28, r24
     cd6:	00 e0       	ldi	r16, 0x00	; 0
     cd8:	10 e0       	ldi	r17, 0x00	; 0
     cda:	89 91       	ld	r24, Y+
     cdc:	60 91 19 03 	lds	r22, 0x0319
     ce0:	70 91 1a 03 	lds	r23, 0x031A
     ce4:	db 01       	movw	r26, r22
     ce6:	18 96       	adiw	r26, 0x08	; 8
     ce8:	ed 91       	ld	r30, X+
     cea:	fc 91       	ld	r31, X
     cec:	19 97       	sbiw	r26, 0x09	; 9
     cee:	88 23       	and	r24, r24
     cf0:	31 f0       	breq	.+12     	; 0xcfe <puts+0x40>
     cf2:	19 95       	eicall
     cf4:	89 2b       	or	r24, r25
     cf6:	89 f3       	breq	.-30     	; 0xcda <puts+0x1c>
     cf8:	0f ef       	ldi	r16, 0xFF	; 255
     cfa:	1f ef       	ldi	r17, 0xFF	; 255
     cfc:	ee cf       	rjmp	.-36     	; 0xcda <puts+0x1c>
     cfe:	8a e0       	ldi	r24, 0x0A	; 10
     d00:	19 95       	eicall
     d02:	89 2b       	or	r24, r25
     d04:	11 f4       	brne	.+4      	; 0xd0a <puts+0x4c>
     d06:	c8 01       	movw	r24, r16
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <puts+0x50>
     d0a:	8f ef       	ldi	r24, 0xFF	; 255
     d0c:	9f ef       	ldi	r25, 0xFF	; 255
     d0e:	df 91       	pop	r29
     d10:	cf 91       	pop	r28
     d12:	1f 91       	pop	r17
     d14:	0f 91       	pop	r16
     d16:	08 95       	ret

00000d18 <vfprintf>:
     d18:	2f 92       	push	r2
     d1a:	3f 92       	push	r3
     d1c:	4f 92       	push	r4
     d1e:	5f 92       	push	r5
     d20:	6f 92       	push	r6
     d22:	7f 92       	push	r7
     d24:	8f 92       	push	r8
     d26:	9f 92       	push	r9
     d28:	af 92       	push	r10
     d2a:	bf 92       	push	r11
     d2c:	cf 92       	push	r12
     d2e:	df 92       	push	r13
     d30:	ef 92       	push	r14
     d32:	ff 92       	push	r15
     d34:	0f 93       	push	r16
     d36:	1f 93       	push	r17
     d38:	cf 93       	push	r28
     d3a:	df 93       	push	r29
     d3c:	cd b7       	in	r28, 0x3d	; 61
     d3e:	de b7       	in	r29, 0x3e	; 62
     d40:	2c 97       	sbiw	r28, 0x0c	; 12
     d42:	0f b6       	in	r0, 0x3f	; 63
     d44:	f8 94       	cli
     d46:	de bf       	out	0x3e, r29	; 62
     d48:	0f be       	out	0x3f, r0	; 63
     d4a:	cd bf       	out	0x3d, r28	; 61
     d4c:	7c 01       	movw	r14, r24
     d4e:	6b 01       	movw	r12, r22
     d50:	8a 01       	movw	r16, r20
     d52:	fc 01       	movw	r30, r24
     d54:	17 82       	std	Z+7, r1	; 0x07
     d56:	16 82       	std	Z+6, r1	; 0x06
     d58:	83 81       	ldd	r24, Z+3	; 0x03
     d5a:	81 ff       	sbrs	r24, 1
     d5c:	b0 c1       	rjmp	.+864    	; 0x10be <vfprintf+0x3a6>
     d5e:	ce 01       	movw	r24, r28
     d60:	01 96       	adiw	r24, 0x01	; 1
     d62:	4c 01       	movw	r8, r24
     d64:	f7 01       	movw	r30, r14
     d66:	93 81       	ldd	r25, Z+3	; 0x03
     d68:	f6 01       	movw	r30, r12
     d6a:	93 fd       	sbrc	r25, 3
     d6c:	85 91       	lpm	r24, Z+
     d6e:	93 ff       	sbrs	r25, 3
     d70:	81 91       	ld	r24, Z+
     d72:	6f 01       	movw	r12, r30
     d74:	88 23       	and	r24, r24
     d76:	09 f4       	brne	.+2      	; 0xd7a <vfprintf+0x62>
     d78:	9e c1       	rjmp	.+828    	; 0x10b6 <vfprintf+0x39e>
     d7a:	85 32       	cpi	r24, 0x25	; 37
     d7c:	39 f4       	brne	.+14     	; 0xd8c <vfprintf+0x74>
     d7e:	93 fd       	sbrc	r25, 3
     d80:	85 91       	lpm	r24, Z+
     d82:	93 ff       	sbrs	r25, 3
     d84:	81 91       	ld	r24, Z+
     d86:	6f 01       	movw	r12, r30
     d88:	85 32       	cpi	r24, 0x25	; 37
     d8a:	21 f4       	brne	.+8      	; 0xd94 <vfprintf+0x7c>
     d8c:	b7 01       	movw	r22, r14
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	0f d3       	rcall	.+1566   	; 0x13b0 <fputc>
     d92:	e8 cf       	rjmp	.-48     	; 0xd64 <vfprintf+0x4c>
     d94:	51 2c       	mov	r5, r1
     d96:	31 2c       	mov	r3, r1
     d98:	20 e0       	ldi	r18, 0x00	; 0
     d9a:	20 32       	cpi	r18, 0x20	; 32
     d9c:	a0 f4       	brcc	.+40     	; 0xdc6 <vfprintf+0xae>
     d9e:	8b 32       	cpi	r24, 0x2B	; 43
     da0:	69 f0       	breq	.+26     	; 0xdbc <vfprintf+0xa4>
     da2:	30 f4       	brcc	.+12     	; 0xdb0 <vfprintf+0x98>
     da4:	80 32       	cpi	r24, 0x20	; 32
     da6:	59 f0       	breq	.+22     	; 0xdbe <vfprintf+0xa6>
     da8:	83 32       	cpi	r24, 0x23	; 35
     daa:	69 f4       	brne	.+26     	; 0xdc6 <vfprintf+0xae>
     dac:	20 61       	ori	r18, 0x10	; 16
     dae:	2c c0       	rjmp	.+88     	; 0xe08 <vfprintf+0xf0>
     db0:	8d 32       	cpi	r24, 0x2D	; 45
     db2:	39 f0       	breq	.+14     	; 0xdc2 <vfprintf+0xaa>
     db4:	80 33       	cpi	r24, 0x30	; 48
     db6:	39 f4       	brne	.+14     	; 0xdc6 <vfprintf+0xae>
     db8:	21 60       	ori	r18, 0x01	; 1
     dba:	26 c0       	rjmp	.+76     	; 0xe08 <vfprintf+0xf0>
     dbc:	22 60       	ori	r18, 0x02	; 2
     dbe:	24 60       	ori	r18, 0x04	; 4
     dc0:	23 c0       	rjmp	.+70     	; 0xe08 <vfprintf+0xf0>
     dc2:	28 60       	ori	r18, 0x08	; 8
     dc4:	21 c0       	rjmp	.+66     	; 0xe08 <vfprintf+0xf0>
     dc6:	27 fd       	sbrc	r18, 7
     dc8:	27 c0       	rjmp	.+78     	; 0xe18 <vfprintf+0x100>
     dca:	30 ed       	ldi	r19, 0xD0	; 208
     dcc:	38 0f       	add	r19, r24
     dce:	3a 30       	cpi	r19, 0x0A	; 10
     dd0:	78 f4       	brcc	.+30     	; 0xdf0 <vfprintf+0xd8>
     dd2:	26 ff       	sbrs	r18, 6
     dd4:	06 c0       	rjmp	.+12     	; 0xde2 <vfprintf+0xca>
     dd6:	fa e0       	ldi	r31, 0x0A	; 10
     dd8:	5f 9e       	mul	r5, r31
     dda:	30 0d       	add	r19, r0
     ddc:	11 24       	eor	r1, r1
     dde:	53 2e       	mov	r5, r19
     de0:	13 c0       	rjmp	.+38     	; 0xe08 <vfprintf+0xf0>
     de2:	8a e0       	ldi	r24, 0x0A	; 10
     de4:	38 9e       	mul	r3, r24
     de6:	30 0d       	add	r19, r0
     de8:	11 24       	eor	r1, r1
     dea:	33 2e       	mov	r3, r19
     dec:	20 62       	ori	r18, 0x20	; 32
     dee:	0c c0       	rjmp	.+24     	; 0xe08 <vfprintf+0xf0>
     df0:	8e 32       	cpi	r24, 0x2E	; 46
     df2:	21 f4       	brne	.+8      	; 0xdfc <vfprintf+0xe4>
     df4:	26 fd       	sbrc	r18, 6
     df6:	5f c1       	rjmp	.+702    	; 0x10b6 <vfprintf+0x39e>
     df8:	20 64       	ori	r18, 0x40	; 64
     dfa:	06 c0       	rjmp	.+12     	; 0xe08 <vfprintf+0xf0>
     dfc:	8c 36       	cpi	r24, 0x6C	; 108
     dfe:	11 f4       	brne	.+4      	; 0xe04 <vfprintf+0xec>
     e00:	20 68       	ori	r18, 0x80	; 128
     e02:	02 c0       	rjmp	.+4      	; 0xe08 <vfprintf+0xf0>
     e04:	88 36       	cpi	r24, 0x68	; 104
     e06:	41 f4       	brne	.+16     	; 0xe18 <vfprintf+0x100>
     e08:	f6 01       	movw	r30, r12
     e0a:	93 fd       	sbrc	r25, 3
     e0c:	85 91       	lpm	r24, Z+
     e0e:	93 ff       	sbrs	r25, 3
     e10:	81 91       	ld	r24, Z+
     e12:	6f 01       	movw	r12, r30
     e14:	81 11       	cpse	r24, r1
     e16:	c1 cf       	rjmp	.-126    	; 0xd9a <vfprintf+0x82>
     e18:	98 2f       	mov	r25, r24
     e1a:	9f 7d       	andi	r25, 0xDF	; 223
     e1c:	95 54       	subi	r25, 0x45	; 69
     e1e:	93 30       	cpi	r25, 0x03	; 3
     e20:	28 f4       	brcc	.+10     	; 0xe2c <vfprintf+0x114>
     e22:	0c 5f       	subi	r16, 0xFC	; 252
     e24:	1f 4f       	sbci	r17, 0xFF	; 255
     e26:	ff e3       	ldi	r31, 0x3F	; 63
     e28:	f9 83       	std	Y+1, r31	; 0x01
     e2a:	0d c0       	rjmp	.+26     	; 0xe46 <vfprintf+0x12e>
     e2c:	83 36       	cpi	r24, 0x63	; 99
     e2e:	31 f0       	breq	.+12     	; 0xe3c <vfprintf+0x124>
     e30:	83 37       	cpi	r24, 0x73	; 115
     e32:	71 f0       	breq	.+28     	; 0xe50 <vfprintf+0x138>
     e34:	83 35       	cpi	r24, 0x53	; 83
     e36:	09 f0       	breq	.+2      	; 0xe3a <vfprintf+0x122>
     e38:	57 c0       	rjmp	.+174    	; 0xee8 <vfprintf+0x1d0>
     e3a:	21 c0       	rjmp	.+66     	; 0xe7e <vfprintf+0x166>
     e3c:	f8 01       	movw	r30, r16
     e3e:	80 81       	ld	r24, Z
     e40:	89 83       	std	Y+1, r24	; 0x01
     e42:	0e 5f       	subi	r16, 0xFE	; 254
     e44:	1f 4f       	sbci	r17, 0xFF	; 255
     e46:	44 24       	eor	r4, r4
     e48:	43 94       	inc	r4
     e4a:	51 2c       	mov	r5, r1
     e4c:	54 01       	movw	r10, r8
     e4e:	14 c0       	rjmp	.+40     	; 0xe78 <vfprintf+0x160>
     e50:	38 01       	movw	r6, r16
     e52:	f2 e0       	ldi	r31, 0x02	; 2
     e54:	6f 0e       	add	r6, r31
     e56:	71 1c       	adc	r7, r1
     e58:	f8 01       	movw	r30, r16
     e5a:	a0 80       	ld	r10, Z
     e5c:	b1 80       	ldd	r11, Z+1	; 0x01
     e5e:	26 ff       	sbrs	r18, 6
     e60:	03 c0       	rjmp	.+6      	; 0xe68 <vfprintf+0x150>
     e62:	65 2d       	mov	r22, r5
     e64:	70 e0       	ldi	r23, 0x00	; 0
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <vfprintf+0x154>
     e68:	6f ef       	ldi	r22, 0xFF	; 255
     e6a:	7f ef       	ldi	r23, 0xFF	; 255
     e6c:	c5 01       	movw	r24, r10
     e6e:	2c 87       	std	Y+12, r18	; 0x0c
     e70:	94 d2       	rcall	.+1320   	; 0x139a <strnlen>
     e72:	2c 01       	movw	r4, r24
     e74:	83 01       	movw	r16, r6
     e76:	2c 85       	ldd	r18, Y+12	; 0x0c
     e78:	2f 77       	andi	r18, 0x7F	; 127
     e7a:	22 2e       	mov	r2, r18
     e7c:	16 c0       	rjmp	.+44     	; 0xeaa <vfprintf+0x192>
     e7e:	38 01       	movw	r6, r16
     e80:	f2 e0       	ldi	r31, 0x02	; 2
     e82:	6f 0e       	add	r6, r31
     e84:	71 1c       	adc	r7, r1
     e86:	f8 01       	movw	r30, r16
     e88:	a0 80       	ld	r10, Z
     e8a:	b1 80       	ldd	r11, Z+1	; 0x01
     e8c:	26 ff       	sbrs	r18, 6
     e8e:	03 c0       	rjmp	.+6      	; 0xe96 <vfprintf+0x17e>
     e90:	65 2d       	mov	r22, r5
     e92:	70 e0       	ldi	r23, 0x00	; 0
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <vfprintf+0x182>
     e96:	6f ef       	ldi	r22, 0xFF	; 255
     e98:	7f ef       	ldi	r23, 0xFF	; 255
     e9a:	c5 01       	movw	r24, r10
     e9c:	2c 87       	std	Y+12, r18	; 0x0c
     e9e:	6b d2       	rcall	.+1238   	; 0x1376 <strnlen_P>
     ea0:	2c 01       	movw	r4, r24
     ea2:	2c 85       	ldd	r18, Y+12	; 0x0c
     ea4:	20 68       	ori	r18, 0x80	; 128
     ea6:	22 2e       	mov	r2, r18
     ea8:	83 01       	movw	r16, r6
     eaa:	23 fc       	sbrc	r2, 3
     eac:	19 c0       	rjmp	.+50     	; 0xee0 <vfprintf+0x1c8>
     eae:	83 2d       	mov	r24, r3
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	48 16       	cp	r4, r24
     eb4:	59 06       	cpc	r5, r25
     eb6:	a0 f4       	brcc	.+40     	; 0xee0 <vfprintf+0x1c8>
     eb8:	b7 01       	movw	r22, r14
     eba:	80 e2       	ldi	r24, 0x20	; 32
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	78 d2       	rcall	.+1264   	; 0x13b0 <fputc>
     ec0:	3a 94       	dec	r3
     ec2:	f5 cf       	rjmp	.-22     	; 0xeae <vfprintf+0x196>
     ec4:	f5 01       	movw	r30, r10
     ec6:	27 fc       	sbrc	r2, 7
     ec8:	85 91       	lpm	r24, Z+
     eca:	27 fe       	sbrs	r2, 7
     ecc:	81 91       	ld	r24, Z+
     ece:	5f 01       	movw	r10, r30
     ed0:	b7 01       	movw	r22, r14
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	6d d2       	rcall	.+1242   	; 0x13b0 <fputc>
     ed6:	31 10       	cpse	r3, r1
     ed8:	3a 94       	dec	r3
     eda:	f1 e0       	ldi	r31, 0x01	; 1
     edc:	4f 1a       	sub	r4, r31
     ede:	51 08       	sbc	r5, r1
     ee0:	41 14       	cp	r4, r1
     ee2:	51 04       	cpc	r5, r1
     ee4:	79 f7       	brne	.-34     	; 0xec4 <vfprintf+0x1ac>
     ee6:	de c0       	rjmp	.+444    	; 0x10a4 <vfprintf+0x38c>
     ee8:	84 36       	cpi	r24, 0x64	; 100
     eea:	11 f0       	breq	.+4      	; 0xef0 <vfprintf+0x1d8>
     eec:	89 36       	cpi	r24, 0x69	; 105
     eee:	31 f5       	brne	.+76     	; 0xf3c <vfprintf+0x224>
     ef0:	f8 01       	movw	r30, r16
     ef2:	27 ff       	sbrs	r18, 7
     ef4:	07 c0       	rjmp	.+14     	; 0xf04 <vfprintf+0x1ec>
     ef6:	60 81       	ld	r22, Z
     ef8:	71 81       	ldd	r23, Z+1	; 0x01
     efa:	82 81       	ldd	r24, Z+2	; 0x02
     efc:	93 81       	ldd	r25, Z+3	; 0x03
     efe:	0c 5f       	subi	r16, 0xFC	; 252
     f00:	1f 4f       	sbci	r17, 0xFF	; 255
     f02:	08 c0       	rjmp	.+16     	; 0xf14 <vfprintf+0x1fc>
     f04:	60 81       	ld	r22, Z
     f06:	71 81       	ldd	r23, Z+1	; 0x01
     f08:	88 27       	eor	r24, r24
     f0a:	77 fd       	sbrc	r23, 7
     f0c:	80 95       	com	r24
     f0e:	98 2f       	mov	r25, r24
     f10:	0e 5f       	subi	r16, 0xFE	; 254
     f12:	1f 4f       	sbci	r17, 0xFF	; 255
     f14:	2f 76       	andi	r18, 0x6F	; 111
     f16:	b2 2e       	mov	r11, r18
     f18:	97 ff       	sbrs	r25, 7
     f1a:	09 c0       	rjmp	.+18     	; 0xf2e <vfprintf+0x216>
     f1c:	90 95       	com	r25
     f1e:	80 95       	com	r24
     f20:	70 95       	com	r23
     f22:	61 95       	neg	r22
     f24:	7f 4f       	sbci	r23, 0xFF	; 255
     f26:	8f 4f       	sbci	r24, 0xFF	; 255
     f28:	9f 4f       	sbci	r25, 0xFF	; 255
     f2a:	20 68       	ori	r18, 0x80	; 128
     f2c:	b2 2e       	mov	r11, r18
     f2e:	2a e0       	ldi	r18, 0x0A	; 10
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	a4 01       	movw	r20, r8
     f34:	6f d2       	rcall	.+1246   	; 0x1414 <__ultoa_invert>
     f36:	a8 2e       	mov	r10, r24
     f38:	a8 18       	sub	r10, r8
     f3a:	43 c0       	rjmp	.+134    	; 0xfc2 <vfprintf+0x2aa>
     f3c:	85 37       	cpi	r24, 0x75	; 117
     f3e:	29 f4       	brne	.+10     	; 0xf4a <vfprintf+0x232>
     f40:	2f 7e       	andi	r18, 0xEF	; 239
     f42:	b2 2e       	mov	r11, r18
     f44:	2a e0       	ldi	r18, 0x0A	; 10
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	25 c0       	rjmp	.+74     	; 0xf94 <vfprintf+0x27c>
     f4a:	f2 2f       	mov	r31, r18
     f4c:	f9 7f       	andi	r31, 0xF9	; 249
     f4e:	bf 2e       	mov	r11, r31
     f50:	8f 36       	cpi	r24, 0x6F	; 111
     f52:	c1 f0       	breq	.+48     	; 0xf84 <vfprintf+0x26c>
     f54:	18 f4       	brcc	.+6      	; 0xf5c <vfprintf+0x244>
     f56:	88 35       	cpi	r24, 0x58	; 88
     f58:	79 f0       	breq	.+30     	; 0xf78 <vfprintf+0x260>
     f5a:	ad c0       	rjmp	.+346    	; 0x10b6 <vfprintf+0x39e>
     f5c:	80 37       	cpi	r24, 0x70	; 112
     f5e:	19 f0       	breq	.+6      	; 0xf66 <vfprintf+0x24e>
     f60:	88 37       	cpi	r24, 0x78	; 120
     f62:	21 f0       	breq	.+8      	; 0xf6c <vfprintf+0x254>
     f64:	a8 c0       	rjmp	.+336    	; 0x10b6 <vfprintf+0x39e>
     f66:	2f 2f       	mov	r18, r31
     f68:	20 61       	ori	r18, 0x10	; 16
     f6a:	b2 2e       	mov	r11, r18
     f6c:	b4 fe       	sbrs	r11, 4
     f6e:	0d c0       	rjmp	.+26     	; 0xf8a <vfprintf+0x272>
     f70:	8b 2d       	mov	r24, r11
     f72:	84 60       	ori	r24, 0x04	; 4
     f74:	b8 2e       	mov	r11, r24
     f76:	09 c0       	rjmp	.+18     	; 0xf8a <vfprintf+0x272>
     f78:	24 ff       	sbrs	r18, 4
     f7a:	0a c0       	rjmp	.+20     	; 0xf90 <vfprintf+0x278>
     f7c:	9f 2f       	mov	r25, r31
     f7e:	96 60       	ori	r25, 0x06	; 6
     f80:	b9 2e       	mov	r11, r25
     f82:	06 c0       	rjmp	.+12     	; 0xf90 <vfprintf+0x278>
     f84:	28 e0       	ldi	r18, 0x08	; 8
     f86:	30 e0       	ldi	r19, 0x00	; 0
     f88:	05 c0       	rjmp	.+10     	; 0xf94 <vfprintf+0x27c>
     f8a:	20 e1       	ldi	r18, 0x10	; 16
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	02 c0       	rjmp	.+4      	; 0xf94 <vfprintf+0x27c>
     f90:	20 e1       	ldi	r18, 0x10	; 16
     f92:	32 e0       	ldi	r19, 0x02	; 2
     f94:	f8 01       	movw	r30, r16
     f96:	b7 fe       	sbrs	r11, 7
     f98:	07 c0       	rjmp	.+14     	; 0xfa8 <vfprintf+0x290>
     f9a:	60 81       	ld	r22, Z
     f9c:	71 81       	ldd	r23, Z+1	; 0x01
     f9e:	82 81       	ldd	r24, Z+2	; 0x02
     fa0:	93 81       	ldd	r25, Z+3	; 0x03
     fa2:	0c 5f       	subi	r16, 0xFC	; 252
     fa4:	1f 4f       	sbci	r17, 0xFF	; 255
     fa6:	06 c0       	rjmp	.+12     	; 0xfb4 <vfprintf+0x29c>
     fa8:	60 81       	ld	r22, Z
     faa:	71 81       	ldd	r23, Z+1	; 0x01
     fac:	80 e0       	ldi	r24, 0x00	; 0
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	0e 5f       	subi	r16, 0xFE	; 254
     fb2:	1f 4f       	sbci	r17, 0xFF	; 255
     fb4:	a4 01       	movw	r20, r8
     fb6:	2e d2       	rcall	.+1116   	; 0x1414 <__ultoa_invert>
     fb8:	a8 2e       	mov	r10, r24
     fba:	a8 18       	sub	r10, r8
     fbc:	fb 2d       	mov	r31, r11
     fbe:	ff 77       	andi	r31, 0x7F	; 127
     fc0:	bf 2e       	mov	r11, r31
     fc2:	b6 fe       	sbrs	r11, 6
     fc4:	0b c0       	rjmp	.+22     	; 0xfdc <vfprintf+0x2c4>
     fc6:	2b 2d       	mov	r18, r11
     fc8:	2e 7f       	andi	r18, 0xFE	; 254
     fca:	a5 14       	cp	r10, r5
     fcc:	50 f4       	brcc	.+20     	; 0xfe2 <vfprintf+0x2ca>
     fce:	b4 fe       	sbrs	r11, 4
     fd0:	0a c0       	rjmp	.+20     	; 0xfe6 <vfprintf+0x2ce>
     fd2:	b2 fc       	sbrc	r11, 2
     fd4:	08 c0       	rjmp	.+16     	; 0xfe6 <vfprintf+0x2ce>
     fd6:	2b 2d       	mov	r18, r11
     fd8:	2e 7e       	andi	r18, 0xEE	; 238
     fda:	05 c0       	rjmp	.+10     	; 0xfe6 <vfprintf+0x2ce>
     fdc:	7a 2c       	mov	r7, r10
     fde:	2b 2d       	mov	r18, r11
     fe0:	03 c0       	rjmp	.+6      	; 0xfe8 <vfprintf+0x2d0>
     fe2:	7a 2c       	mov	r7, r10
     fe4:	01 c0       	rjmp	.+2      	; 0xfe8 <vfprintf+0x2d0>
     fe6:	75 2c       	mov	r7, r5
     fe8:	24 ff       	sbrs	r18, 4
     fea:	0d c0       	rjmp	.+26     	; 0x1006 <vfprintf+0x2ee>
     fec:	fe 01       	movw	r30, r28
     fee:	ea 0d       	add	r30, r10
     ff0:	f1 1d       	adc	r31, r1
     ff2:	80 81       	ld	r24, Z
     ff4:	80 33       	cpi	r24, 0x30	; 48
     ff6:	11 f4       	brne	.+4      	; 0xffc <vfprintf+0x2e4>
     ff8:	29 7e       	andi	r18, 0xE9	; 233
     ffa:	09 c0       	rjmp	.+18     	; 0x100e <vfprintf+0x2f6>
     ffc:	22 ff       	sbrs	r18, 2
     ffe:	06 c0       	rjmp	.+12     	; 0x100c <vfprintf+0x2f4>
    1000:	73 94       	inc	r7
    1002:	73 94       	inc	r7
    1004:	04 c0       	rjmp	.+8      	; 0x100e <vfprintf+0x2f6>
    1006:	82 2f       	mov	r24, r18
    1008:	86 78       	andi	r24, 0x86	; 134
    100a:	09 f0       	breq	.+2      	; 0x100e <vfprintf+0x2f6>
    100c:	73 94       	inc	r7
    100e:	23 fd       	sbrc	r18, 3
    1010:	12 c0       	rjmp	.+36     	; 0x1036 <vfprintf+0x31e>
    1012:	20 ff       	sbrs	r18, 0
    1014:	06 c0       	rjmp	.+12     	; 0x1022 <vfprintf+0x30a>
    1016:	5a 2c       	mov	r5, r10
    1018:	73 14       	cp	r7, r3
    101a:	18 f4       	brcc	.+6      	; 0x1022 <vfprintf+0x30a>
    101c:	53 0c       	add	r5, r3
    101e:	57 18       	sub	r5, r7
    1020:	73 2c       	mov	r7, r3
    1022:	73 14       	cp	r7, r3
    1024:	60 f4       	brcc	.+24     	; 0x103e <vfprintf+0x326>
    1026:	b7 01       	movw	r22, r14
    1028:	80 e2       	ldi	r24, 0x20	; 32
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	2c 87       	std	Y+12, r18	; 0x0c
    102e:	c0 d1       	rcall	.+896    	; 0x13b0 <fputc>
    1030:	73 94       	inc	r7
    1032:	2c 85       	ldd	r18, Y+12	; 0x0c
    1034:	f6 cf       	rjmp	.-20     	; 0x1022 <vfprintf+0x30a>
    1036:	73 14       	cp	r7, r3
    1038:	10 f4       	brcc	.+4      	; 0x103e <vfprintf+0x326>
    103a:	37 18       	sub	r3, r7
    103c:	01 c0       	rjmp	.+2      	; 0x1040 <vfprintf+0x328>
    103e:	31 2c       	mov	r3, r1
    1040:	24 ff       	sbrs	r18, 4
    1042:	11 c0       	rjmp	.+34     	; 0x1066 <vfprintf+0x34e>
    1044:	b7 01       	movw	r22, r14
    1046:	80 e3       	ldi	r24, 0x30	; 48
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	2c 87       	std	Y+12, r18	; 0x0c
    104c:	b1 d1       	rcall	.+866    	; 0x13b0 <fputc>
    104e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1050:	22 ff       	sbrs	r18, 2
    1052:	16 c0       	rjmp	.+44     	; 0x1080 <vfprintf+0x368>
    1054:	21 ff       	sbrs	r18, 1
    1056:	03 c0       	rjmp	.+6      	; 0x105e <vfprintf+0x346>
    1058:	88 e5       	ldi	r24, 0x58	; 88
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	02 c0       	rjmp	.+4      	; 0x1062 <vfprintf+0x34a>
    105e:	88 e7       	ldi	r24, 0x78	; 120
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	b7 01       	movw	r22, r14
    1064:	0c c0       	rjmp	.+24     	; 0x107e <vfprintf+0x366>
    1066:	82 2f       	mov	r24, r18
    1068:	86 78       	andi	r24, 0x86	; 134
    106a:	51 f0       	breq	.+20     	; 0x1080 <vfprintf+0x368>
    106c:	21 fd       	sbrc	r18, 1
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <vfprintf+0x35c>
    1070:	80 e2       	ldi	r24, 0x20	; 32
    1072:	01 c0       	rjmp	.+2      	; 0x1076 <vfprintf+0x35e>
    1074:	8b e2       	ldi	r24, 0x2B	; 43
    1076:	27 fd       	sbrc	r18, 7
    1078:	8d e2       	ldi	r24, 0x2D	; 45
    107a:	b7 01       	movw	r22, r14
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	98 d1       	rcall	.+816    	; 0x13b0 <fputc>
    1080:	a5 14       	cp	r10, r5
    1082:	30 f4       	brcc	.+12     	; 0x1090 <vfprintf+0x378>
    1084:	b7 01       	movw	r22, r14
    1086:	80 e3       	ldi	r24, 0x30	; 48
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	92 d1       	rcall	.+804    	; 0x13b0 <fputc>
    108c:	5a 94       	dec	r5
    108e:	f8 cf       	rjmp	.-16     	; 0x1080 <vfprintf+0x368>
    1090:	aa 94       	dec	r10
    1092:	f4 01       	movw	r30, r8
    1094:	ea 0d       	add	r30, r10
    1096:	f1 1d       	adc	r31, r1
    1098:	80 81       	ld	r24, Z
    109a:	b7 01       	movw	r22, r14
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	88 d1       	rcall	.+784    	; 0x13b0 <fputc>
    10a0:	a1 10       	cpse	r10, r1
    10a2:	f6 cf       	rjmp	.-20     	; 0x1090 <vfprintf+0x378>
    10a4:	33 20       	and	r3, r3
    10a6:	09 f4       	brne	.+2      	; 0x10aa <vfprintf+0x392>
    10a8:	5d ce       	rjmp	.-838    	; 0xd64 <vfprintf+0x4c>
    10aa:	b7 01       	movw	r22, r14
    10ac:	80 e2       	ldi	r24, 0x20	; 32
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	7f d1       	rcall	.+766    	; 0x13b0 <fputc>
    10b2:	3a 94       	dec	r3
    10b4:	f7 cf       	rjmp	.-18     	; 0x10a4 <vfprintf+0x38c>
    10b6:	f7 01       	movw	r30, r14
    10b8:	86 81       	ldd	r24, Z+6	; 0x06
    10ba:	97 81       	ldd	r25, Z+7	; 0x07
    10bc:	02 c0       	rjmp	.+4      	; 0x10c2 <vfprintf+0x3aa>
    10be:	8f ef       	ldi	r24, 0xFF	; 255
    10c0:	9f ef       	ldi	r25, 0xFF	; 255
    10c2:	2c 96       	adiw	r28, 0x0c	; 12
    10c4:	0f b6       	in	r0, 0x3f	; 63
    10c6:	f8 94       	cli
    10c8:	de bf       	out	0x3e, r29	; 62
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	cd bf       	out	0x3d, r28	; 61
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	1f 91       	pop	r17
    10d4:	0f 91       	pop	r16
    10d6:	ff 90       	pop	r15
    10d8:	ef 90       	pop	r14
    10da:	df 90       	pop	r13
    10dc:	cf 90       	pop	r12
    10de:	bf 90       	pop	r11
    10e0:	af 90       	pop	r10
    10e2:	9f 90       	pop	r9
    10e4:	8f 90       	pop	r8
    10e6:	7f 90       	pop	r7
    10e8:	6f 90       	pop	r6
    10ea:	5f 90       	pop	r5
    10ec:	4f 90       	pop	r4
    10ee:	3f 90       	pop	r3
    10f0:	2f 90       	pop	r2
    10f2:	08 95       	ret

000010f4 <calloc>:
    10f4:	0f 93       	push	r16
    10f6:	1f 93       	push	r17
    10f8:	cf 93       	push	r28
    10fa:	df 93       	push	r29
    10fc:	86 9f       	mul	r24, r22
    10fe:	80 01       	movw	r16, r0
    1100:	87 9f       	mul	r24, r23
    1102:	10 0d       	add	r17, r0
    1104:	96 9f       	mul	r25, r22
    1106:	10 0d       	add	r17, r0
    1108:	11 24       	eor	r1, r1
    110a:	c8 01       	movw	r24, r16
    110c:	0d d0       	rcall	.+26     	; 0x1128 <malloc>
    110e:	ec 01       	movw	r28, r24
    1110:	00 97       	sbiw	r24, 0x00	; 0
    1112:	21 f0       	breq	.+8      	; 0x111c <calloc+0x28>
    1114:	a8 01       	movw	r20, r16
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	70 e0       	ldi	r23, 0x00	; 0
    111a:	38 d1       	rcall	.+624    	; 0x138c <memset>
    111c:	ce 01       	movw	r24, r28
    111e:	df 91       	pop	r29
    1120:	cf 91       	pop	r28
    1122:	1f 91       	pop	r17
    1124:	0f 91       	pop	r16
    1126:	08 95       	ret

00001128 <malloc>:
    1128:	cf 93       	push	r28
    112a:	df 93       	push	r29
    112c:	82 30       	cpi	r24, 0x02	; 2
    112e:	91 05       	cpc	r25, r1
    1130:	10 f4       	brcc	.+4      	; 0x1136 <malloc+0xe>
    1132:	82 e0       	ldi	r24, 0x02	; 2
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	e0 91 1f 03 	lds	r30, 0x031F
    113a:	f0 91 20 03 	lds	r31, 0x0320
    113e:	20 e0       	ldi	r18, 0x00	; 0
    1140:	30 e0       	ldi	r19, 0x00	; 0
    1142:	a0 e0       	ldi	r26, 0x00	; 0
    1144:	b0 e0       	ldi	r27, 0x00	; 0
    1146:	30 97       	sbiw	r30, 0x00	; 0
    1148:	39 f1       	breq	.+78     	; 0x1198 <malloc+0x70>
    114a:	40 81       	ld	r20, Z
    114c:	51 81       	ldd	r21, Z+1	; 0x01
    114e:	48 17       	cp	r20, r24
    1150:	59 07       	cpc	r21, r25
    1152:	b8 f0       	brcs	.+46     	; 0x1182 <malloc+0x5a>
    1154:	48 17       	cp	r20, r24
    1156:	59 07       	cpc	r21, r25
    1158:	71 f4       	brne	.+28     	; 0x1176 <malloc+0x4e>
    115a:	82 81       	ldd	r24, Z+2	; 0x02
    115c:	93 81       	ldd	r25, Z+3	; 0x03
    115e:	10 97       	sbiw	r26, 0x00	; 0
    1160:	29 f0       	breq	.+10     	; 0x116c <malloc+0x44>
    1162:	13 96       	adiw	r26, 0x03	; 3
    1164:	9c 93       	st	X, r25
    1166:	8e 93       	st	-X, r24
    1168:	12 97       	sbiw	r26, 0x02	; 2
    116a:	2c c0       	rjmp	.+88     	; 0x11c4 <malloc+0x9c>
    116c:	90 93 20 03 	sts	0x0320, r25
    1170:	80 93 1f 03 	sts	0x031F, r24
    1174:	27 c0       	rjmp	.+78     	; 0x11c4 <malloc+0x9c>
    1176:	21 15       	cp	r18, r1
    1178:	31 05       	cpc	r19, r1
    117a:	31 f0       	breq	.+12     	; 0x1188 <malloc+0x60>
    117c:	42 17       	cp	r20, r18
    117e:	53 07       	cpc	r21, r19
    1180:	18 f0       	brcs	.+6      	; 0x1188 <malloc+0x60>
    1182:	a9 01       	movw	r20, r18
    1184:	db 01       	movw	r26, r22
    1186:	01 c0       	rjmp	.+2      	; 0x118a <malloc+0x62>
    1188:	ef 01       	movw	r28, r30
    118a:	9a 01       	movw	r18, r20
    118c:	bd 01       	movw	r22, r26
    118e:	df 01       	movw	r26, r30
    1190:	02 80       	ldd	r0, Z+2	; 0x02
    1192:	f3 81       	ldd	r31, Z+3	; 0x03
    1194:	e0 2d       	mov	r30, r0
    1196:	d7 cf       	rjmp	.-82     	; 0x1146 <malloc+0x1e>
    1198:	21 15       	cp	r18, r1
    119a:	31 05       	cpc	r19, r1
    119c:	f9 f0       	breq	.+62     	; 0x11dc <malloc+0xb4>
    119e:	28 1b       	sub	r18, r24
    11a0:	39 0b       	sbc	r19, r25
    11a2:	24 30       	cpi	r18, 0x04	; 4
    11a4:	31 05       	cpc	r19, r1
    11a6:	80 f4       	brcc	.+32     	; 0x11c8 <malloc+0xa0>
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	9b 81       	ldd	r25, Y+3	; 0x03
    11ac:	61 15       	cp	r22, r1
    11ae:	71 05       	cpc	r23, r1
    11b0:	21 f0       	breq	.+8      	; 0x11ba <malloc+0x92>
    11b2:	fb 01       	movw	r30, r22
    11b4:	93 83       	std	Z+3, r25	; 0x03
    11b6:	82 83       	std	Z+2, r24	; 0x02
    11b8:	04 c0       	rjmp	.+8      	; 0x11c2 <malloc+0x9a>
    11ba:	90 93 20 03 	sts	0x0320, r25
    11be:	80 93 1f 03 	sts	0x031F, r24
    11c2:	fe 01       	movw	r30, r28
    11c4:	32 96       	adiw	r30, 0x02	; 2
    11c6:	44 c0       	rjmp	.+136    	; 0x1250 <malloc+0x128>
    11c8:	fe 01       	movw	r30, r28
    11ca:	e2 0f       	add	r30, r18
    11cc:	f3 1f       	adc	r31, r19
    11ce:	81 93       	st	Z+, r24
    11d0:	91 93       	st	Z+, r25
    11d2:	22 50       	subi	r18, 0x02	; 2
    11d4:	31 09       	sbc	r19, r1
    11d6:	39 83       	std	Y+1, r19	; 0x01
    11d8:	28 83       	st	Y, r18
    11da:	3a c0       	rjmp	.+116    	; 0x1250 <malloc+0x128>
    11dc:	20 91 1d 03 	lds	r18, 0x031D
    11e0:	30 91 1e 03 	lds	r19, 0x031E
    11e4:	23 2b       	or	r18, r19
    11e6:	41 f4       	brne	.+16     	; 0x11f8 <malloc+0xd0>
    11e8:	20 91 02 02 	lds	r18, 0x0202
    11ec:	30 91 03 02 	lds	r19, 0x0203
    11f0:	30 93 1e 03 	sts	0x031E, r19
    11f4:	20 93 1d 03 	sts	0x031D, r18
    11f8:	20 91 00 02 	lds	r18, 0x0200
    11fc:	30 91 01 02 	lds	r19, 0x0201
    1200:	21 15       	cp	r18, r1
    1202:	31 05       	cpc	r19, r1
    1204:	41 f4       	brne	.+16     	; 0x1216 <malloc+0xee>
    1206:	2d b7       	in	r18, 0x3d	; 61
    1208:	3e b7       	in	r19, 0x3e	; 62
    120a:	40 91 04 02 	lds	r20, 0x0204
    120e:	50 91 05 02 	lds	r21, 0x0205
    1212:	24 1b       	sub	r18, r20
    1214:	35 0b       	sbc	r19, r21
    1216:	e0 91 1d 03 	lds	r30, 0x031D
    121a:	f0 91 1e 03 	lds	r31, 0x031E
    121e:	e2 17       	cp	r30, r18
    1220:	f3 07       	cpc	r31, r19
    1222:	a0 f4       	brcc	.+40     	; 0x124c <malloc+0x124>
    1224:	2e 1b       	sub	r18, r30
    1226:	3f 0b       	sbc	r19, r31
    1228:	28 17       	cp	r18, r24
    122a:	39 07       	cpc	r19, r25
    122c:	78 f0       	brcs	.+30     	; 0x124c <malloc+0x124>
    122e:	ac 01       	movw	r20, r24
    1230:	4e 5f       	subi	r20, 0xFE	; 254
    1232:	5f 4f       	sbci	r21, 0xFF	; 255
    1234:	24 17       	cp	r18, r20
    1236:	35 07       	cpc	r19, r21
    1238:	48 f0       	brcs	.+18     	; 0x124c <malloc+0x124>
    123a:	4e 0f       	add	r20, r30
    123c:	5f 1f       	adc	r21, r31
    123e:	50 93 1e 03 	sts	0x031E, r21
    1242:	40 93 1d 03 	sts	0x031D, r20
    1246:	81 93       	st	Z+, r24
    1248:	91 93       	st	Z+, r25
    124a:	02 c0       	rjmp	.+4      	; 0x1250 <malloc+0x128>
    124c:	e0 e0       	ldi	r30, 0x00	; 0
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	cf 01       	movw	r24, r30
    1252:	df 91       	pop	r29
    1254:	cf 91       	pop	r28
    1256:	08 95       	ret

00001258 <free>:
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	00 97       	sbiw	r24, 0x00	; 0
    125e:	09 f4       	brne	.+2      	; 0x1262 <free+0xa>
    1260:	87 c0       	rjmp	.+270    	; 0x1370 <free+0x118>
    1262:	fc 01       	movw	r30, r24
    1264:	32 97       	sbiw	r30, 0x02	; 2
    1266:	13 82       	std	Z+3, r1	; 0x03
    1268:	12 82       	std	Z+2, r1	; 0x02
    126a:	c0 91 1f 03 	lds	r28, 0x031F
    126e:	d0 91 20 03 	lds	r29, 0x0320
    1272:	20 97       	sbiw	r28, 0x00	; 0
    1274:	81 f4       	brne	.+32     	; 0x1296 <free+0x3e>
    1276:	20 81       	ld	r18, Z
    1278:	31 81       	ldd	r19, Z+1	; 0x01
    127a:	28 0f       	add	r18, r24
    127c:	39 1f       	adc	r19, r25
    127e:	80 91 1d 03 	lds	r24, 0x031D
    1282:	90 91 1e 03 	lds	r25, 0x031E
    1286:	82 17       	cp	r24, r18
    1288:	93 07       	cpc	r25, r19
    128a:	79 f5       	brne	.+94     	; 0x12ea <free+0x92>
    128c:	f0 93 1e 03 	sts	0x031E, r31
    1290:	e0 93 1d 03 	sts	0x031D, r30
    1294:	6d c0       	rjmp	.+218    	; 0x1370 <free+0x118>
    1296:	de 01       	movw	r26, r28
    1298:	20 e0       	ldi	r18, 0x00	; 0
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	ae 17       	cp	r26, r30
    129e:	bf 07       	cpc	r27, r31
    12a0:	50 f4       	brcc	.+20     	; 0x12b6 <free+0x5e>
    12a2:	12 96       	adiw	r26, 0x02	; 2
    12a4:	4d 91       	ld	r20, X+
    12a6:	5c 91       	ld	r21, X
    12a8:	13 97       	sbiw	r26, 0x03	; 3
    12aa:	9d 01       	movw	r18, r26
    12ac:	41 15       	cp	r20, r1
    12ae:	51 05       	cpc	r21, r1
    12b0:	09 f1       	breq	.+66     	; 0x12f4 <free+0x9c>
    12b2:	da 01       	movw	r26, r20
    12b4:	f3 cf       	rjmp	.-26     	; 0x129c <free+0x44>
    12b6:	b3 83       	std	Z+3, r27	; 0x03
    12b8:	a2 83       	std	Z+2, r26	; 0x02
    12ba:	40 81       	ld	r20, Z
    12bc:	51 81       	ldd	r21, Z+1	; 0x01
    12be:	84 0f       	add	r24, r20
    12c0:	95 1f       	adc	r25, r21
    12c2:	8a 17       	cp	r24, r26
    12c4:	9b 07       	cpc	r25, r27
    12c6:	71 f4       	brne	.+28     	; 0x12e4 <free+0x8c>
    12c8:	8d 91       	ld	r24, X+
    12ca:	9c 91       	ld	r25, X
    12cc:	11 97       	sbiw	r26, 0x01	; 1
    12ce:	84 0f       	add	r24, r20
    12d0:	95 1f       	adc	r25, r21
    12d2:	02 96       	adiw	r24, 0x02	; 2
    12d4:	91 83       	std	Z+1, r25	; 0x01
    12d6:	80 83       	st	Z, r24
    12d8:	12 96       	adiw	r26, 0x02	; 2
    12da:	8d 91       	ld	r24, X+
    12dc:	9c 91       	ld	r25, X
    12de:	13 97       	sbiw	r26, 0x03	; 3
    12e0:	93 83       	std	Z+3, r25	; 0x03
    12e2:	82 83       	std	Z+2, r24	; 0x02
    12e4:	21 15       	cp	r18, r1
    12e6:	31 05       	cpc	r19, r1
    12e8:	29 f4       	brne	.+10     	; 0x12f4 <free+0x9c>
    12ea:	f0 93 20 03 	sts	0x0320, r31
    12ee:	e0 93 1f 03 	sts	0x031F, r30
    12f2:	3e c0       	rjmp	.+124    	; 0x1370 <free+0x118>
    12f4:	d9 01       	movw	r26, r18
    12f6:	13 96       	adiw	r26, 0x03	; 3
    12f8:	fc 93       	st	X, r31
    12fa:	ee 93       	st	-X, r30
    12fc:	12 97       	sbiw	r26, 0x02	; 2
    12fe:	4d 91       	ld	r20, X+
    1300:	5d 91       	ld	r21, X+
    1302:	a4 0f       	add	r26, r20
    1304:	b5 1f       	adc	r27, r21
    1306:	ea 17       	cp	r30, r26
    1308:	fb 07       	cpc	r31, r27
    130a:	79 f4       	brne	.+30     	; 0x132a <free+0xd2>
    130c:	80 81       	ld	r24, Z
    130e:	91 81       	ldd	r25, Z+1	; 0x01
    1310:	84 0f       	add	r24, r20
    1312:	95 1f       	adc	r25, r21
    1314:	02 96       	adiw	r24, 0x02	; 2
    1316:	d9 01       	movw	r26, r18
    1318:	11 96       	adiw	r26, 0x01	; 1
    131a:	9c 93       	st	X, r25
    131c:	8e 93       	st	-X, r24
    131e:	82 81       	ldd	r24, Z+2	; 0x02
    1320:	93 81       	ldd	r25, Z+3	; 0x03
    1322:	13 96       	adiw	r26, 0x03	; 3
    1324:	9c 93       	st	X, r25
    1326:	8e 93       	st	-X, r24
    1328:	12 97       	sbiw	r26, 0x02	; 2
    132a:	e0 e0       	ldi	r30, 0x00	; 0
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	8a 81       	ldd	r24, Y+2	; 0x02
    1330:	9b 81       	ldd	r25, Y+3	; 0x03
    1332:	00 97       	sbiw	r24, 0x00	; 0
    1334:	19 f0       	breq	.+6      	; 0x133c <free+0xe4>
    1336:	fe 01       	movw	r30, r28
    1338:	ec 01       	movw	r28, r24
    133a:	f9 cf       	rjmp	.-14     	; 0x132e <free+0xd6>
    133c:	ce 01       	movw	r24, r28
    133e:	02 96       	adiw	r24, 0x02	; 2
    1340:	28 81       	ld	r18, Y
    1342:	39 81       	ldd	r19, Y+1	; 0x01
    1344:	82 0f       	add	r24, r18
    1346:	93 1f       	adc	r25, r19
    1348:	20 91 1d 03 	lds	r18, 0x031D
    134c:	30 91 1e 03 	lds	r19, 0x031E
    1350:	28 17       	cp	r18, r24
    1352:	39 07       	cpc	r19, r25
    1354:	69 f4       	brne	.+26     	; 0x1370 <free+0x118>
    1356:	30 97       	sbiw	r30, 0x00	; 0
    1358:	29 f4       	brne	.+10     	; 0x1364 <free+0x10c>
    135a:	10 92 20 03 	sts	0x0320, r1
    135e:	10 92 1f 03 	sts	0x031F, r1
    1362:	02 c0       	rjmp	.+4      	; 0x1368 <free+0x110>
    1364:	13 82       	std	Z+3, r1	; 0x03
    1366:	12 82       	std	Z+2, r1	; 0x02
    1368:	d0 93 1e 03 	sts	0x031E, r29
    136c:	c0 93 1d 03 	sts	0x031D, r28
    1370:	df 91       	pop	r29
    1372:	cf 91       	pop	r28
    1374:	08 95       	ret

00001376 <strnlen_P>:
    1376:	fc 01       	movw	r30, r24
    1378:	05 90       	lpm	r0, Z+
    137a:	61 50       	subi	r22, 0x01	; 1
    137c:	70 40       	sbci	r23, 0x00	; 0
    137e:	01 10       	cpse	r0, r1
    1380:	d8 f7       	brcc	.-10     	; 0x1378 <strnlen_P+0x2>
    1382:	80 95       	com	r24
    1384:	90 95       	com	r25
    1386:	8e 0f       	add	r24, r30
    1388:	9f 1f       	adc	r25, r31
    138a:	08 95       	ret

0000138c <memset>:
    138c:	dc 01       	movw	r26, r24
    138e:	01 c0       	rjmp	.+2      	; 0x1392 <memset+0x6>
    1390:	6d 93       	st	X+, r22
    1392:	41 50       	subi	r20, 0x01	; 1
    1394:	50 40       	sbci	r21, 0x00	; 0
    1396:	e0 f7       	brcc	.-8      	; 0x1390 <memset+0x4>
    1398:	08 95       	ret

0000139a <strnlen>:
    139a:	fc 01       	movw	r30, r24
    139c:	61 50       	subi	r22, 0x01	; 1
    139e:	70 40       	sbci	r23, 0x00	; 0
    13a0:	01 90       	ld	r0, Z+
    13a2:	01 10       	cpse	r0, r1
    13a4:	d8 f7       	brcc	.-10     	; 0x139c <strnlen+0x2>
    13a6:	80 95       	com	r24
    13a8:	90 95       	com	r25
    13aa:	8e 0f       	add	r24, r30
    13ac:	9f 1f       	adc	r25, r31
    13ae:	08 95       	ret

000013b0 <fputc>:
    13b0:	0f 93       	push	r16
    13b2:	1f 93       	push	r17
    13b4:	cf 93       	push	r28
    13b6:	df 93       	push	r29
    13b8:	18 2f       	mov	r17, r24
    13ba:	09 2f       	mov	r16, r25
    13bc:	eb 01       	movw	r28, r22
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	81 fd       	sbrc	r24, 1
    13c2:	03 c0       	rjmp	.+6      	; 0x13ca <fputc+0x1a>
    13c4:	8f ef       	ldi	r24, 0xFF	; 255
    13c6:	9f ef       	ldi	r25, 0xFF	; 255
    13c8:	20 c0       	rjmp	.+64     	; 0x140a <fputc+0x5a>
    13ca:	82 ff       	sbrs	r24, 2
    13cc:	10 c0       	rjmp	.+32     	; 0x13ee <fputc+0x3e>
    13ce:	4e 81       	ldd	r20, Y+6	; 0x06
    13d0:	5f 81       	ldd	r21, Y+7	; 0x07
    13d2:	2c 81       	ldd	r18, Y+4	; 0x04
    13d4:	3d 81       	ldd	r19, Y+5	; 0x05
    13d6:	42 17       	cp	r20, r18
    13d8:	53 07       	cpc	r21, r19
    13da:	7c f4       	brge	.+30     	; 0x13fa <fputc+0x4a>
    13dc:	e8 81       	ld	r30, Y
    13de:	f9 81       	ldd	r31, Y+1	; 0x01
    13e0:	9f 01       	movw	r18, r30
    13e2:	2f 5f       	subi	r18, 0xFF	; 255
    13e4:	3f 4f       	sbci	r19, 0xFF	; 255
    13e6:	39 83       	std	Y+1, r19	; 0x01
    13e8:	28 83       	st	Y, r18
    13ea:	10 83       	st	Z, r17
    13ec:	06 c0       	rjmp	.+12     	; 0x13fa <fputc+0x4a>
    13ee:	e8 85       	ldd	r30, Y+8	; 0x08
    13f0:	f9 85       	ldd	r31, Y+9	; 0x09
    13f2:	81 2f       	mov	r24, r17
    13f4:	19 95       	eicall
    13f6:	89 2b       	or	r24, r25
    13f8:	29 f7       	brne	.-54     	; 0x13c4 <fputc+0x14>
    13fa:	2e 81       	ldd	r18, Y+6	; 0x06
    13fc:	3f 81       	ldd	r19, Y+7	; 0x07
    13fe:	2f 5f       	subi	r18, 0xFF	; 255
    1400:	3f 4f       	sbci	r19, 0xFF	; 255
    1402:	3f 83       	std	Y+7, r19	; 0x07
    1404:	2e 83       	std	Y+6, r18	; 0x06
    1406:	81 2f       	mov	r24, r17
    1408:	90 2f       	mov	r25, r16
    140a:	df 91       	pop	r29
    140c:	cf 91       	pop	r28
    140e:	1f 91       	pop	r17
    1410:	0f 91       	pop	r16
    1412:	08 95       	ret

00001414 <__ultoa_invert>:
    1414:	fa 01       	movw	r30, r20
    1416:	aa 27       	eor	r26, r26
    1418:	28 30       	cpi	r18, 0x08	; 8
    141a:	51 f1       	breq	.+84     	; 0x1470 <__ultoa_invert+0x5c>
    141c:	20 31       	cpi	r18, 0x10	; 16
    141e:	81 f1       	breq	.+96     	; 0x1480 <__ultoa_invert+0x6c>
    1420:	e8 94       	clt
    1422:	6f 93       	push	r22
    1424:	6e 7f       	andi	r22, 0xFE	; 254
    1426:	6e 5f       	subi	r22, 0xFE	; 254
    1428:	7f 4f       	sbci	r23, 0xFF	; 255
    142a:	8f 4f       	sbci	r24, 0xFF	; 255
    142c:	9f 4f       	sbci	r25, 0xFF	; 255
    142e:	af 4f       	sbci	r26, 0xFF	; 255
    1430:	b1 e0       	ldi	r27, 0x01	; 1
    1432:	3e d0       	rcall	.+124    	; 0x14b0 <__ultoa_invert+0x9c>
    1434:	b4 e0       	ldi	r27, 0x04	; 4
    1436:	3c d0       	rcall	.+120    	; 0x14b0 <__ultoa_invert+0x9c>
    1438:	67 0f       	add	r22, r23
    143a:	78 1f       	adc	r23, r24
    143c:	89 1f       	adc	r24, r25
    143e:	9a 1f       	adc	r25, r26
    1440:	a1 1d       	adc	r26, r1
    1442:	68 0f       	add	r22, r24
    1444:	79 1f       	adc	r23, r25
    1446:	8a 1f       	adc	r24, r26
    1448:	91 1d       	adc	r25, r1
    144a:	a1 1d       	adc	r26, r1
    144c:	6a 0f       	add	r22, r26
    144e:	71 1d       	adc	r23, r1
    1450:	81 1d       	adc	r24, r1
    1452:	91 1d       	adc	r25, r1
    1454:	a1 1d       	adc	r26, r1
    1456:	20 d0       	rcall	.+64     	; 0x1498 <__ultoa_invert+0x84>
    1458:	09 f4       	brne	.+2      	; 0x145c <__ultoa_invert+0x48>
    145a:	68 94       	set
    145c:	3f 91       	pop	r19
    145e:	2a e0       	ldi	r18, 0x0A	; 10
    1460:	26 9f       	mul	r18, r22
    1462:	11 24       	eor	r1, r1
    1464:	30 19       	sub	r19, r0
    1466:	30 5d       	subi	r19, 0xD0	; 208
    1468:	31 93       	st	Z+, r19
    146a:	de f6       	brtc	.-74     	; 0x1422 <__ultoa_invert+0xe>
    146c:	cf 01       	movw	r24, r30
    146e:	08 95       	ret
    1470:	46 2f       	mov	r20, r22
    1472:	47 70       	andi	r20, 0x07	; 7
    1474:	40 5d       	subi	r20, 0xD0	; 208
    1476:	41 93       	st	Z+, r20
    1478:	b3 e0       	ldi	r27, 0x03	; 3
    147a:	0f d0       	rcall	.+30     	; 0x149a <__ultoa_invert+0x86>
    147c:	c9 f7       	brne	.-14     	; 0x1470 <__ultoa_invert+0x5c>
    147e:	f6 cf       	rjmp	.-20     	; 0x146c <__ultoa_invert+0x58>
    1480:	46 2f       	mov	r20, r22
    1482:	4f 70       	andi	r20, 0x0F	; 15
    1484:	40 5d       	subi	r20, 0xD0	; 208
    1486:	4a 33       	cpi	r20, 0x3A	; 58
    1488:	18 f0       	brcs	.+6      	; 0x1490 <__ultoa_invert+0x7c>
    148a:	49 5d       	subi	r20, 0xD9	; 217
    148c:	31 fd       	sbrc	r19, 1
    148e:	40 52       	subi	r20, 0x20	; 32
    1490:	41 93       	st	Z+, r20
    1492:	02 d0       	rcall	.+4      	; 0x1498 <__ultoa_invert+0x84>
    1494:	a9 f7       	brne	.-22     	; 0x1480 <__ultoa_invert+0x6c>
    1496:	ea cf       	rjmp	.-44     	; 0x146c <__ultoa_invert+0x58>
    1498:	b4 e0       	ldi	r27, 0x04	; 4
    149a:	a6 95       	lsr	r26
    149c:	97 95       	ror	r25
    149e:	87 95       	ror	r24
    14a0:	77 95       	ror	r23
    14a2:	67 95       	ror	r22
    14a4:	ba 95       	dec	r27
    14a6:	c9 f7       	brne	.-14     	; 0x149a <__ultoa_invert+0x86>
    14a8:	00 97       	sbiw	r24, 0x00	; 0
    14aa:	61 05       	cpc	r22, r1
    14ac:	71 05       	cpc	r23, r1
    14ae:	08 95       	ret
    14b0:	9b 01       	movw	r18, r22
    14b2:	ac 01       	movw	r20, r24
    14b4:	0a 2e       	mov	r0, r26
    14b6:	06 94       	lsr	r0
    14b8:	57 95       	ror	r21
    14ba:	47 95       	ror	r20
    14bc:	37 95       	ror	r19
    14be:	27 95       	ror	r18
    14c0:	ba 95       	dec	r27
    14c2:	c9 f7       	brne	.-14     	; 0x14b6 <__ultoa_invert+0xa2>
    14c4:	62 0f       	add	r22, r18
    14c6:	73 1f       	adc	r23, r19
    14c8:	84 1f       	adc	r24, r20
    14ca:	95 1f       	adc	r25, r21
    14cc:	a0 1d       	adc	r26, r0
    14ce:	08 95       	ret

000014d0 <_exit>:
    14d0:	f8 94       	cli

000014d2 <__stop_program>:
    14d2:	ff cf       	rjmp	.-2      	; 0x14d2 <__stop_program>
