#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 18 05:14:56 2017
# Process ID: 3898
# Current directory: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_nn_axi_v4_0_0/design_1_nn_axi_v4_0_0.dcp' for cell 'design_1_i/nn_axi_v4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2465 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1235.461 ; gain = 319.953 ; free physical = 753 ; free virtual = 8938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1281.480 ; gain = 38.016 ; free physical = 748 ; free virtual = 8934
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11545692d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c17c3e1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1714.973 ; gain = 0.000 ; free physical = 373 ; free virtual = 8575

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant Propagation | Checksum: 1ca54f1cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.973 ; gain = 0.000 ; free physical = 368 ; free virtual = 8570

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 7311 unconnected nets.
INFO: [Opt 31-11] Eliminated 220 unconnected cells.
Phase 3 Sweep | Checksum: 23ee77e66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1714.973 ; gain = 0.000 ; free physical = 368 ; free virtual = 8569

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1714.973 ; gain = 0.000 ; free physical = 368 ; free virtual = 8569
Ending Logic Optimization Task | Checksum: 23ee77e66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1714.973 ; gain = 0.000 ; free physical = 367 ; free virtual = 8569

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 32 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: caafc398

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 249 ; free virtual = 8458
Ending Power Optimization Task | Checksum: caafc398

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.066 ; gain = 219.094 ; free physical = 249 ; free virtual = 8458
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1934.066 ; gain = 698.605 ; free physical = 249 ; free virtual = 8458
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 244 ; free virtual = 8456
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 240 ; free virtual = 8455
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 16 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8452

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8451
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 238 ; free virtual = 8457

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 239 ; free virtual = 8458

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 238 ; free virtual = 8457
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9d492e36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 239 ; free virtual = 8458

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1d8a0cbda

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 231 ; free virtual = 8452
Phase 1.2.1 Place Init Design | Checksum: 108323df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 228 ; free virtual = 8450
Phase 1.2 Build Placer Netlist Model | Checksum: 108323df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 228 ; free virtual = 8450

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 108323df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 227 ; free virtual = 8450
Phase 1.3 Constrain Clocks/Macros | Checksum: 108323df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 227 ; free virtual = 8450
Phase 1 Placer Initialization | Checksum: 108323df3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 227 ; free virtual = 8450

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18afb6c65

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 224 ; free virtual = 8447

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18afb6c65

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 223 ; free virtual = 8447

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cfdc887d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 227 ; free virtual = 8451

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b00b106e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 227 ; free virtual = 8451

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b00b106e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 226 ; free virtual = 8450

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23db6dd92

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 226 ; free virtual = 8450

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 179487467

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1ff4a3798

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8460
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1ff4a3798

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ff4a3798

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ff4a3798

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459
Phase 3.7 Small Shape Detail Placement | Checksum: 1ff4a3798

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 25f34aff9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 234 ; free virtual = 8459
Phase 3 Detail Placement | Checksum: 25f34aff9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8459

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 20ca3c01a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8460

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 20ca3c01a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8460

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 20ca3c01a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8460

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 226be8fdc

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8460
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 226be8fdc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8460
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 226be8fdc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 235 ; free virtual = 8460

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 24dae5a59

Time (s): cpu = 00:01:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 231 ; free virtual = 8459
INFO: [Place 30-746] Post Placement Timing Summary WNS=-132.335. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 234 ; free virtual = 8462
Phase 4.1.3 Post Placement Optimization | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 233 ; free virtual = 8462
Phase 4.1 Post Commit Optimization | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 231 ; free virtual = 8459

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464
Phase 4.4 Placer Reporting | Checksum: 24dae5a59

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18bb241f7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18bb241f7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464
Ending Placer Task | Checksum: e1ff0149

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 236 ; free virtual = 8464
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 211 ; free virtual = 8460
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 226 ; free virtual = 8458
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 225 ; free virtual = 8458
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 225 ; free virtual = 8457
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cf0cdc69 ConstDB: 0 ShapeSum: 12f224e0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ee9af8e6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 8350

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ee9af8e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 130 ; free virtual = 8350

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ee9af8e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1934.066 ; gain = 0.000 ; free physical = 123 ; free virtual = 8343
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c850d2db

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1938.121 ; gain = 4.055 ; free physical = 137 ; free virtual = 8308
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-128.636| TNS=-6135.321| WHS=-0.154 | THS=-17.095|

Phase 2 Router Initialization | Checksum: 1f5ce713e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1938.121 ; gain = 4.055 ; free physical = 129 ; free virtual = 8299

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 236f407cc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1938.121 ; gain = 4.055 ; free physical = 131 ; free virtual = 8299

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1889
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19860a1b8

Time (s): cpu = 00:02:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 174 ; free virtual = 8306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-135.643| TNS=-6503.011| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 11639be0f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 174 ; free virtual = 8306

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: d761a242

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 174 ; free virtual = 8306
Phase 4.1.2 GlobIterForTiming | Checksum: bfeedd6e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 174 ; free virtual = 8306
Phase 4.1 Global Iteration 0 | Checksum: bfeedd6e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 174 ; free virtual = 8306

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 461
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 241d696d2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:31 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 139 ; free virtual = 8271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-135.692| TNS=-6504.368| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cfaeba4d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:31 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 139 ; free virtual = 8270
Phase 4 Rip-up And Reroute | Checksum: 1cfaeba4d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:31 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 139 ; free virtual = 8271

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1992e7389

Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 1959.113 ; gain = 25.047 ; free physical = 138 ; free virtual = 8270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-135.528| TNS=-6495.651| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 24fa3473c

Time (s): cpu = 00:02:55 ; elapsed = 00:01:36 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24fa3473c

Time (s): cpu = 00:02:55 ; elapsed = 00:01:36 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8262
Phase 5 Delay and Skew Optimization | Checksum: 24fa3473c

Time (s): cpu = 00:02:55 ; elapsed = 00:01:36 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8262

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1f1a6b5f8

Time (s): cpu = 00:02:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-135.528| TNS=-6476.303| WHS=0.100  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 26736e59b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8261

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.17635 %
  Global Horizontal Routing Utilization  = 3.9929 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: 26a14ede2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 129 ; free virtual = 8261

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26a14ede2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 130 ; free virtual = 8261

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e9b3ac08

Time (s): cpu = 00:02:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 135 ; free virtual = 8263

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-135.528| TNS=-6476.303| WHS=0.100  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e9b3ac08

Time (s): cpu = 00:02:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 135 ; free virtual = 8263
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1968.113 ; gain = 34.047 ; free physical = 135 ; free virtual = 8263

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:02 ; elapsed = 00:01:41 . Memory (MB): peak = 1968.230 ; gain = 34.164 ; free physical = 135 ; free virtual = 8263
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1984.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 8263
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nlandy/EEL4720-Neural-Network-Project_copy/nn_base/nn_base/nn_base.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 05:19:21 2017...
