\hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type}{}\section{A\+D\+C\+\_\+\+I\+N\+P\+U\+T\+C\+T\+R\+L\+\_\+\+Type Union Reference}
\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type}\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}


{\ttfamily \#include $<$adc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a393cedfc831a74b6c60b3b2e1996b6e7}{MUXPOS}}:5\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2455c611dbb03edeab3248cb16ef7c6f}{MUXNEG}}:5\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6c7243dbcc29722c0c20202f67b5b25b}{INPUTSCAN}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aecaa084cc25734c4c657049dbe05a810}{INPUTOFFSET}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ac0eb4e570b09de284fe5ba0af42d45d1}{GAIN}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:4\\
\} \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a5d7a06f0e39e0b8874e6a92b6776619f}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 5.. 7 Reserved \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 13..15 Reserved \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 28..31 Reserved \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a5d7a06f0e39e0b8874e6a92b6776619f}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a5d7a06f0e39e0b8874e6a92b6776619f}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ac0eb4e570b09de284fe5ba0af42d45d1}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ac0eb4e570b09de284fe5ba0af42d45d1}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!GAIN@{GAIN}}
\index{GAIN@{GAIN}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{GAIN}{GAIN}}
{\footnotesize\ttfamily uint32\+\_\+t G\+A\+IN}

bit\+: 24..27 Gain Factor Selection \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aecaa084cc25734c4c657049dbe05a810}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aecaa084cc25734c4c657049dbe05a810}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!INPUTOFFSET@{INPUTOFFSET}}
\index{INPUTOFFSET@{INPUTOFFSET}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{INPUTOFFSET}{INPUTOFFSET}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+P\+U\+T\+O\+F\+F\+S\+ET}

bit\+: 20..23 Positive Mux Setting Offset \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6c7243dbcc29722c0c20202f67b5b25b}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6c7243dbcc29722c0c20202f67b5b25b}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!INPUTSCAN@{INPUTSCAN}}
\index{INPUTSCAN@{INPUTSCAN}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{INPUTSCAN}{INPUTSCAN}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+P\+U\+T\+S\+C\+AN}

bit\+: 16..19 Number of Input Channels Included in Scan \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2455c611dbb03edeab3248cb16ef7c6f}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2455c611dbb03edeab3248cb16ef7c6f}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!MUXNEG@{MUXNEG}}
\index{MUXNEG@{MUXNEG}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{MUXNEG}{MUXNEG}}
{\footnotesize\ttfamily uint32\+\_\+t M\+U\+X\+N\+EG}

bit\+: 8..12 Negative Mux Input Selection \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a393cedfc831a74b6c60b3b2e1996b6e7}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a393cedfc831a74b6c60b3b2e1996b6e7}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!MUXPOS@{MUXPOS}}
\index{MUXPOS@{MUXPOS}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{MUXPOS}{MUXPOS}}
{\footnotesize\ttfamily uint32\+\_\+t M\+U\+X\+P\+OS}

bit\+: 0.. 4 Positive Mux Input Selection \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6b91636401516a477989a336376d7b40}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a6b91636401516a477989a336376d7b40}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2adc_8h}{adc.\+h}}\end{DoxyCompactItemize}
