# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_dds2.srcs/sources_1/ip/dds_001/sim/dds_001.vhd" \

# Do not sort compile order
nosort
