// Seed: 3274339803
module module_0;
  parameter id_1 = ~-1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1
);
  id_3 :
  assert property (@(posedge -1) -1)
  else;
  module_0 modCall_1 ();
  wire id_4;
  logic [1 : -1] id_5;
endmodule
module module_2 #(
    parameter id_6 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_0 modCall_1 ();
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[id_6&1] = id_1;
  or primCall (id_1, id_2, id_4);
endmodule
