D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/trigger_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/trigger_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package Oszi_package
-- Compiling entity trigger_tb
-- Compiling architecture behaviour of trigger_tb

} {} {}} D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/trigger.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/trigger.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package Oszi_package
-- Compiling entity trigger
-- Compiling architecture rtl of trigger

} {} {}} D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/package_Oszi.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Semesterprojekt/ProjectOsziFPGA/FPGA/trigger_test/package_Oszi.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package Oszi_package

} {} {}}
