Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Aug 15 15:59:45 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sram_data<2>_IBUF
   sram_data<3>_IBUF
   sram_data<4>_IBUF
   sram_data<5>_IBUF
   sram_data<6>_IBUF
   sram_data<7>_IBUF


