module top_module (
    input clk,
    input enable,
    input S,
    input A, B, C,
    output Z ); 
    reg [7:0] Q = 0;
    assign Z = Q[{A,B,C}];
    always @(posedge clk) begin
        if (enable) begin
            Q[7:0] <= {Q[6:0],S};
        end
    end
endmodule