<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDCIDSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">EDCIDSR, External Debug Context ID Sample Register</h1><p>The EDCIDSR characteristics are:</p><h2>Purpose</h2>
          <p>Contains the sampled value of the Context ID, captured on reading the low half of <a href="ext-edpcsr.html">EDPCSR</a>.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>RO</td></tr></table><h2>Configuration</h2><p>EDCIDSR is in the Core power domain.
      </p>
          <p>Fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p>
        
          <p>Implemented only if the <span class="arm-defined-word">OPTIONAL</span> PC Sample-based Profiling Extension is implemented.</p>
        <h2>Attributes</h2>
          <p>EDCIDSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The EDCIDSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#CONTEXTIDR">CONTEXTIDR</a></td></tr></tbody></table><h4 id="CONTEXTIDR">CONTEXTIDR, bits [31:0]
                  </h4>
              <p>Context ID. The value of <span class="xref">CONTEXTIDR</span> that is associated with the most recent <a href="ext-edpcsr.html">EDPCSR</a> sample.</p>
            
              <ul>
                <li>
                  If EL1 is using AArch64, then the Context ID is held in <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.
                </li>
                <li>
                  If EL1 is using AArch32, then the Context ID is held in <a href="AArch32-contextidr.html">CONTEXTIDR</a>. 
                </li>
                <li>
                  If EL3 is implemented and is using AArch32, then <a href="AArch32-contextidr.html">CONTEXTIDR</a> is a banked register, and EDCIDSR samples the current banked copy of <a href="AArch32-contextidr.html">CONTEXTIDR</a> for the Security state that is associated with the most recent EDPCSR sample.
                </li>
                <li>
                  If <a href="ext-edpcsr.html">EDPCSR</a>.NS==0, this field is set to an <span class="arm-defined-word">UNKNOWN</span> value.
                </li>
              </ul>
            
              <p>Because the value written to EDCIDSR is an indirect read of <span class="xref">CONTEXTIDR</span>, therefore it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether EDCIDSR is set to the original or new value if a read of <a href="ext-edpcsr.html">EDPCSR</a>lo samples:</p>
            
              <ul>
                <li>
                  An instruction that writes to <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.
                </li>
                <li>
                  The next Context synchronization event.
                </li>
                <li>
                  Any instruction executed between these two instructions.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the EDCIDSR</h2><p>EDCIDSR can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x0A4</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
