

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f9c22e8026baa979f60d78ce74f61e7  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_0ifILl"
Parsing file _cuobjdump_complete_output_0ifILl
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gb5xeG"
Running: cat _ptx_gb5xeG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Pc0rH0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Pc0rH0 --output-file  /dev/null 2> _ptx_gb5xeGinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gb5xeG _ptx2_Pc0rH0 _ptx_gb5xeGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x403fd0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:323) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:345) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:374) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe28 (_3.ptx:403) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lGz7ul"
Running: cat _ptx_lGz7ul | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mWJQiG
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mWJQiG --output-file  /dev/null 2> _ptx_lGz7ulinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lGz7ul _ptx2_mWJQiG _ptx_lGz7ulinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x403fc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402bd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402db0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047a0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe78 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf28 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1020 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1040 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1060 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1098 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10c8 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f8 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1110 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1210 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1308 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1328 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1338 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1348 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1380 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13b0 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13f8 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lOcll1"
Running: cat _ptx_lOcll1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SRoOom
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SRoOom --output-file  /dev/null 2> _ptx_lOcll1info"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lOcll1 _ptx2_SRoOom _ptx_lOcll1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047b0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405750, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1448 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f0 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1510 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1538 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1560 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1598 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1658 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c0 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16f8 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1710 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1748 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1798 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1870 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1940 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1998 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c8 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19e0 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a30 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dzNjKH"
Running: cat _ptx_dzNjKH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_V2BR52
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_V2BR52 --output-file  /dev/null 2> _ptx_dzNjKHinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dzNjKH _ptx2_V2BR52 _ptx_dzNjKHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405740, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4060f0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a80 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1ae0 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b00 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b40 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b90 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c78 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d08 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e38 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e58 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e70 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e88 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f50 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2080 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xSgwKo"
Running: cat _ptx_xSgwKo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nrqdpK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nrqdpK --output-file  /dev/null 2> _ptx_xSgwKoinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xSgwKo _ptx2_nrqdpK _ptx_xSgwKoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406070, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x405fe0, fat_cubin_handle = 6
fcWithCuda
fcWithCuda devout malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x402db0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(31,18,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 135328 (ipc=270.7) sim_rate=135328 (inst/sec) elapsed = 0:0:00:01 / Tue Jul 24 17:45:02 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,4,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 254103 (ipc=254.1) sim_rate=127051 (inst/sec) elapsed = 0:0:00:02 / Tue Jul 24 17:45:03 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,13,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 321719 (ipc=128.7) sim_rate=107239 (inst/sec) elapsed = 0:0:00:03 / Tue Jul 24 17:45:04 2018
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 338599 (ipc=84.6) sim_rate=84649 (inst/sec) elapsed = 0:0:00:04 / Tue Jul 24 17:45:05 2018
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 351111 (ipc=63.8) sim_rate=70222 (inst/sec) elapsed = 0:0:00:05 / Tue Jul 24 17:45:06 2018
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 365841 (ipc=52.3) sim_rate=60973 (inst/sec) elapsed = 0:0:00:06 / Tue Jul 24 17:45:07 2018
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 378311 (ipc=44.5) sim_rate=54044 (inst/sec) elapsed = 0:0:00:07 / Tue Jul 24 17:45:08 2018
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 394071 (ipc=39.4) sim_rate=49258 (inst/sec) elapsed = 0:0:00:08 / Tue Jul 24 17:45:09 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,8,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 410821 (ipc=35.7) sim_rate=45646 (inst/sec) elapsed = 0:0:00:09 / Tue Jul 24 17:45:10 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 418163 (ipc=33.5) sim_rate=41816 (inst/sec) elapsed = 0:0:00:10 / Tue Jul 24 17:45:11 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 434284 (ipc=31.0) sim_rate=39480 (inst/sec) elapsed = 0:0:00:11 / Tue Jul 24 17:45:12 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 447275 (ipc=28.9) sim_rate=37272 (inst/sec) elapsed = 0:0:00:12 / Tue Jul 24 17:45:13 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 464241 (ipc=27.3) sim_rate=35710 (inst/sec) elapsed = 0:0:00:13 / Tue Jul 24 17:45:14 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 476416 (ipc=25.8) sim_rate=34029 (inst/sec) elapsed = 0:0:00:14 / Tue Jul 24 17:45:15 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 492203 (ipc=24.6) sim_rate=32813 (inst/sec) elapsed = 0:0:00:15 / Tue Jul 24 17:45:16 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 506546 (ipc=23.6) sim_rate=31659 (inst/sec) elapsed = 0:0:00:16 / Tue Jul 24 17:45:17 2018
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 521390 (ipc=22.7) sim_rate=30670 (inst/sec) elapsed = 0:0:00:17 / Tue Jul 24 17:45:18 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 538926 (ipc=22.0) sim_rate=29940 (inst/sec) elapsed = 0:0:00:18 / Tue Jul 24 17:45:19 2018
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 546477 (ipc=21.4) sim_rate=28761 (inst/sec) elapsed = 0:0:00:19 / Tue Jul 24 17:45:20 2018
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 561695 (ipc=20.8) sim_rate=28084 (inst/sec) elapsed = 0:0:00:20 / Tue Jul 24 17:45:21 2018
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 574818 (ipc=20.2) sim_rate=27372 (inst/sec) elapsed = 0:0:00:21 / Tue Jul 24 17:45:22 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 585861 (ipc=19.9) sim_rate=26630 (inst/sec) elapsed = 0:0:00:22 / Tue Jul 24 17:45:23 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,14,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 599598 (ipc=19.3) sim_rate=26069 (inst/sec) elapsed = 0:0:00:23 / Tue Jul 24 17:45:24 2018
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 616006 (ipc=19.0) sim_rate=25666 (inst/sec) elapsed = 0:0:00:24 / Tue Jul 24 17:45:25 2018
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 629554 (ipc=18.5) sim_rate=25182 (inst/sec) elapsed = 0:0:00:25 / Tue Jul 24 17:45:26 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 640463 (ipc=18.3) sim_rate=24633 (inst/sec) elapsed = 0:0:00:26 / Tue Jul 24 17:45:27 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 653374 (ipc=17.9) sim_rate=24199 (inst/sec) elapsed = 0:0:00:27 / Tue Jul 24 17:45:28 2018
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 668584 (ipc=17.6) sim_rate=23878 (inst/sec) elapsed = 0:0:00:28 / Tue Jul 24 17:45:29 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 682487 (ipc=17.3) sim_rate=23534 (inst/sec) elapsed = 0:0:00:29 / Tue Jul 24 17:45:30 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 696347 (ipc=17.0) sim_rate=23211 (inst/sec) elapsed = 0:0:00:30 / Tue Jul 24 17:45:31 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,5,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 706514 (ipc=16.8) sim_rate=22790 (inst/sec) elapsed = 0:0:00:31 / Tue Jul 24 17:45:32 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 720692 (ipc=16.6) sim_rate=22521 (inst/sec) elapsed = 0:0:00:32 / Tue Jul 24 17:45:33 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 736552 (ipc=16.4) sim_rate=22319 (inst/sec) elapsed = 0:0:00:33 / Tue Jul 24 17:45:34 2018
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 749122 (ipc=16.1) sim_rate=22033 (inst/sec) elapsed = 0:0:00:34 / Tue Jul 24 17:45:35 2018
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 764273 (ipc=15.9) sim_rate=21836 (inst/sec) elapsed = 0:0:00:35 / Tue Jul 24 17:45:36 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 778923 (ipc=15.7) sim_rate=21636 (inst/sec) elapsed = 0:0:00:36 / Tue Jul 24 17:45:37 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 792900 (ipc=15.5) sim_rate=21429 (inst/sec) elapsed = 0:0:00:37 / Tue Jul 24 17:45:38 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,11,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 808624 (ipc=15.4) sim_rate=21279 (inst/sec) elapsed = 0:0:00:38 / Tue Jul 24 17:45:39 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 821020 (ipc=15.2) sim_rate=21051 (inst/sec) elapsed = 0:0:00:39 / Tue Jul 24 17:45:40 2018
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 836589 (ipc=15.1) sim_rate=20914 (inst/sec) elapsed = 0:0:00:40 / Tue Jul 24 17:45:41 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 845247 (ipc=15.0) sim_rate=20615 (inst/sec) elapsed = 0:0:00:41 / Tue Jul 24 17:45:42 2018
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 859830 (ipc=14.8) sim_rate=20472 (inst/sec) elapsed = 0:0:00:42 / Tue Jul 24 17:45:43 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 868330 (ipc=14.7) sim_rate=20193 (inst/sec) elapsed = 0:0:00:43 / Tue Jul 24 17:45:44 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 879472 (ipc=14.7) sim_rate=19988 (inst/sec) elapsed = 0:0:00:44 / Tue Jul 24 17:45:45 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 896833 (ipc=14.5) sim_rate=19929 (inst/sec) elapsed = 0:0:00:45 / Tue Jul 24 17:45:46 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,12,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 906959 (ipc=14.4) sim_rate=19716 (inst/sec) elapsed = 0:0:00:46 / Tue Jul 24 17:45:47 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 925589 (ipc=14.2) sim_rate=19693 (inst/sec) elapsed = 0:0:00:47 / Tue Jul 24 17:45:48 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 933777 (ipc=14.1) sim_rate=19453 (inst/sec) elapsed = 0:0:00:48 / Tue Jul 24 17:45:49 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 948843 (ipc=14.1) sim_rate=19364 (inst/sec) elapsed = 0:0:00:49 / Tue Jul 24 17:45:50 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 962352 (ipc=13.9) sim_rate=19247 (inst/sec) elapsed = 0:0:00:50 / Tue Jul 24 17:45:51 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 977520 (ipc=13.9) sim_rate=19167 (inst/sec) elapsed = 0:0:00:51 / Tue Jul 24 17:45:52 2018
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 990138 (ipc=13.8) sim_rate=19041 (inst/sec) elapsed = 0:0:00:52 / Tue Jul 24 17:45:53 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,2,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1000975 (ipc=13.7) sim_rate=18886 (inst/sec) elapsed = 0:0:00:53 / Tue Jul 24 17:45:54 2018
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 1013319 (ipc=13.6) sim_rate=18765 (inst/sec) elapsed = 0:0:00:54 / Tue Jul 24 17:45:55 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 1024749 (ipc=13.6) sim_rate=18631 (inst/sec) elapsed = 0:0:00:55 / Tue Jul 24 17:45:56 2018
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 1032573 (ipc=13.5) sim_rate=18438 (inst/sec) elapsed = 0:0:00:56 / Tue Jul 24 17:45:57 2018
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 1047777 (ipc=13.4) sim_rate=18382 (inst/sec) elapsed = 0:0:00:57 / Tue Jul 24 17:45:58 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 1059939 (ipc=13.3) sim_rate=18274 (inst/sec) elapsed = 0:0:00:58 / Tue Jul 24 17:45:59 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1070729 (ipc=13.3) sim_rate=18147 (inst/sec) elapsed = 0:0:00:59 / Tue Jul 24 17:46:00 2018
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 1083326 (ipc=13.2) sim_rate=18055 (inst/sec) elapsed = 0:0:01:00 / Tue Jul 24 17:46:01 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 1098328 (ipc=13.2) sim_rate=18005 (inst/sec) elapsed = 0:0:01:01 / Tue Jul 24 17:46:02 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,7,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 1106659 (ipc=13.1) sim_rate=17849 (inst/sec) elapsed = 0:0:01:02 / Tue Jul 24 17:46:03 2018
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1116651 (ipc=13.1) sim_rate=17724 (inst/sec) elapsed = 0:0:01:03 / Tue Jul 24 17:46:04 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1129978 (ipc=13.0) sim_rate=17655 (inst/sec) elapsed = 0:0:01:04 / Tue Jul 24 17:46:05 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 1140549 (ipc=13.0) sim_rate=17546 (inst/sec) elapsed = 0:0:01:05 / Tue Jul 24 17:46:06 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 1153614 (ipc=12.9) sim_rate=17479 (inst/sec) elapsed = 0:0:01:06 / Tue Jul 24 17:46:07 2018
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 1169415 (ipc=12.9) sim_rate=17453 (inst/sec) elapsed = 0:0:01:07 / Tue Jul 24 17:46:08 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1182476 (ipc=12.8) sim_rate=17389 (inst/sec) elapsed = 0:0:01:08 / Tue Jul 24 17:46:09 2018
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 1196245 (ipc=12.7) sim_rate=17336 (inst/sec) elapsed = 0:0:01:09 / Tue Jul 24 17:46:10 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,8,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 1210931 (ipc=12.7) sim_rate=17299 (inst/sec) elapsed = 0:0:01:10 / Tue Jul 24 17:46:11 2018
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 1224290 (ipc=12.6) sim_rate=17243 (inst/sec) elapsed = 0:0:01:11 / Tue Jul 24 17:46:12 2018
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 1234703 (ipc=12.6) sim_rate=17148 (inst/sec) elapsed = 0:0:01:12 / Tue Jul 24 17:46:13 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 1247425 (ipc=12.5) sim_rate=17088 (inst/sec) elapsed = 0:0:01:13 / Tue Jul 24 17:46:14 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 1263000 (ipc=12.5) sim_rate=17067 (inst/sec) elapsed = 0:0:01:14 / Tue Jul 24 17:46:15 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 1270839 (ipc=12.5) sim_rate=16944 (inst/sec) elapsed = 0:0:01:15 / Tue Jul 24 17:46:16 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 1286488 (ipc=12.4) sim_rate=16927 (inst/sec) elapsed = 0:0:01:16 / Tue Jul 24 17:46:17 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,12,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 1298831 (ipc=12.4) sim_rate=16867 (inst/sec) elapsed = 0:0:01:17 / Tue Jul 24 17:46:18 2018
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 1313302 (ipc=12.3) sim_rate=16837 (inst/sec) elapsed = 0:0:01:18 / Tue Jul 24 17:46:19 2018
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 1327026 (ipc=12.3) sim_rate=16797 (inst/sec) elapsed = 0:0:01:19 / Tue Jul 24 17:46:20 2018
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 1340650 (ipc=12.2) sim_rate=16758 (inst/sec) elapsed = 0:0:01:20 / Tue Jul 24 17:46:21 2018
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 1355789 (ipc=12.2) sim_rate=16738 (inst/sec) elapsed = 0:0:01:21 / Tue Jul 24 17:46:22 2018
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 1368302 (ipc=12.2) sim_rate=16686 (inst/sec) elapsed = 0:0:01:22 / Tue Jul 24 17:46:23 2018
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 1383051 (ipc=12.1) sim_rate=16663 (inst/sec) elapsed = 0:0:01:23 / Tue Jul 24 17:46:24 2018
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 1396780 (ipc=12.1) sim_rate=16628 (inst/sec) elapsed = 0:0:01:24 / Tue Jul 24 17:46:25 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,11,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 1409946 (ipc=12.1) sim_rate=16587 (inst/sec) elapsed = 0:0:01:25 / Tue Jul 24 17:46:26 2018
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 1425800 (ipc=12.0) sim_rate=16579 (inst/sec) elapsed = 0:0:01:26 / Tue Jul 24 17:46:27 2018
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 1438247 (ipc=12.0) sim_rate=16531 (inst/sec) elapsed = 0:0:01:27 / Tue Jul 24 17:46:28 2018
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 1453192 (ipc=12.0) sim_rate=16513 (inst/sec) elapsed = 0:0:01:28 / Tue Jul 24 17:46:29 2018
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 1461756 (ipc=11.9) sim_rate=16424 (inst/sec) elapsed = 0:0:01:29 / Tue Jul 24 17:46:30 2018
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 1476602 (ipc=11.9) sim_rate=16406 (inst/sec) elapsed = 0:0:01:30 / Tue Jul 24 17:46:31 2018
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 1489222 (ipc=11.9) sim_rate=16365 (inst/sec) elapsed = 0:0:01:31 / Tue Jul 24 17:46:32 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 1503646 (ipc=11.8) sim_rate=16343 (inst/sec) elapsed = 0:0:01:32 / Tue Jul 24 17:46:33 2018
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 1517893 (ipc=11.8) sim_rate=16321 (inst/sec) elapsed = 0:0:01:33 / Tue Jul 24 17:46:34 2018
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 1531120 (ipc=11.8) sim_rate=16288 (inst/sec) elapsed = 0:0:01:34 / Tue Jul 24 17:46:35 2018
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 1546853 (ipc=11.8) sim_rate=16282 (inst/sec) elapsed = 0:0:01:35 / Tue Jul 24 17:46:36 2018
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 1559142 (ipc=11.7) sim_rate=16241 (inst/sec) elapsed = 0:0:01:36 / Tue Jul 24 17:46:37 2018
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 1569691 (ipc=11.7) sim_rate=16182 (inst/sec) elapsed = 0:0:01:37 / Tue Jul 24 17:46:38 2018
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 1581945 (ipc=11.7) sim_rate=16142 (inst/sec) elapsed = 0:0:01:38 / Tue Jul 24 17:46:39 2018
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 1597067 (ipc=11.7) sim_rate=16131 (inst/sec) elapsed = 0:0:01:39 / Tue Jul 24 17:46:40 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,12,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 1611230 (ipc=11.6) sim_rate=16112 (inst/sec) elapsed = 0:0:01:40 / Tue Jul 24 17:46:41 2018
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 1624743 (ipc=11.6) sim_rate=16086 (inst/sec) elapsed = 0:0:01:41 / Tue Jul 24 17:46:42 2018
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 1634260 (ipc=11.6) sim_rate=16022 (inst/sec) elapsed = 0:0:01:42 / Tue Jul 24 17:46:43 2018
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 1647555 (ipc=11.6) sim_rate=15995 (inst/sec) elapsed = 0:0:01:43 / Tue Jul 24 17:46:44 2018
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 1662968 (ipc=11.5) sim_rate=15990 (inst/sec) elapsed = 0:0:01:44 / Tue Jul 24 17:46:45 2018
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 1675228 (ipc=11.5) sim_rate=15954 (inst/sec) elapsed = 0:0:01:45 / Tue Jul 24 17:46:46 2018
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 1690297 (ipc=11.5) sim_rate=15946 (inst/sec) elapsed = 0:0:01:46 / Tue Jul 24 17:46:47 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,11,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 1703508 (ipc=11.5) sim_rate=15920 (inst/sec) elapsed = 0:0:01:47 / Tue Jul 24 17:46:48 2018
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1717332 (ipc=11.4) sim_rate=15901 (inst/sec) elapsed = 0:0:01:48 / Tue Jul 24 17:46:49 2018
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 1731648 (ipc=11.4) sim_rate=15886 (inst/sec) elapsed = 0:0:01:49 / Tue Jul 24 17:46:50 2018
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 1744595 (ipc=11.4) sim_rate=15859 (inst/sec) elapsed = 0:0:01:50 / Tue Jul 24 17:46:51 2018
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 1754498 (ipc=11.4) sim_rate=15806 (inst/sec) elapsed = 0:0:01:51 / Tue Jul 24 17:46:52 2018
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 1767056 (ipc=11.4) sim_rate=15777 (inst/sec) elapsed = 0:0:01:52 / Tue Jul 24 17:46:53 2018
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 1776909 (ipc=11.4) sim_rate=15724 (inst/sec) elapsed = 0:0:01:53 / Tue Jul 24 17:46:54 2018
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 1785007 (ipc=11.3) sim_rate=15657 (inst/sec) elapsed = 0:0:01:54 / Tue Jul 24 17:46:55 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,5,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 1798770 (ipc=11.3) sim_rate=15641 (inst/sec) elapsed = 0:0:01:55 / Tue Jul 24 17:46:56 2018
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 1807747 (ipc=11.3) sim_rate=15584 (inst/sec) elapsed = 0:0:01:56 / Tue Jul 24 17:46:57 2018
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 1820586 (ipc=11.3) sim_rate=15560 (inst/sec) elapsed = 0:0:01:57 / Tue Jul 24 17:46:58 2018
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 1833830 (ipc=11.3) sim_rate=15540 (inst/sec) elapsed = 0:0:01:58 / Tue Jul 24 17:46:59 2018
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 1848544 (ipc=11.2) sim_rate=15533 (inst/sec) elapsed = 0:0:01:59 / Tue Jul 24 17:47:00 2018
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 1860835 (ipc=11.2) sim_rate=15506 (inst/sec) elapsed = 0:0:02:00 / Tue Jul 24 17:47:01 2018
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 1870894 (ipc=11.2) sim_rate=15461 (inst/sec) elapsed = 0:0:02:01 / Tue Jul 24 17:47:02 2018
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 1883381 (ipc=11.2) sim_rate=15437 (inst/sec) elapsed = 0:0:02:02 / Tue Jul 24 17:47:03 2018
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 1897994 (ipc=11.2) sim_rate=15430 (inst/sec) elapsed = 0:0:02:03 / Tue Jul 24 17:47:04 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,9,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 1910251 (ipc=11.1) sim_rate=15405 (inst/sec) elapsed = 0:0:02:04 / Tue Jul 24 17:47:05 2018
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 1924055 (ipc=11.1) sim_rate=15392 (inst/sec) elapsed = 0:0:02:05 / Tue Jul 24 17:47:06 2018
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 1937549 (ipc=11.1) sim_rate=15377 (inst/sec) elapsed = 0:0:02:06 / Tue Jul 24 17:47:07 2018
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 1950266 (ipc=11.1) sim_rate=15356 (inst/sec) elapsed = 0:0:02:07 / Tue Jul 24 17:47:08 2018
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 1965212 (ipc=11.1) sim_rate=15353 (inst/sec) elapsed = 0:0:02:08 / Tue Jul 24 17:47:09 2018
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 1972964 (ipc=11.1) sim_rate=15294 (inst/sec) elapsed = 0:0:02:09 / Tue Jul 24 17:47:10 2018
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 1988044 (ipc=11.0) sim_rate=15292 (inst/sec) elapsed = 0:0:02:10 / Tue Jul 24 17:47:11 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,9,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 2000188 (ipc=11.0) sim_rate=15268 (inst/sec) elapsed = 0:0:02:11 / Tue Jul 24 17:47:12 2018
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 2018239 (ipc=11.0) sim_rate=15289 (inst/sec) elapsed = 0:0:02:12 / Tue Jul 24 17:47:13 2018
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 2033250 (ipc=11.0) sim_rate=15287 (inst/sec) elapsed = 0:0:02:13 / Tue Jul 24 17:47:14 2018
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 2040627 (ipc=11.0) sim_rate=15228 (inst/sec) elapsed = 0:0:02:14 / Tue Jul 24 17:47:15 2018
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 2049452 (ipc=11.0) sim_rate=15181 (inst/sec) elapsed = 0:0:02:15 / Tue Jul 24 17:47:16 2018
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 2063373 (ipc=10.9) sim_rate=15171 (inst/sec) elapsed = 0:0:02:16 / Tue Jul 24 17:47:17 2018
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 2072096 (ipc=10.9) sim_rate=15124 (inst/sec) elapsed = 0:0:02:17 / Tue Jul 24 17:47:18 2018
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 2086151 (ipc=10.9) sim_rate=15117 (inst/sec) elapsed = 0:0:02:18 / Tue Jul 24 17:47:19 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,13,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 2100405 (ipc=10.9) sim_rate=15110 (inst/sec) elapsed = 0:0:02:19 / Tue Jul 24 17:47:20 2018
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 2117955 (ipc=10.9) sim_rate=15128 (inst/sec) elapsed = 0:0:02:20 / Tue Jul 24 17:47:21 2018
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 2127964 (ipc=10.9) sim_rate=15091 (inst/sec) elapsed = 0:0:02:21 / Tue Jul 24 17:47:22 2018
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 2140656 (ipc=10.9) sim_rate=15075 (inst/sec) elapsed = 0:0:02:22 / Tue Jul 24 17:47:23 2018
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 2150822 (ipc=10.9) sim_rate=15040 (inst/sec) elapsed = 0:0:02:23 / Tue Jul 24 17:47:24 2018
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 2163233 (ipc=10.8) sim_rate=15022 (inst/sec) elapsed = 0:0:02:24 / Tue Jul 24 17:47:25 2018
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 2173045 (ipc=10.8) sim_rate=14986 (inst/sec) elapsed = 0:0:02:25 / Tue Jul 24 17:47:26 2018
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 2185178 (ipc=10.8) sim_rate=14966 (inst/sec) elapsed = 0:0:02:26 / Tue Jul 24 17:47:27 2018
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 2194704 (ipc=10.8) sim_rate=14929 (inst/sec) elapsed = 0:0:02:27 / Tue Jul 24 17:47:28 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,8,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 2207566 (ipc=10.8) sim_rate=14915 (inst/sec) elapsed = 0:0:02:28 / Tue Jul 24 17:47:29 2018
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 2222174 (ipc=10.8) sim_rate=14913 (inst/sec) elapsed = 0:0:02:29 / Tue Jul 24 17:47:30 2018
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 2234303 (ipc=10.8) sim_rate=14895 (inst/sec) elapsed = 0:0:02:30 / Tue Jul 24 17:47:31 2018
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 2248101 (ipc=10.8) sim_rate=14888 (inst/sec) elapsed = 0:0:02:31 / Tue Jul 24 17:47:32 2018
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 2262290 (ipc=10.7) sim_rate=14883 (inst/sec) elapsed = 0:0:02:32 / Tue Jul 24 17:47:33 2018
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 2279499 (ipc=10.7) sim_rate=14898 (inst/sec) elapsed = 0:0:02:33 / Tue Jul 24 17:47:34 2018
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 2293732 (ipc=10.7) sim_rate=14894 (inst/sec) elapsed = 0:0:02:34 / Tue Jul 24 17:47:35 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,9,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 2307518 (ipc=10.7) sim_rate=14887 (inst/sec) elapsed = 0:0:02:35 / Tue Jul 24 17:47:36 2018
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 2319978 (ipc=10.7) sim_rate=14871 (inst/sec) elapsed = 0:0:02:36 / Tue Jul 24 17:47:37 2018
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 2335023 (ipc=10.7) sim_rate=14872 (inst/sec) elapsed = 0:0:02:37 / Tue Jul 24 17:47:38 2018
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 2347285 (ipc=10.7) sim_rate=14856 (inst/sec) elapsed = 0:0:02:38 / Tue Jul 24 17:47:39 2018
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 2361607 (ipc=10.7) sim_rate=14852 (inst/sec) elapsed = 0:0:02:39 / Tue Jul 24 17:47:40 2018
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2374687 (ipc=10.6) sim_rate=14841 (inst/sec) elapsed = 0:0:02:40 / Tue Jul 24 17:47:41 2018
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 2387884 (ipc=10.6) sim_rate=14831 (inst/sec) elapsed = 0:0:02:41 / Tue Jul 24 17:47:42 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,7,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 2402521 (ipc=10.6) sim_rate=14830 (inst/sec) elapsed = 0:0:02:42 / Tue Jul 24 17:47:43 2018
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 2410388 (ipc=10.6) sim_rate=14787 (inst/sec) elapsed = 0:0:02:43 / Tue Jul 24 17:47:44 2018
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 2424803 (ipc=10.6) sim_rate=14785 (inst/sec) elapsed = 0:0:02:44 / Tue Jul 24 17:47:45 2018
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 2437833 (ipc=10.6) sim_rate=14774 (inst/sec) elapsed = 0:0:02:45 / Tue Jul 24 17:47:46 2018
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 2456320 (ipc=10.6) sim_rate=14797 (inst/sec) elapsed = 0:0:02:46 / Tue Jul 24 17:47:47 2018
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 2469899 (ipc=10.6) sim_rate=14789 (inst/sec) elapsed = 0:0:02:47 / Tue Jul 24 17:47:48 2018
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 2482892 (ipc=10.6) sim_rate=14779 (inst/sec) elapsed = 0:0:02:48 / Tue Jul 24 17:47:49 2018
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 2497214 (ipc=10.6) sim_rate=14776 (inst/sec) elapsed = 0:0:02:49 / Tue Jul 24 17:47:50 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 2509639 (ipc=10.5) sim_rate=14762 (inst/sec) elapsed = 0:0:02:50 / Tue Jul 24 17:47:51 2018
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 2523217 (ipc=10.5) sim_rate=14755 (inst/sec) elapsed = 0:0:02:51 / Tue Jul 24 17:47:52 2018
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 2536676 (ipc=10.5) sim_rate=14748 (inst/sec) elapsed = 0:0:02:52 / Tue Jul 24 17:47:53 2018
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 2550162 (ipc=10.5) sim_rate=14740 (inst/sec) elapsed = 0:0:02:53 / Tue Jul 24 17:47:54 2018
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 2564222 (ipc=10.5) sim_rate=14736 (inst/sec) elapsed = 0:0:02:54 / Tue Jul 24 17:47:55 2018
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 2576597 (ipc=10.5) sim_rate=14723 (inst/sec) elapsed = 0:0:02:55 / Tue Jul 24 17:47:56 2018
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 2590234 (ipc=10.5) sim_rate=14717 (inst/sec) elapsed = 0:0:02:56 / Tue Jul 24 17:47:57 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 2602857 (ipc=10.5) sim_rate=14705 (inst/sec) elapsed = 0:0:02:57 / Tue Jul 24 17:47:58 2018
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 2616422 (ipc=10.5) sim_rate=14699 (inst/sec) elapsed = 0:0:02:58 / Tue Jul 24 17:47:59 2018
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 2629535 (ipc=10.5) sim_rate=14690 (inst/sec) elapsed = 0:0:02:59 / Tue Jul 24 17:48:00 2018
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 2642246 (ipc=10.4) sim_rate=14679 (inst/sec) elapsed = 0:0:03:00 / Tue Jul 24 17:48:01 2018
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 2657270 (ipc=10.4) sim_rate=14681 (inst/sec) elapsed = 0:0:03:01 / Tue Jul 24 17:48:02 2018
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 2674224 (ipc=10.4) sim_rate=14693 (inst/sec) elapsed = 0:0:03:02 / Tue Jul 24 17:48:03 2018
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 2696747 (ipc=10.5) sim_rate=14736 (inst/sec) elapsed = 0:0:03:03 / Tue Jul 24 17:48:04 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,4,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 2709109 (ipc=10.4) sim_rate=14723 (inst/sec) elapsed = 0:0:03:04 / Tue Jul 24 17:48:05 2018
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 2725580 (ipc=10.4) sim_rate=14732 (inst/sec) elapsed = 0:0:03:05 / Tue Jul 24 17:48:06 2018
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 2741939 (ipc=10.4) sim_rate=14741 (inst/sec) elapsed = 0:0:03:06 / Tue Jul 24 17:48:07 2018
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 2758667 (ipc=10.4) sim_rate=14752 (inst/sec) elapsed = 0:0:03:07 / Tue Jul 24 17:48:08 2018
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 2770410 (ipc=10.4) sim_rate=14736 (inst/sec) elapsed = 0:0:03:08 / Tue Jul 24 17:48:09 2018
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 2782540 (ipc=10.4) sim_rate=14722 (inst/sec) elapsed = 0:0:03:09 / Tue Jul 24 17:48:10 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,14,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 2798874 (ipc=10.3) sim_rate=14730 (inst/sec) elapsed = 0:0:03:10 / Tue Jul 24 17:48:11 2018
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 2811382 (ipc=10.3) sim_rate=14719 (inst/sec) elapsed = 0:0:03:11 / Tue Jul 24 17:48:12 2018
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 2827820 (ipc=10.3) sim_rate=14728 (inst/sec) elapsed = 0:0:03:12 / Tue Jul 24 17:48:13 2018
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 2840387 (ipc=10.3) sim_rate=14717 (inst/sec) elapsed = 0:0:03:13 / Tue Jul 24 17:48:14 2018
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 2857441 (ipc=10.3) sim_rate=14729 (inst/sec) elapsed = 0:0:03:14 / Tue Jul 24 17:48:15 2018
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 2874967 (ipc=10.3) sim_rate=14743 (inst/sec) elapsed = 0:0:03:15 / Tue Jul 24 17:48:16 2018
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 2888182 (ipc=10.3) sim_rate=14735 (inst/sec) elapsed = 0:0:03:16 / Tue Jul 24 17:48:17 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,6,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 2901313 (ipc=10.3) sim_rate=14727 (inst/sec) elapsed = 0:0:03:17 / Tue Jul 24 17:48:18 2018
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 2919334 (ipc=10.3) sim_rate=14744 (inst/sec) elapsed = 0:0:03:18 / Tue Jul 24 17:48:19 2018
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 2932971 (ipc=10.3) sim_rate=14738 (inst/sec) elapsed = 0:0:03:19 / Tue Jul 24 17:48:20 2018
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 2946586 (ipc=10.2) sim_rate=14732 (inst/sec) elapsed = 0:0:03:20 / Tue Jul 24 17:48:21 2018
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 2960326 (ipc=10.2) sim_rate=14727 (inst/sec) elapsed = 0:0:03:21 / Tue Jul 24 17:48:22 2018
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 2974533 (ipc=10.2) sim_rate=14725 (inst/sec) elapsed = 0:0:03:22 / Tue Jul 24 17:48:23 2018
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 2993197 (ipc=10.2) sim_rate=14744 (inst/sec) elapsed = 0:0:03:23 / Tue Jul 24 17:48:24 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,8,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 3002463 (ipc=10.2) sim_rate=14717 (inst/sec) elapsed = 0:0:03:24 / Tue Jul 24 17:48:25 2018
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 3020767 (ipc=10.2) sim_rate=14735 (inst/sec) elapsed = 0:0:03:25 / Tue Jul 24 17:48:26 2018
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 3034390 (ipc=10.2) sim_rate=14730 (inst/sec) elapsed = 0:0:03:26 / Tue Jul 24 17:48:27 2018
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 3048756 (ipc=10.2) sim_rate=14728 (inst/sec) elapsed = 0:0:03:27 / Tue Jul 24 17:48:28 2018
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 3063032 (ipc=10.2) sim_rate=14726 (inst/sec) elapsed = 0:0:03:28 / Tue Jul 24 17:48:29 2018
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 3081356 (ipc=10.2) sim_rate=14743 (inst/sec) elapsed = 0:0:03:29 / Tue Jul 24 17:48:30 2018
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 3095285 (ipc=10.2) sim_rate=14739 (inst/sec) elapsed = 0:0:03:30 / Tue Jul 24 17:48:31 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 3113720 (ipc=10.2) sim_rate=14756 (inst/sec) elapsed = 0:0:03:31 / Tue Jul 24 17:48:32 2018
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 3127308 (ipc=10.2) sim_rate=14751 (inst/sec) elapsed = 0:0:03:32 / Tue Jul 24 17:48:33 2018
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 3145635 (ipc=10.2) sim_rate=14768 (inst/sec) elapsed = 0:0:03:33 / Tue Jul 24 17:48:34 2018
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 3159121 (ipc=10.2) sim_rate=14762 (inst/sec) elapsed = 0:0:03:34 / Tue Jul 24 17:48:35 2018
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 3178456 (ipc=10.2) sim_rate=14783 (inst/sec) elapsed = 0:0:03:35 / Tue Jul 24 17:48:36 2018
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 3193432 (ipc=10.2) sim_rate=14784 (inst/sec) elapsed = 0:0:03:36 / Tue Jul 24 17:48:37 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,2,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 3213636 (ipc=10.2) sim_rate=14809 (inst/sec) elapsed = 0:0:03:37 / Tue Jul 24 17:48:38 2018
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 3233019 (ipc=10.2) sim_rate=14830 (inst/sec) elapsed = 0:0:03:38 / Tue Jul 24 17:48:39 2018
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 3247589 (ipc=10.2) sim_rate=14829 (inst/sec) elapsed = 0:0:03:39 / Tue Jul 24 17:48:40 2018
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 3265711 (ipc=10.2) sim_rate=14844 (inst/sec) elapsed = 0:0:03:40 / Tue Jul 24 17:48:41 2018
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 3277999 (ipc=10.1) sim_rate=14832 (inst/sec) elapsed = 0:0:03:41 / Tue Jul 24 17:48:42 2018
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 3294495 (ipc=10.1) sim_rate=14840 (inst/sec) elapsed = 0:0:03:42 / Tue Jul 24 17:48:43 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 3311697 (ipc=10.1) sim_rate=14850 (inst/sec) elapsed = 0:0:03:43 / Tue Jul 24 17:48:44 2018
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 3323886 (ipc=10.1) sim_rate=14838 (inst/sec) elapsed = 0:0:03:44 / Tue Jul 24 17:48:45 2018
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 3336524 (ipc=10.1) sim_rate=14828 (inst/sec) elapsed = 0:0:03:45 / Tue Jul 24 17:48:46 2018
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 3353221 (ipc=10.1) sim_rate=14837 (inst/sec) elapsed = 0:0:03:46 / Tue Jul 24 17:48:47 2018
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 3369695 (ipc=10.1) sim_rate=14844 (inst/sec) elapsed = 0:0:03:47 / Tue Jul 24 17:48:48 2018
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 3382166 (ipc=10.1) sim_rate=14834 (inst/sec) elapsed = 0:0:03:48 / Tue Jul 24 17:48:49 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,12,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 3399311 (ipc=10.1) sim_rate=14844 (inst/sec) elapsed = 0:0:03:49 / Tue Jul 24 17:48:50 2018
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 3415653 (ipc=10.1) sim_rate=14850 (inst/sec) elapsed = 0:0:03:50 / Tue Jul 24 17:48:51 2018
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 3432340 (ipc=10.1) sim_rate=14858 (inst/sec) elapsed = 0:0:03:51 / Tue Jul 24 17:48:52 2018
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 3445111 (ipc=10.0) sim_rate=14849 (inst/sec) elapsed = 0:0:03:52 / Tue Jul 24 17:48:53 2018
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 3462131 (ipc=10.0) sim_rate=14858 (inst/sec) elapsed = 0:0:03:53 / Tue Jul 24 17:48:54 2018
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 3479134 (ipc=10.0) sim_rate=14868 (inst/sec) elapsed = 0:0:03:54 / Tue Jul 24 17:48:55 2018
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 3492950 (ipc=10.0) sim_rate=14863 (inst/sec) elapsed = 0:0:03:55 / Tue Jul 24 17:48:56 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,13,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 3510809 (ipc=10.0) sim_rate=14876 (inst/sec) elapsed = 0:0:03:56 / Tue Jul 24 17:48:57 2018
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 3528879 (ipc=10.0) sim_rate=14889 (inst/sec) elapsed = 0:0:03:57 / Tue Jul 24 17:48:58 2018
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 3542583 (ipc=10.0) sim_rate=14884 (inst/sec) elapsed = 0:0:03:58 / Tue Jul 24 17:48:59 2018
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 3560729 (ipc=10.0) sim_rate=14898 (inst/sec) elapsed = 0:0:03:59 / Tue Jul 24 17:49:00 2018
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 3574349 (ipc=10.0) sim_rate=14893 (inst/sec) elapsed = 0:0:04:00 / Tue Jul 24 17:49:01 2018
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 3592652 (ipc=10.0) sim_rate=14907 (inst/sec) elapsed = 0:0:04:01 / Tue Jul 24 17:49:02 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 3606549 (ipc=10.0) sim_rate=14903 (inst/sec) elapsed = 0:0:04:02 / Tue Jul 24 17:49:03 2018
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 3626055 (ipc=10.0) sim_rate=14922 (inst/sec) elapsed = 0:0:04:03 / Tue Jul 24 17:49:04 2018
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 3642284 (ipc=10.0) sim_rate=14927 (inst/sec) elapsed = 0:0:04:04 / Tue Jul 24 17:49:05 2018
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 3653822 (ipc=10.0) sim_rate=14913 (inst/sec) elapsed = 0:0:04:05 / Tue Jul 24 17:49:06 2018
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 3668282 (ipc=10.0) sim_rate=14911 (inst/sec) elapsed = 0:0:04:06 / Tue Jul 24 17:49:07 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (369142,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(369143,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,6,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 3699675 (ipc=10.0) sim_rate=14978 (inst/sec) elapsed = 0:0:04:07 / Tue Jul 24 17:49:08 2018
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 3721466 (ipc=10.0) sim_rate=15005 (inst/sec) elapsed = 0:0:04:08 / Tue Jul 24 17:49:09 2018
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 3734677 (ipc=10.0) sim_rate=14998 (inst/sec) elapsed = 0:0:04:09 / Tue Jul 24 17:49:10 2018
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 3751915 (ipc= 9.9) sim_rate=15007 (inst/sec) elapsed = 0:0:04:10 / Tue Jul 24 17:49:11 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (377685,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (379259,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 3764504 (ipc= 9.9) sim_rate=14998 (inst/sec) elapsed = 0:0:04:11 / Tue Jul 24 17:49:12 2018
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 3778931 (ipc= 9.9) sim_rate=14995 (inst/sec) elapsed = 0:0:04:12 / Tue Jul 24 17:49:13 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (383828,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (383907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (384236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (384755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (384852,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 3794695 (ipc= 9.9) sim_rate=14998 (inst/sec) elapsed = 0:0:04:13 / Tue Jul 24 17:49:14 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385684,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,15,0) tid=(0,16,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (386587,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (387433,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 3806124 (ipc= 9.7) sim_rate=14984 (inst/sec) elapsed = 0:0:04:14 / Tue Jul 24 17:49:15 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391770,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 3817221 (ipc= 9.6) sim_rate=14969 (inst/sec) elapsed = 0:0:04:15 / Tue Jul 24 17:49:16 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (401154,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (401644,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 3828300 (ipc= 9.4) sim_rate=14954 (inst/sec) elapsed = 0:0:04:16 / Tue Jul 24 17:49:17 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (418573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 3838160 (ipc= 9.2) sim_rate=14934 (inst/sec) elapsed = 0:0:04:17 / Tue Jul 24 17:49:18 2018
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 3845837 (ipc= 8.9) sim_rate=14906 (inst/sec) elapsed = 0:0:04:18 / Tue Jul 24 17:49:19 2018
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 3853261 (ipc= 8.6) sim_rate=14877 (inst/sec) elapsed = 0:0:04:19 / Tue Jul 24 17:49:20 2018
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 3860493 (ipc= 8.4) sim_rate=14848 (inst/sec) elapsed = 0:0:04:20 / Tue Jul 24 17:49:21 2018
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 3868049 (ipc= 8.2) sim_rate=14820 (inst/sec) elapsed = 0:0:04:21 / Tue Jul 24 17:49:22 2018
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 3873531 (ipc= 8.0) sim_rate=14784 (inst/sec) elapsed = 0:0:04:22 / Tue Jul 24 17:49:23 2018
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 3881552 (ipc= 7.8) sim_rate=14758 (inst/sec) elapsed = 0:0:04:23 / Tue Jul 24 17:49:24 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 3890174 (ipc= 7.6) sim_rate=14735 (inst/sec) elapsed = 0:0:04:24 / Tue Jul 24 17:49:25 2018
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 3898499 (ipc= 7.5) sim_rate=14711 (inst/sec) elapsed = 0:0:04:25 / Tue Jul 24 17:49:26 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,15,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 3906822 (ipc= 7.3) sim_rate=14687 (inst/sec) elapsed = 0:0:04:26 / Tue Jul 24 17:49:27 2018
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 3915586 (ipc= 7.2) sim_rate=14665 (inst/sec) elapsed = 0:0:04:27 / Tue Jul 24 17:49:28 2018
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 3924071 (ipc= 7.0) sim_rate=14642 (inst/sec) elapsed = 0:0:04:28 / Tue Jul 24 17:49:29 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 3933511 (ipc= 6.9) sim_rate=14622 (inst/sec) elapsed = 0:0:04:29 / Tue Jul 24 17:49:30 2018
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 3943933 (ipc= 6.8) sim_rate=14607 (inst/sec) elapsed = 0:0:04:30 / Tue Jul 24 17:49:31 2018
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 3950068 (ipc= 6.6) sim_rate=14575 (inst/sec) elapsed = 0:0:04:31 / Tue Jul 24 17:49:32 2018
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 3952297 (ipc= 6.5) sim_rate=14530 (inst/sec) elapsed = 0:0:04:32 / Tue Jul 24 17:49:33 2018
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 3953761 (ipc= 6.3) sim_rate=14482 (inst/sec) elapsed = 0:0:04:33 / Tue Jul 24 17:49:34 2018
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 3954607 (ipc= 6.1) sim_rate=14432 (inst/sec) elapsed = 0:0:04:34 / Tue Jul 24 17:49:35 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 3955444 (ipc= 6.0) sim_rate=14383 (inst/sec) elapsed = 0:0:04:35 / Tue Jul 24 17:49:36 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 663523
gpu_sim_insn = 3955564
gpu_ipc =       5.9615
gpu_tot_sim_cycle = 663523
gpu_tot_sim_insn = 3955564
gpu_tot_ipc =       5.9615
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1019
gpu_stall_icnt2sh    = 21424
gpu_total_sim_rate=14383

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2013244
	L1I_total_cache_misses = 1600
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124852, Miss = 48413, Miss_rate = 0.388, Pending_hits = 19690, Reservation_fails = 299272
	L1D_cache_core[1]: Access = 76832, Miss = 29943, Miss_rate = 0.390, Pending_hits = 13346, Reservation_fails = 200891
	L1D_cache_core[2]: Access = 76832, Miss = 30168, Miss_rate = 0.393, Pending_hits = 13037, Reservation_fails = 199514
	L1D_cache_core[3]: Access = 76832, Miss = 30258, Miss_rate = 0.394, Pending_hits = 13632, Reservation_fails = 182843
	L1D_cache_core[4]: Access = 76832, Miss = 30717, Miss_rate = 0.400, Pending_hits = 13754, Reservation_fails = 166560
	L1D_cache_core[5]: Access = 76832, Miss = 30039, Miss_rate = 0.391, Pending_hits = 13155, Reservation_fails = 198403
	L1D_cache_core[6]: Access = 76832, Miss = 30436, Miss_rate = 0.396, Pending_hits = 13777, Reservation_fails = 166428
	L1D_cache_core[7]: Access = 76832, Miss = 30524, Miss_rate = 0.397, Pending_hits = 13691, Reservation_fails = 166993
	L1D_cache_core[8]: Access = 76832, Miss = 30321, Miss_rate = 0.395, Pending_hits = 14021, Reservation_fails = 167601
	L1D_cache_core[9]: Access = 76832, Miss = 30490, Miss_rate = 0.397, Pending_hits = 13365, Reservation_fails = 193849
	L1D_cache_core[10]: Access = 76832, Miss = 30130, Miss_rate = 0.392, Pending_hits = 13112, Reservation_fails = 203621
	L1D_cache_core[11]: Access = 76832, Miss = 29971, Miss_rate = 0.390, Pending_hits = 13480, Reservation_fails = 189573
	L1D_cache_core[12]: Access = 76832, Miss = 30387, Miss_rate = 0.395, Pending_hits = 13626, Reservation_fails = 166937
	L1D_cache_core[13]: Access = 76832, Miss = 30424, Miss_rate = 0.396, Pending_hits = 13888, Reservation_fails = 167705
	L1D_cache_core[14]: Access = 76832, Miss = 30594, Miss_rate = 0.398, Pending_hits = 13452, Reservation_fails = 167341
	L1D_total_cache_accesses = 1200500
	L1D_total_cache_misses = 472815
	L1D_total_cache_miss_rate = 0.3938
	L1D_total_cache_pending_hits = 209026
	L1D_total_cache_reservation_fails = 2837531
	L1D_cache_data_port_util = 0.085
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 3024
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1587
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 207476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2836142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2544
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1389
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2011644
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1600
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 14494, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 7268, 
gpgpu_n_tot_thrd_icount = 115960064
gpgpu_n_tot_w_icount = 3623752
gpgpu_n_stall_shd_mem = 2840546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 74483
gpgpu_n_mem_write_global = 400000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 800500
gpgpu_n_store_insn = 400000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2837531
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5483069	W0_Idle:122543	W0_Scoreboard:3000444	W1:3613000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 595864 {8:74483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16000000 {40:400000,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10129688 {136:74483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3200000 {8:400000,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 420 
averagemflatency = 161 
max_icnt2mem_latency = 171 
max_icnt2sh_latency = 663522 
mrq_lat_table:28290 	331 	85 	190 	200 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	444221 	30277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	246037 	144544 	78871 	5092 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57146 	15889 	1432 	31 	0 	0 	0 	46 	2121 	4074 	8712 	18132 	34719 	67883 	131279 	126967 	6067 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1324 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        34        32        32        32        32        32        32        32        32        32        33        34        33        32        32 
dram[1]:        35        32        32        34        32        32        32        32        33        32        32        32        32        34        32        32 
dram[2]:        37        33        34        32        32        32        32        32        32        32        32        32        37        33        34        32 
dram[3]:        32        32        35        33        32        32        32        31        32        33        32        32        37        33        33        32 
dram[4]:        32        32        33        35        32        32        32        32        32        32        32        32        33        37        32        34 
dram[5]:        34        34        32        35        32        32        32        32        32        32        32        33        34        38        33        33 
maximum service time to same row:
dram[0]:     63597     62772     94137     70218     65572     62923     61925     66820     62700     62819    108682     62846     62920     66107     62033     61946 
dram[1]:     66854     62938     62901     64670     62028     67272     62937     62998     62548     62822     63005     62722     62975     62804     73535     61989 
dram[2]:    102142     72424     62950     66859     65837     62169     63077     62915     65115     62659     62900     62836     66883     73401     62897     63100 
dram[3]:     61921     66087     62962     98486     62957     62006     65850     61680     62880     62613     62684     63443     63211     63604     68372     66843 
dram[4]:     62924     61915     71698     62945     62868     67110     61971     60112     62798     65520     62810     73654     62919     66863     62997     62977 
dram[5]:     62758     77056     62027     62936     97459     74139     62029     61003     63466     62850     62921     62725     67607    106911     67831     62881 
average row accesses per activate:
dram[0]:  5.719298  4.105263  4.513514  4.500000  5.403509  4.295774  5.102941  6.207547  6.113636  6.465117  6.523809  6.581395  5.072727  6.675000  5.180328  4.731343 
dram[1]:  4.826087  4.557143  5.305085  4.591549  4.051282  5.131147  5.616667  8.000000  5.480000  5.074074  6.155556  5.933333  5.210526  5.500000  6.061224  4.291667 
dram[2]:  4.272727  5.031250  3.729412  4.513889  4.602941  5.491228  5.620690  5.258065  6.348837  5.461538  6.658536  5.055555  6.975610  5.384615  5.169491  5.310345 
dram[3]:  4.388889  4.830769  4.151899  4.311688  5.147541  4.514706  5.307693  5.377049  5.250000  5.729167  6.000000  6.177778  6.658536  6.511628  3.825000  5.763637 
dram[4]:  4.700000  3.793103  5.000000  4.436620  4.753846  4.632353  5.253968  6.365385  5.000000  5.775510  6.065217  9.357142  5.540000  7.150000  4.890625  5.050000 
dram[5]:  5.578948  5.062500  3.678161  4.088608  4.983871  5.322034  5.080645  5.842105  6.318182  5.591837  6.325582  5.510204  5.875000  5.588235  5.438597  3.810127 
average row locality = 29106/5631 = 5.168887
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       326       312       334       324       308       305       347       329       269       278       274       283       279       267       316       317 
dram[1]:       333       319       313       326       316       313       337       320       274       274       277       267       297       275       297       309 
dram[2]:       329       322       317       325       313       313       326       326       273       284       273       273       286       280       305       308 
dram[3]:       316       314       328       332       314       307       345       328       273       275       276       278       273       280       306       317 
dram[4]:       329       330       310       315       309       315       331       331       275       283       279       262       277       286       313       303 
dram[5]:       318       324       320       323       309       314       315       333       278       274       272       270       282       285       310       301 
total reads: 29106
bank skew: 347/262 = 1.32
chip skew: 4868/4828 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        499       496       477       479     26115       493       540       565       565       525       587       558       557       564       518       497
dram[1]:        473       502       484       475     25458       486       536       550       588       534       545       576       537       557       528       511
dram[2]:        489       488       492       490     25695     25846       547       591       538       538       577       578       538       565       527       508
dram[3]:        490       502       480       470     19586     26228       523       570       542       567       573       559       559       558       524       510
dram[4]:        477       502       489       496       500     25718       538       559       561       523       551       605       576       535       503       508
dram[5]:        486       494       489       482       495     25800       554       561       555       548       544       598       553       554       511       529
maximum mf latency per bank:
dram[0]:        369       328       361       331       351       356       367       342       343       365       342       332       341       336       358       323
dram[1]:        331       347       352       333       364       349       345       324       361       333       359       336       362       335       348       330
dram[2]:        350       357       346       367       356       356       366       360       341       356       334       368       362       363       330       348
dram[3]:        354       336       338       355       317       342       341       353       339       385       365       379       337       348       347       346
dram[4]:        330       367       333       333       361       353       344       355       340       372       340       347       339       377       341       344
dram[5]:        332       335       333       369       333       420       347       351       326       365       341       384       330       345       336       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864282 n_act=924 n_pre=908 n_req=4868 n_rd=9736 n_write=0 bw_util=0.02223
n_activity=93659 dram_eff=0.2079
bk0: 652a 873080i bk1: 624a 872678i bk2: 668a 872571i bk3: 648a 872647i bk4: 616a 873075i bk5: 610a 872731i bk6: 694a 872627i bk7: 658a 873012i bk8: 538a 873560i bk9: 556a 873550i bk10: 548a 873666i bk11: 566a 873630i bk12: 558a 873373i bk13: 534a 873763i bk14: 632a 873082i bk15: 634a 872938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00167494
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864312 n_act=930 n_pre=914 n_req=4847 n_rd=9694 n_write=0 bw_util=0.02214
n_activity=92989 dram_eff=0.2085
bk0: 666a 872710i bk1: 638a 872734i bk2: 626a 873061i bk3: 652a 872684i bk4: 632a 872513i bk5: 626a 872894i bk6: 674a 872841i bk7: 640a 873442i bk8: 548a 873407i bk9: 548a 873295i bk10: 554a 873576i bk11: 534a 873655i bk12: 594a 873253i bk13: 550a 873513i bk14: 594a 873431i bk15: 618a 872769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00182109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864274 n_act=943 n_pre=927 n_req=4853 n_rd=9706 n_write=0 bw_util=0.02216
n_activity=94052 dram_eff=0.2064
bk0: 658a 872571i bk1: 644a 872941i bk2: 634a 872434i bk3: 650a 872617i bk4: 626a 872784i bk5: 626a 873035i bk6: 652a 872969i bk7: 652a 872852i bk8: 546a 873561i bk9: 568a 873291i bk10: 546a 873671i bk11: 546a 873393i bk12: 572a 873642i bk13: 560a 873413i bk14: 610a 873125i bk15: 616a 873165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00185648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864226 n_act=958 n_pre=942 n_req=4862 n_rd=9724 n_write=0 bw_util=0.0222
n_activity=94317 dram_eff=0.2062
bk0: 632a 872799i bk1: 628a 872960i bk2: 656a 872523i bk3: 664a 872466i bk4: 628a 872976i bk5: 614a 872785i bk6: 690a 872747i bk7: 656a 872851i bk8: 546a 873336i bk9: 550a 873439i bk10: 552a 873528i bk11: 556a 873553i bk12: 546a 873729i bk13: 560a 873685i bk14: 612a 872636i bk15: 634a 873187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00185648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864310 n_act=930 n_pre=914 n_req=4848 n_rd=9696 n_write=0 bw_util=0.02214
n_activity=92691 dram_eff=0.2092
bk0: 658a 872795i bk1: 660a 872341i bk2: 620a 872971i bk3: 630a 872737i bk4: 618a 872906i bk5: 630a 872807i bk6: 662a 872812i bk7: 662a 873095i bk8: 550a 873232i bk9: 566a 873370i bk10: 558a 873496i bk11: 524a 874028i bk12: 554a 873502i bk13: 572a 873712i bk14: 626a 873044i bk15: 606a 873080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=875850 n_nop=864316 n_act=947 n_pre=931 n_req=4828 n_rd=9656 n_write=0 bw_util=0.02205
n_activity=93354 dram_eff=0.2069
bk0: 636a 873131i bk1: 648a 872910i bk2: 640a 872313i bk3: 646a 872501i bk4: 618a 872898i bk5: 628a 872988i bk6: 630a 872925i bk7: 666a 872995i bk8: 556a 873535i bk9: 548a 873453i bk10: 544a 873623i bk11: 540a 873549i bk12: 564a 873516i bk13: 570a 873457i bk14: 620a 873198i bk15: 602a 872683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174459

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57475, Miss = 2453, Miss_rate = 0.043, Pending_hits = 226, Reservation_fails = 100
L2_cache_bank[1]: Access = 6182, Miss = 2415, Miss_rate = 0.391, Pending_hits = 220, Reservation_fails = 211
L2_cache_bank[2]: Access = 57387, Miss = 2444, Miss_rate = 0.043, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[3]: Access = 6202, Miss = 2403, Miss_rate = 0.387, Pending_hits = 210, Reservation_fails = 209
L2_cache_bank[4]: Access = 57359, Miss = 2422, Miss_rate = 0.042, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[5]: Access = 57495, Miss = 2431, Miss_rate = 0.042, Pending_hits = 216, Reservation_fails = 95
L2_cache_bank[6]: Access = 47819, Miss = 2431, Miss_rate = 0.051, Pending_hits = 218, Reservation_fails = 51
L2_cache_bank[7]: Access = 57422, Miss = 2431, Miss_rate = 0.042, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[8]: Access = 6210, Miss = 2423, Miss_rate = 0.390, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[9]: Access = 57394, Miss = 2425, Miss_rate = 0.042, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[10]: Access = 6170, Miss = 2404, Miss_rate = 0.390, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[11]: Access = 57443, Miss = 2424, Miss_rate = 0.042, Pending_hits = 212, Reservation_fails = 0
L2_total_cache_accesses = 474558
L2_total_cache_misses = 29106
L2_total_cache_miss_rate = 0.0613
L2_total_cache_pending_hits = 2577
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 400000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=772760
icnt_total_pkts_simt_to_mem=874558
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:

GPGPU-Sim PTX: cudaLaunch for 0x0x403fc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
Packet latency average = 13.0441
	minimum = 6
	maximum = 124
Network latency average = 10.9362
	minimum = 6
	maximum = 116
Slowest packet = 114142
Flit latency average = 10.2992
	minimum = 6
	maximum = 115
Slowest flit = 189604
Fragmentation average = 2.00186e-05
	minimum = 0
	maximum = 18
Injected packet rate average = 0.0529785
	minimum = 0.00929885 (at node 25)
	maximum = 0.0866511 (at node 20)
Accepted packet rate average = 0.0529785
	minimum = 0.00929885 (at node 25)
	maximum = 0.0866511 (at node 20)
Injected flit rate average = 0.0919513
	minimum = 0.0464942 (at node 25)
	maximum = 0.135858 (at node 0)
Accepted flit rate average= 0.0919513
	minimum = 0.00929885 (at node 25)
	maximum = 0.163815 (at node 20)
Injected packet length average = 1.73563
Accepted packet length average = 1.73563
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0441 (1 samples)
	minimum = 6 (1 samples)
	maximum = 124 (1 samples)
Network latency average = 10.9362 (1 samples)
	minimum = 6 (1 samples)
	maximum = 116 (1 samples)
Flit latency average = 10.2992 (1 samples)
	minimum = 6 (1 samples)
	maximum = 115 (1 samples)
Fragmentation average = 2.00186e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 18 (1 samples)
Injected packet rate average = 0.0529785 (1 samples)
	minimum = 0.00929885 (1 samples)
	maximum = 0.0866511 (1 samples)
Accepted packet rate average = 0.0529785 (1 samples)
	minimum = 0.00929885 (1 samples)
	maximum = 0.0866511 (1 samples)
Injected flit rate average = 0.0919513 (1 samples)
	minimum = 0.0464942 (1 samples)
	maximum = 0.135858 (1 samples)
Accepted flit rate average = 0.0919513 (1 samples)
	minimum = 0.00929885 (1 samples)
	maximum = 0.163815 (1 samples)
Injected packet size average = 1.73563 (1 samples)
Accepted packet size average = 1.73563 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 35 sec (275 sec)
gpgpu_simulation_rate = 14383 (inst/sec)
gpgpu_simulation_rate = 2412 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,663523)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,663523)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,10,0) tid=(23,26,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,9,0) tid=(23,21,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,6,0) tid=(23,14,0)
GPGPU-Sim uArch: cycles simulated: 664523  inst.: 4262636 (ipc=307.1) sim_rate=15444 (inst/sec) elapsed = 0:0:04:36 / Tue Jul 24 17:49:37 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1087,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1088,663523)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1093,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1099,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1111,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1117,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1123,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1129,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1135,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1141,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1147,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1153,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1159,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1165,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1171,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,15,0) tid=(23,16,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1493,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: cycles simulated: 675023  inst.: 4308300 (ipc=30.7) sim_rate=15553 (inst/sec) elapsed = 0:0:04:37 / Tue Jul 24 17:49:38 2018
GPGPU-Sim uArch: cycles simulated: 690523  inst.: 4321036 (ipc=13.5) sim_rate=15543 (inst/sec) elapsed = 0:0:04:38 / Tue Jul 24 17:49:39 2018
GPGPU-Sim uArch: cycles simulated: 706023  inst.: 4333836 (ipc= 8.9) sim_rate=15533 (inst/sec) elapsed = 0:0:04:39 / Tue Jul 24 17:49:40 2018
GPGPU-Sim uArch: cycles simulated: 722023  inst.: 4346892 (ipc= 6.7) sim_rate=15524 (inst/sec) elapsed = 0:0:04:40 / Tue Jul 24 17:49:41 2018
GPGPU-Sim uArch: cycles simulated: 739023  inst.: 4360716 (ipc= 5.4) sim_rate=15518 (inst/sec) elapsed = 0:0:04:41 / Tue Jul 24 17:49:42 2018
GPGPU-Sim uArch: cycles simulated: 749023  inst.: 4368908 (ipc= 4.8) sim_rate=15492 (inst/sec) elapsed = 0:0:04:42 / Tue Jul 24 17:49:43 2018
GPGPU-Sim uArch: cycles simulated: 764523  inst.: 4381452 (ipc= 4.2) sim_rate=15482 (inst/sec) elapsed = 0:0:04:43 / Tue Jul 24 17:49:44 2018
GPGPU-Sim uArch: cycles simulated: 777023  inst.: 4391692 (ipc= 3.8) sim_rate=15463 (inst/sec) elapsed = 0:0:04:44 / Tue Jul 24 17:49:45 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 791523  inst.: 4403724 (ipc= 3.5) sim_rate=15451 (inst/sec) elapsed = 0:0:04:45 / Tue Jul 24 17:49:46 2018
GPGPU-Sim uArch: cycles simulated: 808523  inst.: 4417548 (ipc= 3.2) sim_rate=15445 (inst/sec) elapsed = 0:0:04:46 / Tue Jul 24 17:49:47 2018
GPGPU-Sim uArch: cycles simulated: 824023  inst.: 4430092 (ipc= 3.0) sim_rate=15435 (inst/sec) elapsed = 0:0:04:47 / Tue Jul 24 17:49:48 2018
GPGPU-Sim uArch: cycles simulated: 838023  inst.: 4441612 (ipc= 2.8) sim_rate=15422 (inst/sec) elapsed = 0:0:04:48 / Tue Jul 24 17:49:49 2018
GPGPU-Sim uArch: cycles simulated: 848523  inst.: 4450316 (ipc= 2.7) sim_rate=15399 (inst/sec) elapsed = 0:0:04:49 / Tue Jul 24 17:49:50 2018
GPGPU-Sim uArch: cycles simulated: 865523  inst.: 4464140 (ipc= 2.5) sim_rate=15393 (inst/sec) elapsed = 0:0:04:50 / Tue Jul 24 17:49:51 2018
GPGPU-Sim uArch: cycles simulated: 881523  inst.: 4477196 (ipc= 2.4) sim_rate=15385 (inst/sec) elapsed = 0:0:04:51 / Tue Jul 24 17:49:52 2018
GPGPU-Sim uArch: cycles simulated: 895023  inst.: 4488204 (ipc= 2.3) sim_rate=15370 (inst/sec) elapsed = 0:0:04:52 / Tue Jul 24 17:49:53 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 907523  inst.: 4498444 (ipc= 2.2) sim_rate=15353 (inst/sec) elapsed = 0:0:04:53 / Tue Jul 24 17:49:54 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (251757,663523), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 1.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 251758
gpu_sim_insn = 549248
gpu_ipc =       2.1817
gpu_tot_sim_cycle = 915281
gpu_tot_sim_insn = 4504812
gpu_tot_ipc =       4.9218
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1293
gpu_stall_icnt2sh    = 21604
gpu_total_sim_rate=15374

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2024833
	L1I_total_cache_misses = 3040
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124852, Miss = 48413, Miss_rate = 0.388, Pending_hits = 19690, Reservation_fails = 299272
	L1D_cache_core[1]: Access = 80632, Miss = 31444, Miss_rate = 0.390, Pending_hits = 13346, Reservation_fails = 200891
	L1D_cache_core[2]: Access = 76832, Miss = 30168, Miss_rate = 0.393, Pending_hits = 13037, Reservation_fails = 199514
	L1D_cache_core[3]: Access = 76832, Miss = 30258, Miss_rate = 0.394, Pending_hits = 13632, Reservation_fails = 182843
	L1D_cache_core[4]: Access = 76832, Miss = 30717, Miss_rate = 0.400, Pending_hits = 13754, Reservation_fails = 166560
	L1D_cache_core[5]: Access = 76832, Miss = 30039, Miss_rate = 0.391, Pending_hits = 13155, Reservation_fails = 198403
	L1D_cache_core[6]: Access = 76832, Miss = 30436, Miss_rate = 0.396, Pending_hits = 13777, Reservation_fails = 166428
	L1D_cache_core[7]: Access = 76832, Miss = 30524, Miss_rate = 0.397, Pending_hits = 13691, Reservation_fails = 166993
	L1D_cache_core[8]: Access = 76832, Miss = 30321, Miss_rate = 0.395, Pending_hits = 14021, Reservation_fails = 167601
	L1D_cache_core[9]: Access = 76832, Miss = 30490, Miss_rate = 0.397, Pending_hits = 13365, Reservation_fails = 193849
	L1D_cache_core[10]: Access = 76832, Miss = 30130, Miss_rate = 0.392, Pending_hits = 13112, Reservation_fails = 203621
	L1D_cache_core[11]: Access = 76832, Miss = 29971, Miss_rate = 0.390, Pending_hits = 13480, Reservation_fails = 189573
	L1D_cache_core[12]: Access = 76832, Miss = 30387, Miss_rate = 0.395, Pending_hits = 13626, Reservation_fails = 166937
	L1D_cache_core[13]: Access = 76832, Miss = 30424, Miss_rate = 0.396, Pending_hits = 13888, Reservation_fails = 167705
	L1D_cache_core[14]: Access = 76832, Miss = 30594, Miss_rate = 0.398, Pending_hits = 13452, Reservation_fails = 167341
	L1D_total_cache_accesses = 1204300
	L1D_total_cache_misses = 474316
	L1D_total_cache_miss_rate = 0.3939
	L1D_total_cache_pending_hits = 209026
	L1D_total_cache_reservation_fails = 2837531
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4051
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 519340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 207476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2836142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3571
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1389
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2021793
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3040
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 14515, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 7289, 
gpgpu_n_tot_thrd_icount = 116509408
gpgpu_n_tot_w_icount = 3640919
gpgpu_n_stall_shd_mem = 2841946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75984
gpgpu_n_mem_write_global = 401500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 851700
gpgpu_n_store_insn = 425600
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2838931
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5483761	W0_Idle:400243	W0_Scoreboard:3240901	W1:3613000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27919
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 607872 {8:75984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16140000 {40:400400,72:400,136:700,}
traffic_breakdown_coretomem[INST_ACC_R] = 848 {8:106,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10333824 {136:75984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3212000 {8:401500,}
traffic_breakdown_memtocore[INST_ACC_R] = 14416 {136:106,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 420 
averagemflatency = 161 
max_icnt2mem_latency = 171 
max_icnt2sh_latency = 915280 
mrq_lat_table:29535 	516 	85 	190 	273 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	445723 	31776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	248873 	144752 	78874 	5092 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	58517 	16019 	1432 	31 	0 	0 	0 	46 	2121 	4074 	8712 	18132 	34719 	67883 	131279 	126967 	7567 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1826 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        34        32        32        32        32        32        32        32        32        32        33        34        33        32        32 
dram[1]:        35        32        32        34        32        32        32        32        33        32        32        32        32        34        32        32 
dram[2]:        37        33        34        32        32        32        32        32        32        32        32        32        37        33        34        32 
dram[3]:        32        32        35        33        32        32        32        31        32        33        32        32        37        33        33        32 
dram[4]:        32        32        33        35        32        32        32        32        32        32        32        32        33        37        32        34 
dram[5]:        34        34        32        35        32        32        32        32        32        32        32        33        34        38        33        33 
maximum service time to same row:
dram[0]:     63597     64556     94137     70218     65572     65469     61925     66820     65491     62819    108682     62846     66378     66107     65445     65479 
dram[1]:     66854     66420     65473     64670     66442     67272     66412     62998     65473     62822     65432     65478     65438     65519     73535     65466 
dram[2]:    102142     72424     65468     66859     65837     65472     64535     62915     65396     65488     62900     66421     66883     73401     66448     64477 
dram[3]:     65455     66087     65473     98486     62957     65476     65850     66408     62880     66329     66449     65428     64551     63604     68372     66843 
dram[4]:     62924     66422     71698     66382     66443     67110     66433     65402     65484     65520     65456     73654     65482     66863     65449     65484 
dram[5]:     66431     77056     65463     64505     97459     74139     65494     61060     65480     62850     65435     66443     67607    106911     67831     65462 
average row accesses per activate:
dram[0]:  5.564516  4.150000  4.423077  4.447369  5.258065  4.263158  5.027778  5.879310  6.020833  6.255319  6.304348  6.255319  5.033898  6.477273  5.000000  4.676056 
dram[1]:  4.729730  4.459459  5.238095  4.560000  4.012195  5.015152  5.500000  7.555555  5.296296  5.017241  5.979592  5.775510  5.098361  5.333333  5.962264  4.276316 
dram[2]:  4.246913  4.955883  3.741573  4.486842  4.520548  5.344262  5.523809  5.166667  6.106383  5.321429  6.422222  4.982759  6.622222  5.321429  5.079365  5.241935 
dram[3]:  4.381579  4.797101  4.072289  4.296296  5.045455  4.541667  5.014084  5.292308  5.196429  5.634615  5.840000  5.857143  6.511111  6.319149  3.821429  5.559322 
dram[4]:  4.621622  3.769231  5.000000  4.426667  4.671429  4.452055  5.179104  6.140351  4.898305  5.603774  5.880000  8.781250  5.333333  6.863636  4.852941  5.000000 
dram[5]:  5.426229  4.942029  3.670330  4.108434  4.909091  5.187500  5.015152  5.645161  6.145833  5.396226  6.191489  5.377358  5.673077  5.454545  5.360656  3.819277 
average row locality = 30609/6033 = 5.073595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       345       332       345       338       326       324       362       341       289       294       290       294       297       285       325       332 
dram[1]:       350       330       330       342       329       331       352       340       286       291       293       283       311       288       316       325 
dram[2]:       344       337       333       341       330       326       348       341       287       298       289       289       298       298       320       325 
dram[3]:       333       331       338       348       333       327       356       344       291       293       292       287       293       297       321       328 
dram[4]:       342       343       330       332       327       325       347       350       289       297       294       281       288       302       330       320 
dram[5]:       331       341       334       341       324       332       331       350       295       286       291       285       295       300       327       317 
total reads: 30609
bank skew: 362/281 = 1.29
chip skew: 5119/5080 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        491       490       475       476     24696       488       535       560       554       519       577       552       548       554       515       493
dram[1]:        469       498       480       472     24469       482       530       542       581       527       537       566       532       551       521       506
dram[2]:        486       485       488       486     24392     24833       538       583       532       532       568       569       533       556       521       502
dram[3]:        486       498       478       467     18492     24649       519       562       534       557       564       554       548       549       518       506
dram[4]:        474       498       484       491       495     24939       532       551       553       518       544       592       569       528       498       503
dram[5]:        483       489       485       479       491     24424       547       554       546       542       536       588       546       547       506       523
maximum mf latency per bank:
dram[0]:        369       328       361       331       351       356       367       342       343       365       342       332       341       336       358       323
dram[1]:        331       347       352       333       364       349       345       324       361       333       359       336       362       335       348       330
dram[2]:        350       357       346       367       356       356       366       360       341       356       334       368       362       363       330       348
dram[3]:        354       336       338       355       317       342       341       353       339       385       365       379       337       348       347       346
dram[4]:        330       367       333       333       361       353       344       355       340       372       340       347       339       377       341       344
dram[5]:        332       335       333       369       333       420       347       351       326       365       341       384       330       345       336       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195964 n_act=992 n_pre=976 n_req=5119 n_rd=10238 n_write=0 bw_util=0.01695
n_activity=99346 dram_eff=0.2061
bk0: 690a 1205192i bk1: 664a 1204807i bk2: 690a 1204745i bk3: 676a 1204804i bk4: 652a 1205188i bk5: 648a 1204839i bk6: 724a 1204779i bk7: 682a 1205158i bk8: 578a 1205694i bk9: 588a 1205699i bk10: 580a 1205812i bk11: 588a 1205803i bk12: 594a 1205509i bk13: 570a 1205901i bk14: 650a 1205267i bk15: 664a 1205094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195998 n_act=997 n_pre=981 n_req=5097 n_rd=10194 n_write=0 bw_util=0.01688
n_activity=98606 dram_eff=0.2068
bk0: 700a 1204829i bk1: 660a 1204908i bk2: 660a 1205208i bk3: 684a 1204833i bk4: 658a 1204675i bk5: 662a 1205005i bk6: 704a 1204990i bk7: 680a 1205546i bk8: 572a 1205573i bk9: 582a 1205442i bk10: 586a 1205724i bk11: 566a 1205802i bk12: 622a 1205412i bk13: 576a 1205679i bk14: 632a 1205566i bk15: 650a 1204920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0016885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195960 n_act=1009 n_pre=993 n_req=5104 n_rd=10208 n_write=0 bw_util=0.0169
n_activity=99668 dram_eff=0.2048
bk0: 688a 1204724i bk1: 674a 1205091i bk2: 666a 1204578i bk3: 682a 1204769i bk4: 660a 1204904i bk5: 652a 1205199i bk6: 696a 1205066i bk7: 682a 1205006i bk8: 574a 1205719i bk9: 596a 1205451i bk10: 578a 1205820i bk11: 578a 1205540i bk12: 596a 1205810i bk13: 596a 1205551i bk14: 640a 1205279i bk15: 650a 1205310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0016107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195912 n_act=1025 n_pre=1009 n_req=5112 n_rd=10224 n_write=0 bw_util=0.01692
n_activity=99952 dram_eff=0.2046
bk0: 666a 1204939i bk1: 662a 1205105i bk2: 676a 1204704i bk3: 696a 1204619i bk4: 666a 1205085i bk5: 654a 1204915i bk6: 712a 1204871i bk7: 688a 1204992i bk8: 582a 1205471i bk9: 586a 1205579i bk10: 584a 1205675i bk11: 574a 1205736i bk12: 586a 1205858i bk13: 594a 1205831i bk14: 642a 1204791i bk15: 656a 1205363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195998 n_act=997 n_pre=981 n_req=5097 n_rd=10194 n_write=0 bw_util=0.01688
n_activity=98299 dram_eff=0.2074
bk0: 684a 1204956i bk1: 686a 1204505i bk2: 660a 1205102i bk3: 664a 1204883i bk4: 654a 1205021i bk5: 650a 1204960i bk6: 694a 1204957i bk7: 700a 1205207i bk8: 578a 1205391i bk9: 594a 1205527i bk10: 588a 1205648i bk11: 562a 1206163i bk12: 576a 1205680i bk13: 604a 1205864i bk14: 660a 1205187i bk15: 640a 1205219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1208170 n_nop=1195998 n_act=1014 n_pre=998 n_req=5080 n_rd=10160 n_write=0 bw_util=0.01682
n_activity=99022 dram_eff=0.2052
bk0: 662a 1205296i bk1: 682a 1205031i bk2: 668a 1204471i bk3: 682a 1204642i bk4: 648a 1205051i bk5: 664a 1205101i bk6: 662a 1205075i bk7: 700a 1205115i bk8: 590a 1205676i bk9: 572a 1205622i bk10: 582a 1205758i bk11: 570a 1205702i bk12: 590a 1205678i bk13: 600a 1205611i bk14: 654a 1205341i bk15: 634a 1204830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153372

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57739, Miss = 2579, Miss_rate = 0.045, Pending_hits = 229, Reservation_fails = 209
L2_cache_bank[1]: Access = 6432, Miss = 2540, Miss_rate = 0.395, Pending_hits = 220, Reservation_fails = 211
L2_cache_bank[2]: Access = 57646, Miss = 2567, Miss_rate = 0.045, Pending_hits = 215, Reservation_fails = 105
L2_cache_bank[3]: Access = 6456, Miss = 2530, Miss_rate = 0.392, Pending_hits = 210, Reservation_fails = 209
L2_cache_bank[4]: Access = 57613, Miss = 2549, Miss_rate = 0.044, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[5]: Access = 57745, Miss = 2555, Miss_rate = 0.044, Pending_hits = 216, Reservation_fails = 95
L2_cache_bank[6]: Access = 48072, Miss = 2557, Miss_rate = 0.053, Pending_hits = 218, Reservation_fails = 51
L2_cache_bank[7]: Access = 57670, Miss = 2555, Miss_rate = 0.044, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[8]: Access = 6458, Miss = 2547, Miss_rate = 0.394, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[9]: Access = 57644, Miss = 2550, Miss_rate = 0.044, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[10]: Access = 6418, Miss = 2528, Miss_rate = 0.394, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[11]: Access = 57712, Miss = 2552, Miss_rate = 0.044, Pending_hits = 215, Reservation_fails = 125
L2_total_cache_accesses = 477605
L2_total_cache_misses = 30609
L2_total_cache_miss_rate = 0.0641
L2_total_cache_pending_hits = 2586
L2_total_cache_reservation_fails = 1005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401500
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 759
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=781995
icnt_total_pkts_simt_to_mem=881605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.4849
	minimum = 6
	maximum = 34
Network latency average = 8.1234
	minimum = 6
	maximum = 34
Slowest packet = 949116
Flit latency average = 6.55571
	minimum = 6
	maximum = 34
Slowest flit = 1647318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000896511
	minimum = 1.19162e-05 (at node 0)
	maximum = 0.0119361 (at node 1)
Accepted packet rate average = 0.000896511
	minimum = 1.19162e-05 (at node 0)
	maximum = 0.0119361 (at node 1)
Injected flit rate average = 0.0023953
	minimum = 1.19162e-05 (at node 0)
	maximum = 0.0278243 (at node 1)
Accepted flit rate average= 0.0023953
	minimum = 5.9581e-05 (at node 0)
	maximum = 0.0358479 (at node 1)
Injected packet length average = 2.67181
Accepted packet length average = 2.67181
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7645 (2 samples)
	minimum = 6 (2 samples)
	maximum = 79 (2 samples)
Network latency average = 9.52982 (2 samples)
	minimum = 6 (2 samples)
	maximum = 75 (2 samples)
Flit latency average = 8.42745 (2 samples)
	minimum = 6 (2 samples)
	maximum = 74.5 (2 samples)
Fragmentation average = 1.00093e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9 (2 samples)
Injected packet rate average = 0.0269375 (2 samples)
	minimum = 0.00465538 (2 samples)
	maximum = 0.0492936 (2 samples)
Accepted packet rate average = 0.0269375 (2 samples)
	minimum = 0.00465538 (2 samples)
	maximum = 0.0492936 (2 samples)
Injected flit rate average = 0.0471733 (2 samples)
	minimum = 0.0232531 (2 samples)
	maximum = 0.0818412 (2 samples)
Accepted flit rate average = 0.0471733 (2 samples)
	minimum = 0.00467921 (2 samples)
	maximum = 0.0998314 (2 samples)
Injected packet size average = 1.75121 (2 samples)
Accepted packet size average = 1.75121 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 53 sec (293 sec)
gpgpu_simulation_rate = 15374 (inst/sec)
gpgpu_simulation_rate = 3123 (cycle/sec)
