{
  "design": {
    "design_info": {
      "boundary_crc": "0x796E9A23CAE9FE0D",
      "device": "xc7z020clg400-2",
      "name": "design_bin2bcd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "bin2bcd_0": ""
    },
    "ports": {
      "data_bcd": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "data_bcd_1": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_bin2bcd_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "data_in": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "done": {
        "direction": "O"
      },
      "start": {
        "direction": "I"
      }
    },
    "components": {
      "bin2bcd_0": {
        "vlnv": "xilinx.com:user:bin2bcd:1.0",
        "xci_name": "design_bin2bcd_bin2bcd_0_0"
      }
    },
    "nets": {
      "bin2bcd_0_data_bcd": {
        "ports": [
          "bin2bcd_0/data_bcd",
          "data_bcd",
          "data_bcd_1"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "bin2bcd_0/clk"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "data_in",
          "bin2bcd_0/data_in"
        ]
      },
      "bin2bcd_0_done": {
        "ports": [
          "bin2bcd_0/done",
          "done"
        ]
      },
      "start_0_1": {
        "ports": [
          "start",
          "bin2bcd_0/start"
        ]
      }
    }
  }
}