// Seed: 1314602369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  assign #1 id_3 = 1'b0;
  assign id_5 = 1;
  always id_5 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output uwire id_2,
    id_4
);
  parameter id_5 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6
  );
  assign id_2 = id_0;
  assign id_2 = -1;
endmodule
