// Seed: 2101581957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd67,
    parameter id_8 = 32'd64
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  output wire _id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  or primCall (id_4, id_5, id_2, id_6, id_7, id_9);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_5
  );
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
endmodule
