# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do ISA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/RegFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:46 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/RegFile.sv 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 02:25:46 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/LUT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:46 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/LUT.sv 
# -- Compiling module LUT
# 
# Top level modules:
# 	LUT
# End time: 02:25:46 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/InstFetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:46 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/Definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/DataMem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/InstROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/Ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/ALU.sv 
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/blade/Desktop/ISA {C:/Users/blade/Desktop/ISA/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:47 on Mar 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/blade/Desktop/ISA" C:/Users/blade/Desktop/ISA/TopLevel.sv 
# -- Compiling package TopLevel_sv_unit
# -- Importing package definitions
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 02:25:47 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/blade/Desktop/ISA/program1_tb1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:55 on Mar 09,2021
# vlog -reportprogress 300 -work work C:/Users/blade/Desktop/ISA/program1_tb1.sv 
# -- Compiling module encrypt_tb
# 
# Top level modules:
# 	encrypt_tb
# End time: 02:25:55 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.encrypt_tb
# vsim work.encrypt_tb 
# Start time: 02:26:00 on Mar 09,2021
# Loading sv_std.std
# Loading work.encrypt_tb
# Loading work.definitions
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.InstFetch
# Loading work.Ctrl_sv_unit
# Loading work.Ctrl
# Loading work.InstROM
# Loading work.RegFile
# Loading work.ALU_sv_unit
# Loading work.ALU
# Loading work.LUT
# Loading work.DataMem
run -all
# ** Warning: (vsim-7) Failed to open readmem file "machine_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/blade/Desktop/ISA/InstROM.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IR1
# Break key hit
# Break in Module DataMem at C:/Users/blade/Desktop/ISA/DataMem.sv line 22
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
run -all
# ** Note: $stop    : C:/Users/blade/Desktop/ISA/program1_tb1.sv(155)
#    Time: 22295 ns  Iteration: 0  Instance: /encrypt_tb
# Break in Module encrypt_tb at C:/Users/blade/Desktop/ISA/program1_tb1.sv line 155
vlog -reportprogress 300 -work work C:/Users/blade/Desktop/ISA/program1_tb1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:27:24 on Mar 09,2021
# vlog -reportprogress 300 -work work C:/Users/blade/Desktop/ISA/program1_tb1.sv 
# -- Compiling module encrypt_tb
# 
# Top level modules:
# 	encrypt_tb
# End time: 02:27:24 on Mar 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.encrypt_tb
run -all
# ** Note: $stop    : C:/Users/blade/Desktop/ISA/program1_tb1.sv(155)
#    Time: 22295 ns  Iteration: 0  Instance: /encrypt_tb
# Break in Module encrypt_tb at C:/Users/blade/Desktop/ISA/program1_tb1.sv line 155
quit -sim
quit
# End time: 02:27:48 on Mar 09,2021, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
