TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM C/C++ Codegen                                      Unix v18.1.1.LTS *
       3                    ;* Date/Time created: Fri Jul  3 20:08:26 2020                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../driverlib/udma.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM C/C++ Codegen Unix v18.1.1.LTS Copyright (c) 1996-
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/pola/workspace_v8/Microwave/Debug")
      13                    
      14                    $C$DW$1 .dwtag  DW_TAG_subprogram
      15                            .dwattr $C$DW$1, DW_AT_name("IntRegister")
      16                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("IntRegister")
      17                            .dwattr $C$DW$1, DW_AT_declaration
      18                            .dwattr $C$DW$1, DW_AT_external
      19                            .dwattr $C$DW$1, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      20                            .dwattr $C$DW$1, DW_AT_decl_line(0x45)
      21                            .dwattr $C$DW$1, DW_AT_decl_column(0x0d)
      22                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      23                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$24)
      24                    
      25                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      26                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$34)
      27                    
      28                            .dwendtag $C$DW$1
      29                    
      30                    
      31                    $C$DW$4 .dwtag  DW_TAG_subprogram
      32                            .dwattr $C$DW$4, DW_AT_name("IntEnable")
      33                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("IntEnable")
      34                            .dwattr $C$DW$4, DW_AT_declaration
      35                            .dwattr $C$DW$4, DW_AT_external
      36                            .dwattr $C$DW$4, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      37                            .dwattr $C$DW$4, DW_AT_decl_line(0x4c)
      38                            .dwattr $C$DW$4, DW_AT_decl_column(0x0d)
      39                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      40                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$24)
      41                    
      42                            .dwendtag $C$DW$4
      43                    
      44                    
      45                    $C$DW$6 .dwtag  DW_TAG_subprogram
      46                            .dwattr $C$DW$6, DW_AT_name("IntDisable")
      47                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("IntDisable")
      48                            .dwattr $C$DW$6, DW_AT_declaration
      49                            .dwattr $C$DW$6, DW_AT_external
      50                            .dwattr $C$DW$6, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      51                            .dwattr $C$DW$6, DW_AT_decl_line(0x4d)
      52                            .dwattr $C$DW$6, DW_AT_decl_column(0x0d)
      53                    $C$DW$7 .dwtag  DW_TAG_formal_parameter
      54                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$24)
      55                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    2

      56                            .dwendtag $C$DW$6
      57                    
      58                    
      59                    $C$DW$8 .dwtag  DW_TAG_subprogram
      60                            .dwattr $C$DW$8, DW_AT_name("IntUnregister")
      61                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("IntUnregister")
      62                            .dwattr $C$DW$8, DW_AT_declaration
      63                            .dwattr $C$DW$8, DW_AT_external
      64                            .dwattr $C$DW$8, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      65                            .dwattr $C$DW$8, DW_AT_decl_line(0x46)
      66                            .dwattr $C$DW$8, DW_AT_decl_column(0x0d)
      67                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      68                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$24)
      69                    
      70                            .dwendtag $C$DW$8
      71                    
      72                    ;       /home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/bin/armacpia -@/tmp/TI3SR72WOdZ 
      73 00000000                   .sect   ".text"
      74                            .clink
      75                            .thumbfunc uDMAEnable
      76 00000000                   .thumb
      77                            .global uDMAEnable
      78                    
      79                    $C$DW$10        .dwtag  DW_TAG_subprogram
      80                            .dwattr $C$DW$10, DW_AT_name("uDMAEnable")
      81                            .dwattr $C$DW$10, DW_AT_low_pc(uDMAEnable)
      82                            .dwattr $C$DW$10, DW_AT_high_pc(0x00)
      83                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("uDMAEnable")
      84                            .dwattr $C$DW$10, DW_AT_external
      85                            .dwattr $C$DW$10, DW_AT_TI_begin_file("../driverlib/udma.c")
      86                            .dwattr $C$DW$10, DW_AT_TI_begin_line(0x43)
      87                            .dwattr $C$DW$10, DW_AT_TI_begin_column(0x01)
      88                            .dwattr $C$DW$10, DW_AT_decl_file("../driverlib/udma.c")
      89                            .dwattr $C$DW$10, DW_AT_decl_line(0x43)
      90                            .dwattr $C$DW$10, DW_AT_decl_column(0x01)
      91                            .dwattr $C$DW$10, DW_AT_TI_max_frame_size(0x00)
      92                            .dwpsn  file "../driverlib/udma.c",line 68,column 1,is_stmt,address uDMAEnable,isa 1
      93                    
      94                            .dwfde $C$DW$CIE, uDMAEnable
      95                    ;----------------------------------------------------------------------
      96                    ;  67 | uDMAEnable(void)                                                       
      97                    ;  69 | //                                                                     
      98                    ;  70 | // Set the master enable bit in the config register.                   
      99                    ;  71 | //                                                                     
     100                    ;----------------------------------------------------------------------
     101                    
     102                    ;*****************************************************************************
     103                    ;* FUNCTION NAME: uDMAEnable                                                 *
     104                    ;*                                                                           *
     105                    ;*   Regs Modified     : A1,A2,SR                                            *
     106                    ;*   Regs Used         : A1,A2,LR,SR                                         *
     107                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     108                    ;*****************************************************************************
     109 00000000           uDMAEnable:
     110                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    3

     111                            .dwcfi  cfa_offset, 0
     112                            .dwpsn  file "../driverlib/udma.c",line 72,column 5,is_stmt,isa 1
     113                    ;----------------------------------------------------------------------
     114                    ;  72 | HWREG(UDMA_CFG) = UDMA_CFG_MASTEN;                                     
     115                    ;----------------------------------------------------------------------
     116 00000000 497D              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |72|  ; [ORIG 16-BIT INS]
     117 00000002 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |72|  ; [ORIG 16-BIT INS]
     118 00000004 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |72|  ; [ORIG 16-BIT INS]
     119                            .dwpsn  file "../driverlib/udma.c",line 73,column 1,is_stmt,isa 1
     120                    $C$DW$11        .dwtag  DW_TAG_TI_branch
     121                            .dwattr $C$DW$11, DW_AT_low_pc(0x00)
     122                            .dwattr $C$DW$11, DW_AT_TI_return
     123                    
     124 00000006 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     125                            ; BRANCH OCCURS                  ; [] 
     126                            .dwattr $C$DW$10, DW_AT_TI_end_file("../driverlib/udma.c")
     127                            .dwattr $C$DW$10, DW_AT_TI_end_line(0x49)
     128                            .dwattr $C$DW$10, DW_AT_TI_end_column(0x01)
     129                            .dwendentry
     130                            .dwendtag $C$DW$10
     131                    
     132 00000008                   .sect   ".text"
     133                            .clink
     134                            .thumbfunc uDMADisable
     135 00000008                   .thumb
     136                            .global uDMADisable
     137                    
     138                    $C$DW$12        .dwtag  DW_TAG_subprogram
     139                            .dwattr $C$DW$12, DW_AT_name("uDMADisable")
     140                            .dwattr $C$DW$12, DW_AT_low_pc(uDMADisable)
     141                            .dwattr $C$DW$12, DW_AT_high_pc(0x00)
     142                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("uDMADisable")
     143                            .dwattr $C$DW$12, DW_AT_external
     144                            .dwattr $C$DW$12, DW_AT_TI_begin_file("../driverlib/udma.c")
     145                            .dwattr $C$DW$12, DW_AT_TI_begin_line(0x56)
     146                            .dwattr $C$DW$12, DW_AT_TI_begin_column(0x01)
     147                            .dwattr $C$DW$12, DW_AT_decl_file("../driverlib/udma.c")
     148                            .dwattr $C$DW$12, DW_AT_decl_line(0x56)
     149                            .dwattr $C$DW$12, DW_AT_decl_column(0x01)
     150                            .dwattr $C$DW$12, DW_AT_TI_max_frame_size(0x00)
     151                            .dwpsn  file "../driverlib/udma.c",line 87,column 1,is_stmt,address uDMADisable,isa 1
     152                    
     153                            .dwfde $C$DW$CIE, uDMADisable
     154                    ;----------------------------------------------------------------------
     155                    ;  86 | uDMADisable(void)                                                      
     156                    ;  88 | //                                                                     
     157                    ;  89 | // Clear the master enable bit in the config register.                 
     158                    ;  90 | //                                                                     
     159                    ;----------------------------------------------------------------------
     160                    
     161                    ;*****************************************************************************
     162                    ;* FUNCTION NAME: uDMADisable                                                *
     163                    ;*                                                                           *
     164                    ;*   Regs Modified     : A1,A2,SR                                            *
     165                    ;*   Regs Used         : A1,A2,LR,SR                                         *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    4

     166                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     167                    ;*****************************************************************************
     168 00000008           uDMADisable:
     169                    ;* --------------------------------------------------------------------------*
     170                            .dwcfi  cfa_offset, 0
     171                            .dwpsn  file "../driverlib/udma.c",line 91,column 5,is_stmt,isa 1
     172                    ;----------------------------------------------------------------------
     173                    ;  91 | HWREG(UDMA_CFG) = 0;                                                   
     174                    ;----------------------------------------------------------------------
     175 00000008 497B              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |91|  ; [ORIG 16-BIT INS]
     176 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |91|  ; [ORIG 16-BIT INS]
     177 0000000c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |91|  ; [ORIG 16-BIT INS]
     178                            .dwpsn  file "../driverlib/udma.c",line 92,column 1,is_stmt,isa 1
     179                    $C$DW$13        .dwtag  DW_TAG_TI_branch
     180                            .dwattr $C$DW$13, DW_AT_low_pc(0x00)
     181                            .dwattr $C$DW$13, DW_AT_TI_return
     182                    
     183 0000000e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     184                            ; BRANCH OCCURS                  ; [] 
     185                            .dwattr $C$DW$12, DW_AT_TI_end_file("../driverlib/udma.c")
     186                            .dwattr $C$DW$12, DW_AT_TI_end_line(0x5c)
     187                            .dwattr $C$DW$12, DW_AT_TI_end_column(0x01)
     188                            .dwendentry
     189                            .dwendtag $C$DW$12
     190                    
     191 00000010                   .sect   ".text"
     192                            .clink
     193                            .thumbfunc uDMAErrorStatusGet
     194 00000010                   .thumb
     195                            .global uDMAErrorStatusGet
     196                    
     197                    $C$DW$14        .dwtag  DW_TAG_subprogram
     198                            .dwattr $C$DW$14, DW_AT_name("uDMAErrorStatusGet")
     199                            .dwattr $C$DW$14, DW_AT_low_pc(uDMAErrorStatusGet)
     200                            .dwattr $C$DW$14, DW_AT_high_pc(0x00)
     201                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("uDMAErrorStatusGet")
     202                            .dwattr $C$DW$14, DW_AT_external
     203                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$24)
     204                            .dwattr $C$DW$14, DW_AT_TI_begin_file("../driverlib/udma.c")
     205                            .dwattr $C$DW$14, DW_AT_TI_begin_line(0x6a)
     206                            .dwattr $C$DW$14, DW_AT_TI_begin_column(0x01)
     207                            .dwattr $C$DW$14, DW_AT_decl_file("../driverlib/udma.c")
     208                            .dwattr $C$DW$14, DW_AT_decl_line(0x6a)
     209                            .dwattr $C$DW$14, DW_AT_decl_column(0x01)
     210                            .dwattr $C$DW$14, DW_AT_TI_max_frame_size(0x00)
     211                            .dwpsn  file "../driverlib/udma.c",line 107,column 1,is_stmt,address uDMAErrorStatusGet,isa 1
     212                    
     213                            .dwfde $C$DW$CIE, uDMAErrorStatusGet
     214                    ;----------------------------------------------------------------------
     215                    ; 106 | uDMAErrorStatusGet(void)                                               
     216                    ; 108 | //                                                                     
     217                    ; 109 | // Return the uDMA error status.                                       
     218                    ; 110 | //                                                                     
     219                    ;----------------------------------------------------------------------
     220                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    5

     221                    ;*****************************************************************************
     222                    ;* FUNCTION NAME: uDMAErrorStatusGet                                         *
     223                    ;*                                                                           *
     224                    ;*   Regs Modified     : A1                                                  *
     225                    ;*   Regs Used         : A1,LR                                               *
     226                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     227                    ;*****************************************************************************
     228 00000010           uDMAErrorStatusGet:
     229                    ;* --------------------------------------------------------------------------*
     230                            .dwcfi  cfa_offset, 0
     231                            .dwpsn  file "../driverlib/udma.c",line 111,column 5,is_stmt,isa 1
     232                    ;----------------------------------------------------------------------
     233                    ; 111 | return(HWREG(UDMA_ERRCLR));                                            
     234                    ;----------------------------------------------------------------------
     235 00000010 487A              LDR       A1, $C$CON2           ; [DPU_V7M3_PIPE] |111|  ; [ORIG 16-BIT INS]
     236 00000012 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |111|  ; [ORIG 16-BIT INS]
     237                            .dwpsn  file "../driverlib/udma.c",line 112,column 1,is_stmt,isa 1
     238                    $C$DW$15        .dwtag  DW_TAG_TI_branch
     239                            .dwattr $C$DW$15, DW_AT_low_pc(0x00)
     240                            .dwattr $C$DW$15, DW_AT_TI_return
     241                    
     242 00000014 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     243                            ; BRANCH OCCURS                  ; [] 
     244                            .dwattr $C$DW$14, DW_AT_TI_end_file("../driverlib/udma.c")
     245                            .dwattr $C$DW$14, DW_AT_TI_end_line(0x70)
     246                            .dwattr $C$DW$14, DW_AT_TI_end_column(0x01)
     247                            .dwendentry
     248                            .dwendtag $C$DW$14
     249                    
     250 00000016                   .sect   ".text"
     251                            .clink
     252                            .thumbfunc uDMAErrorStatusClear
     253 00000016                   .thumb
     254                            .global uDMAErrorStatusClear
     255                    
     256                    $C$DW$16        .dwtag  DW_TAG_subprogram
     257                            .dwattr $C$DW$16, DW_AT_name("uDMAErrorStatusClear")
     258                            .dwattr $C$DW$16, DW_AT_low_pc(uDMAErrorStatusClear)
     259                            .dwattr $C$DW$16, DW_AT_high_pc(0x00)
     260                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("uDMAErrorStatusClear")
     261                            .dwattr $C$DW$16, DW_AT_external
     262                            .dwattr $C$DW$16, DW_AT_TI_begin_file("../driverlib/udma.c")
     263                            .dwattr $C$DW$16, DW_AT_TI_begin_line(0x7e)
     264                            .dwattr $C$DW$16, DW_AT_TI_begin_column(0x01)
     265                            .dwattr $C$DW$16, DW_AT_decl_file("../driverlib/udma.c")
     266                            .dwattr $C$DW$16, DW_AT_decl_line(0x7e)
     267                            .dwattr $C$DW$16, DW_AT_decl_column(0x01)
     268                            .dwattr $C$DW$16, DW_AT_TI_max_frame_size(0x00)
     269                            .dwpsn  file "../driverlib/udma.c",line 127,column 1,is_stmt,address uDMAErrorStatusClear,isa 
     270                    
     271                            .dwfde $C$DW$CIE, uDMAErrorStatusClear
     272                    ;----------------------------------------------------------------------
     273                    ; 126 | uDMAErrorStatusClear(void)                                             
     274                    ; 128 | //                                                                     
     275                    ; 129 | // Clear the uDMA error interrupt.                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    6

     276                    ; 130 | //                                                                     
     277                    ;----------------------------------------------------------------------
     278                    
     279                    ;*****************************************************************************
     280                    ;* FUNCTION NAME: uDMAErrorStatusClear                                       *
     281                    ;*                                                                           *
     282                    ;*   Regs Modified     : A1,A2,SR                                            *
     283                    ;*   Regs Used         : A1,A2,LR,SR                                         *
     284                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     285                    ;*****************************************************************************
     286 00000016           uDMAErrorStatusClear:
     287                    ;* --------------------------------------------------------------------------*
     288                            .dwcfi  cfa_offset, 0
     289                            .dwpsn  file "../driverlib/udma.c",line 131,column 5,is_stmt,isa 1
     290                    ;----------------------------------------------------------------------
     291                    ; 131 | HWREG(UDMA_ERRCLR) = 1;                                                
     292                    ;----------------------------------------------------------------------
     293 00000016 4979              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
     294 00000018 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
     295 0000001a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
     296                            .dwpsn  file "../driverlib/udma.c",line 132,column 1,is_stmt,isa 1
     297                    $C$DW$17        .dwtag  DW_TAG_TI_branch
     298                            .dwattr $C$DW$17, DW_AT_low_pc(0x00)
     299                            .dwattr $C$DW$17, DW_AT_TI_return
     300                    
     301 0000001c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     302                            ; BRANCH OCCURS                  ; [] 
     303                            .dwattr $C$DW$16, DW_AT_TI_end_file("../driverlib/udma.c")
     304                            .dwattr $C$DW$16, DW_AT_TI_end_line(0x84)
     305                            .dwattr $C$DW$16, DW_AT_TI_end_column(0x01)
     306                            .dwendentry
     307                            .dwendtag $C$DW$16
     308                    
     309 0000001e                   .sect   ".text"
     310                            .clink
     311                            .thumbfunc uDMAChannelEnable
     312 0000001e                   .thumb
     313                            .global uDMAChannelEnable
     314                    
     315                    $C$DW$18        .dwtag  DW_TAG_subprogram
     316                            .dwattr $C$DW$18, DW_AT_name("uDMAChannelEnable")
     317                            .dwattr $C$DW$18, DW_AT_low_pc(uDMAChannelEnable)
     318                            .dwattr $C$DW$18, DW_AT_high_pc(0x00)
     319                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("uDMAChannelEnable")
     320                            .dwattr $C$DW$18, DW_AT_external
     321                            .dwattr $C$DW$18, DW_AT_TI_begin_file("../driverlib/udma.c")
     322                            .dwattr $C$DW$18, DW_AT_TI_begin_line(0x98)
     323                            .dwattr $C$DW$18, DW_AT_TI_begin_column(0x01)
     324                            .dwattr $C$DW$18, DW_AT_decl_file("../driverlib/udma.c")
     325                            .dwattr $C$DW$18, DW_AT_decl_line(0x98)
     326                            .dwattr $C$DW$18, DW_AT_decl_column(0x01)
     327                            .dwattr $C$DW$18, DW_AT_TI_max_frame_size(0x08)
     328                            .dwpsn  file "../driverlib/udma.c",line 153,column 1,is_stmt,address uDMAChannelEnable,isa 1
     329                    
     330                            .dwfde $C$DW$CIE, uDMAChannelEnable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    7

     331                    $C$DW$19        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$19, DW_AT_name("ui32ChannelNum")
     333                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("ui32ChannelNum")
     334                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$24)
     335                            .dwattr $C$DW$19, DW_AT_location[DW_OP_reg0]
     336                    
     337                    ;----------------------------------------------------------------------
     338                    ; 152 | uDMAChannelEnable(uint32_t ui32ChannelNum)                             
     339                    ;----------------------------------------------------------------------
     340                    
     341                    ;*****************************************************************************
     342                    ;* FUNCTION NAME: uDMAChannelEnable                                          *
     343                    ;*                                                                           *
     344                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     345                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     346                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     347                    ;*****************************************************************************
     348 0000001e           uDMAChannelEnable:
     349                    ;* --------------------------------------------------------------------------*
     350                            .dwcfi  cfa_offset, 0
     351 0000001e 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     352                            .dwcfi  cfa_offset, 8
     353                    $C$DW$20        .dwtag  DW_TAG_variable
     354                            .dwattr $C$DW$20, DW_AT_name("ui32ChannelNum")
     355                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("ui32ChannelNum")
     356                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$24)
     357                            .dwattr $C$DW$20, DW_AT_location[DW_OP_breg13 0]
     358                    
     359                    ;----------------------------------------------------------------------
     360                    ; 154 | //                                                                     
     361                    ; 155 | // Check the arguments.                                                
     362                    ; 156 | //                                                                     
     363                    ; 157 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
     364                    ; 159 | //                                                                     
     365                    ; 160 | // Set the bit for this channel in the enable set register.            
     366                    ; 161 | //                                                                     
     367                    ;----------------------------------------------------------------------
     368 00000022 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |153|  ; [ORIG 16-BIT INS]
     369                            .dwpsn  file "../driverlib/udma.c",line 162,column 5,is_stmt,isa 1
     370                    ;----------------------------------------------------------------------
     371                    ; 162 | HWREG(UDMA_ENASET) = 1 << (ui32ChannelNum & 0x1f);                     
     372                    ;----------------------------------------------------------------------
     373 00000024 4A76              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     374 00000026 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     375 00000028 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     376 0000002a 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |162|  ; [KEEP 32-BIT INS]
     377 0000002e 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     378 00000030 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     379                            .dwpsn  file "../driverlib/udma.c",line 163,column 1,is_stmt,isa 1
     380 00000032 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     381                            .dwcfi  cfa_offset, 0
     382                    $C$DW$21        .dwtag  DW_TAG_TI_branch
     383                            .dwattr $C$DW$21, DW_AT_low_pc(0x00)
     384                            .dwattr $C$DW$21, DW_AT_TI_return
     385                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    8

     386 00000034 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     387                            ; BRANCH OCCURS                  ; [] 
     388                            .dwattr $C$DW$18, DW_AT_TI_end_file("../driverlib/udma.c")
     389                            .dwattr $C$DW$18, DW_AT_TI_end_line(0xa3)
     390                            .dwattr $C$DW$18, DW_AT_TI_end_column(0x01)
     391                            .dwendentry
     392                            .dwendtag $C$DW$18
     393                    
     394 00000036                   .sect   ".text"
     395                            .clink
     396                            .thumbfunc uDMAChannelDisable
     397 00000036                   .thumb
     398                            .global uDMAChannelDisable
     399                    
     400                    $C$DW$22        .dwtag  DW_TAG_subprogram
     401                            .dwattr $C$DW$22, DW_AT_name("uDMAChannelDisable")
     402                            .dwattr $C$DW$22, DW_AT_low_pc(uDMAChannelDisable)
     403                            .dwattr $C$DW$22, DW_AT_high_pc(0x00)
     404                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("uDMAChannelDisable")
     405                            .dwattr $C$DW$22, DW_AT_external
     406                            .dwattr $C$DW$22, DW_AT_TI_begin_file("../driverlib/udma.c")
     407                            .dwattr $C$DW$22, DW_AT_TI_begin_line(0xb3)
     408                            .dwattr $C$DW$22, DW_AT_TI_begin_column(0x01)
     409                            .dwattr $C$DW$22, DW_AT_decl_file("../driverlib/udma.c")
     410                            .dwattr $C$DW$22, DW_AT_decl_line(0xb3)
     411                            .dwattr $C$DW$22, DW_AT_decl_column(0x01)
     412                            .dwattr $C$DW$22, DW_AT_TI_max_frame_size(0x08)
     413                            .dwpsn  file "../driverlib/udma.c",line 180,column 1,is_stmt,address uDMAChannelDisable,isa 1
     414                    
     415                            .dwfde $C$DW$CIE, uDMAChannelDisable
     416                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     417                            .dwattr $C$DW$23, DW_AT_name("ui32ChannelNum")
     418                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("ui32ChannelNum")
     419                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$24)
     420                            .dwattr $C$DW$23, DW_AT_location[DW_OP_reg0]
     421                    
     422                    ;----------------------------------------------------------------------
     423                    ; 179 | uDMAChannelDisable(uint32_t ui32ChannelNum)                            
     424                    ;----------------------------------------------------------------------
     425                    
     426                    ;*****************************************************************************
     427                    ;* FUNCTION NAME: uDMAChannelDisable                                         *
     428                    ;*                                                                           *
     429                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     430                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     431                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     432                    ;*****************************************************************************
     433 00000036           uDMAChannelDisable:
     434                    ;* --------------------------------------------------------------------------*
     435                            .dwcfi  cfa_offset, 0
     436 00000036 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     437                            .dwcfi  cfa_offset, 8
     438                    $C$DW$24        .dwtag  DW_TAG_variable
     439                            .dwattr $C$DW$24, DW_AT_name("ui32ChannelNum")
     440                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("ui32ChannelNum")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE    9

     441                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$24)
     442                            .dwattr $C$DW$24, DW_AT_location[DW_OP_breg13 0]
     443                    
     444                    ;----------------------------------------------------------------------
     445                    ; 181 | //                                                                     
     446                    ; 182 | // Check the arguments.                                                
     447                    ; 183 | //                                                                     
     448                    ; 184 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
     449                    ; 186 | //                                                                     
     450                    ; 187 | // Set the bit for this channel in the enable clear register.          
     451                    ; 188 | //                                                                     
     452                    ;----------------------------------------------------------------------
     453 0000003a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
     454                            .dwpsn  file "../driverlib/udma.c",line 189,column 5,is_stmt,isa 1
     455                    ;----------------------------------------------------------------------
     456                    ; 189 | HWREG(UDMA_ENACLR) = 1 << (ui32ChannelNum & 0x1f);                     
     457                    ;----------------------------------------------------------------------
     458 0000003c 4AAB              LDR       A3, $C$CON4           ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     459 0000003e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     460 00000040 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     461 00000042 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     462 00000046 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     463 00000048 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     464                            .dwpsn  file "../driverlib/udma.c",line 190,column 1,is_stmt,isa 1
     465 0000004a B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     466                            .dwcfi  cfa_offset, 0
     467                    $C$DW$25        .dwtag  DW_TAG_TI_branch
     468                            .dwattr $C$DW$25, DW_AT_low_pc(0x00)
     469                            .dwattr $C$DW$25, DW_AT_TI_return
     470                    
     471 0000004c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     472                            ; BRANCH OCCURS                  ; [] 
     473                            .dwattr $C$DW$22, DW_AT_TI_end_file("../driverlib/udma.c")
     474                            .dwattr $C$DW$22, DW_AT_TI_end_line(0xbe)
     475                            .dwattr $C$DW$22, DW_AT_TI_end_column(0x01)
     476                            .dwendentry
     477                            .dwendtag $C$DW$22
     478                    
     479 0000004e                   .sect   ".text"
     480                            .clink
     481                            .thumbfunc uDMAChannelIsEnabled
     482 0000004e                   .thumb
     483                            .global uDMAChannelIsEnabled
     484                    
     485                    $C$DW$26        .dwtag  DW_TAG_subprogram
     486                            .dwattr $C$DW$26, DW_AT_name("uDMAChannelIsEnabled")
     487                            .dwattr $C$DW$26, DW_AT_low_pc(uDMAChannelIsEnabled)
     488                            .dwattr $C$DW$26, DW_AT_high_pc(0x00)
     489                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("uDMAChannelIsEnabled")
     490                            .dwattr $C$DW$26, DW_AT_external
     491                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$154)
     492                            .dwattr $C$DW$26, DW_AT_TI_begin_file("../driverlib/udma.c")
     493                            .dwattr $C$DW$26, DW_AT_TI_begin_line(0xce)
     494                            .dwattr $C$DW$26, DW_AT_TI_begin_column(0x01)
     495                            .dwattr $C$DW$26, DW_AT_decl_file("../driverlib/udma.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   10

     496                            .dwattr $C$DW$26, DW_AT_decl_line(0xce)
     497                            .dwattr $C$DW$26, DW_AT_decl_column(0x01)
     498                            .dwattr $C$DW$26, DW_AT_TI_max_frame_size(0x08)
     499                            .dwpsn  file "../driverlib/udma.c",line 207,column 1,is_stmt,address uDMAChannelIsEnabled,isa 
     500                    
     501                            .dwfde $C$DW$CIE, uDMAChannelIsEnabled
     502                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     503                            .dwattr $C$DW$27, DW_AT_name("ui32ChannelNum")
     504                            .dwattr $C$DW$27, DW_AT_TI_symbol_name("ui32ChannelNum")
     505                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$24)
     506                            .dwattr $C$DW$27, DW_AT_location[DW_OP_reg0]
     507                    
     508                    ;----------------------------------------------------------------------
     509                    ; 206 | uDMAChannelIsEnabled(uint32_t ui32ChannelNum)                          
     510                    ;----------------------------------------------------------------------
     511                    
     512                    ;*****************************************************************************
     513                    ;* FUNCTION NAME: uDMAChannelIsEnabled                                       *
     514                    ;*                                                                           *
     515                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     516                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     517                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     518                    ;*****************************************************************************
     519 0000004e           uDMAChannelIsEnabled:
     520                    ;* --------------------------------------------------------------------------*
     521                            .dwcfi  cfa_offset, 0
     522 0000004e 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     523                            .dwcfi  cfa_offset, 8
     524                    $C$DW$28        .dwtag  DW_TAG_variable
     525                            .dwattr $C$DW$28, DW_AT_name("ui32ChannelNum")
     526                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("ui32ChannelNum")
     527                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$24)
     528                            .dwattr $C$DW$28, DW_AT_location[DW_OP_breg13 0]
     529                    
     530                    ;----------------------------------------------------------------------
     531                    ; 208 | //                                                                     
     532                    ; 209 | // Check the arguments.                                                
     533                    ; 210 | //                                                                     
     534                    ; 211 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
     535                    ; 213 | //                                                                     
     536                    ; 214 | // AND the specified channel bit with the enable register and return th
     537                    ;     | e                                                                      
     538                    ; 215 | // result.                                                             
     539                    ; 216 | //                                                                     
     540                    ;----------------------------------------------------------------------
     541 00000052 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
     542                            .dwpsn  file "../driverlib/udma.c",line 217,column 5,is_stmt,isa 1
     543                    ;----------------------------------------------------------------------
     544                    ; 217 | return((HWREG(UDMA_ENASET) & (1 << (ui32ChannelNum & 0x1f))) ? true :  
     545                    ; 218 |        false);                                                         
     546                    ;----------------------------------------------------------------------
     547 00000054 496A              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     548 00000056 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     549 00000058 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     550 0000005a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   11

     551 0000005c 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |217|  ; [KEEP 32-BIT INS]
     552 00000060 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     553 00000062 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     554 00000064 4211              TST       A2, A3                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     555 00000066 D001              BEQ       ||$C$L1||             ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     556                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |217| 
     557                    ;* --------------------------------------------------------------------------*
     558 00000068 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     559 0000006a E000              B         ||$C$L2||             ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     560                            ; BRANCH OCCURS {||$C$L2||}      ; [] |217| 
     561                    ;* --------------------------------------------------------------------------*
     562 0000006c           ||$C$L1||:    
     563 0000006c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     564                    ;* --------------------------------------------------------------------------*
     565 0000006e           ||$C$L2||:    
     566 0000006e B101              CBZ       A2, ||$C$L3||         ; []  ; [ORIG 16-BIT INS]
     567                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |217| 
     568                    ;* --------------------------------------------------------------------------*
     569 00000070 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
     570                    ;* --------------------------------------------------------------------------*
     571 00000072           ||$C$L3||:    
     572                            .dwpsn  file "../driverlib/udma.c",line 219,column 1,is_stmt,isa 1
     573 00000072 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     574                            .dwcfi  cfa_offset, 0
     575                    $C$DW$29        .dwtag  DW_TAG_TI_branch
     576                            .dwattr $C$DW$29, DW_AT_low_pc(0x00)
     577                            .dwattr $C$DW$29, DW_AT_TI_return
     578                    
     579 00000074 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     580                            ; BRANCH OCCURS                  ; [] 
     581                            .dwattr $C$DW$26, DW_AT_TI_end_file("../driverlib/udma.c")
     582                            .dwattr $C$DW$26, DW_AT_TI_end_line(0xdb)
     583                            .dwattr $C$DW$26, DW_AT_TI_end_column(0x01)
     584                            .dwendentry
     585                            .dwendtag $C$DW$26
     586                    
     587 00000076                   .sect   ".text"
     588                            .clink
     589                            .thumbfunc uDMAControlBaseSet
     590 00000076                   .thumb
     591                            .global uDMAControlBaseSet
     592                    
     593                    $C$DW$30        .dwtag  DW_TAG_subprogram
     594                            .dwattr $C$DW$30, DW_AT_name("uDMAControlBaseSet")
     595                            .dwattr $C$DW$30, DW_AT_low_pc(uDMAControlBaseSet)
     596                            .dwattr $C$DW$30, DW_AT_high_pc(0x00)
     597                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("uDMAControlBaseSet")
     598                            .dwattr $C$DW$30, DW_AT_external
     599                            .dwattr $C$DW$30, DW_AT_TI_begin_file("../driverlib/udma.c")
     600                            .dwattr $C$DW$30, DW_AT_TI_begin_line(0xf2)
     601                            .dwattr $C$DW$30, DW_AT_TI_begin_column(0x01)
     602                            .dwattr $C$DW$30, DW_AT_decl_file("../driverlib/udma.c")
     603                            .dwattr $C$DW$30, DW_AT_decl_line(0xf2)
     604                            .dwattr $C$DW$30, DW_AT_decl_column(0x01)
     605                            .dwattr $C$DW$30, DW_AT_TI_max_frame_size(0x08)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   12

     606                            .dwpsn  file "../driverlib/udma.c",line 243,column 1,is_stmt,address uDMAControlBaseSet,isa 1
     607                    
     608                            .dwfde $C$DW$CIE, uDMAControlBaseSet
     609                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     610                            .dwattr $C$DW$31, DW_AT_name("psControlTable")
     611                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("psControlTable")
     612                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$3)
     613                            .dwattr $C$DW$31, DW_AT_location[DW_OP_reg0]
     614                    
     615                    ;----------------------------------------------------------------------
     616                    ; 242 | uDMAControlBaseSet(void *psControlTable)                               
     617                    ;----------------------------------------------------------------------
     618                    
     619                    ;*****************************************************************************
     620                    ;* FUNCTION NAME: uDMAControlBaseSet                                         *
     621                    ;*                                                                           *
     622                    ;*   Regs Modified     : A1,A2,SP                                            *
     623                    ;*   Regs Used         : A1,A2,SP,LR                                         *
     624                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     625                    ;*****************************************************************************
     626 00000076           uDMAControlBaseSet:
     627                    ;* --------------------------------------------------------------------------*
     628                            .dwcfi  cfa_offset, 0
     629 00000076 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     630                            .dwcfi  cfa_offset, 8
     631                    $C$DW$32        .dwtag  DW_TAG_variable
     632                            .dwattr $C$DW$32, DW_AT_name("psControlTable")
     633                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("psControlTable")
     634                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$3)
     635                            .dwattr $C$DW$32, DW_AT_location[DW_OP_breg13 0]
     636                    
     637                    ;----------------------------------------------------------------------
     638                    ; 244 | //                                                                     
     639                    ; 245 | // Check the arguments.                                                
     640                    ; 246 | //                                                                     
     641                    ; 247 | ASSERT(((uint32_t)psControlTable & ~0x3FF) ==                          
     642                    ; 248 |        (uint32_t)psControlTable);                                      
     643                    ; 249 | ASSERT((uint32_t)psControlTable >= 0x20000000);                        
     644                    ; 251 | //                                                                     
     645                    ; 252 | // Program the base address into the register.                         
     646                    ; 253 | //                                                                     
     647                    ;----------------------------------------------------------------------
     648 0000007a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |243|  ; [ORIG 16-BIT INS]
     649                            .dwpsn  file "../driverlib/udma.c",line 254,column 5,is_stmt,isa 1
     650                    ;----------------------------------------------------------------------
     651                    ; 254 | HWREG(UDMA_CTLBASE) = (uint32_t)psControlTable;                        
     652                    ;----------------------------------------------------------------------
     653 0000007c 49AB              LDR       A2, $C$CON5           ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     654 0000007e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     655 00000080 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     656                            .dwpsn  file "../driverlib/udma.c",line 255,column 1,is_stmt,isa 1
     657 00000082 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     658                            .dwcfi  cfa_offset, 0
     659                    $C$DW$33        .dwtag  DW_TAG_TI_branch
     660                            .dwattr $C$DW$33, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   13

     661                            .dwattr $C$DW$33, DW_AT_TI_return
     662                    
     663 00000084 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     664                            ; BRANCH OCCURS                  ; [] 
     665                            .dwattr $C$DW$30, DW_AT_TI_end_file("../driverlib/udma.c")
     666                            .dwattr $C$DW$30, DW_AT_TI_end_line(0xff)
     667                            .dwattr $C$DW$30, DW_AT_TI_end_column(0x01)
     668                            .dwendentry
     669                            .dwendtag $C$DW$30
     670                    
     671 00000086                   .sect   ".text"
     672                            .clink
     673                            .thumbfunc uDMAControlBaseGet
     674 00000086                   .thumb
     675                            .global uDMAControlBaseGet
     676                    
     677                    $C$DW$34        .dwtag  DW_TAG_subprogram
     678                            .dwattr $C$DW$34, DW_AT_name("uDMAControlBaseGet")
     679                            .dwattr $C$DW$34, DW_AT_low_pc(uDMAControlBaseGet)
     680                            .dwattr $C$DW$34, DW_AT_high_pc(0x00)
     681                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("uDMAControlBaseGet")
     682                            .dwattr $C$DW$34, DW_AT_external
     683                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$3)
     684                            .dwattr $C$DW$34, DW_AT_TI_begin_file("../driverlib/udma.c")
     685                            .dwattr $C$DW$34, DW_AT_TI_begin_line(0x10d)
     686                            .dwattr $C$DW$34, DW_AT_TI_begin_column(0x01)
     687                            .dwattr $C$DW$34, DW_AT_decl_file("../driverlib/udma.c")
     688                            .dwattr $C$DW$34, DW_AT_decl_line(0x10d)
     689                            .dwattr $C$DW$34, DW_AT_decl_column(0x01)
     690                            .dwattr $C$DW$34, DW_AT_TI_max_frame_size(0x00)
     691                            .dwpsn  file "../driverlib/udma.c",line 270,column 1,is_stmt,address uDMAControlBaseGet,isa 1
     692                    
     693                            .dwfde $C$DW$CIE, uDMAControlBaseGet
     694                    ;----------------------------------------------------------------------
     695                    ; 269 | uDMAControlBaseGet(void)                                               
     696                    ; 271 | //                                                                     
     697                    ; 272 | // Read the current value of the control base register and return it to
     698                    ; 273 | // the caller.                                                         
     699                    ; 274 | //                                                                     
     700                    ;----------------------------------------------------------------------
     701                    
     702                    ;*****************************************************************************
     703                    ;* FUNCTION NAME: uDMAControlBaseGet                                         *
     704                    ;*                                                                           *
     705                    ;*   Regs Modified     : A1                                                  *
     706                    ;*   Regs Used         : A1,LR                                               *
     707                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     708                    ;*****************************************************************************
     709 00000086           uDMAControlBaseGet:
     710                    ;* --------------------------------------------------------------------------*
     711                            .dwcfi  cfa_offset, 0
     712                            .dwpsn  file "../driverlib/udma.c",line 275,column 5,is_stmt,isa 1
     713                    ;----------------------------------------------------------------------
     714                    ; 275 | return((void *)HWREG(UDMA_CTLBASE));                                   
     715                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   14

     716 00000086 48A9              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |275|  ; [ORIG 16-BIT INS]
     717 00000088 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |275|  ; [ORIG 16-BIT INS]
     718                            .dwpsn  file "../driverlib/udma.c",line 276,column 1,is_stmt,isa 1
     719                    $C$DW$35        .dwtag  DW_TAG_TI_branch
     720                            .dwattr $C$DW$35, DW_AT_low_pc(0x00)
     721                            .dwattr $C$DW$35, DW_AT_TI_return
     722                    
     723 0000008a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     724                            ; BRANCH OCCURS                  ; [] 
     725                            .dwattr $C$DW$34, DW_AT_TI_end_file("../driverlib/udma.c")
     726                            .dwattr $C$DW$34, DW_AT_TI_end_line(0x114)
     727                            .dwattr $C$DW$34, DW_AT_TI_end_column(0x01)
     728                            .dwendentry
     729                            .dwendtag $C$DW$34
     730                    
     731 0000008c                   .sect   ".text"
     732                            .clink
     733                            .thumbfunc uDMAControlAlternateBaseGet
     734 0000008c                   .thumb
     735                            .global uDMAControlAlternateBaseGet
     736                    
     737                    $C$DW$36        .dwtag  DW_TAG_subprogram
     738                            .dwattr $C$DW$36, DW_AT_name("uDMAControlAlternateBaseGet")
     739                            .dwattr $C$DW$36, DW_AT_low_pc(uDMAControlAlternateBaseGet)
     740                            .dwattr $C$DW$36, DW_AT_high_pc(0x00)
     741                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("uDMAControlAlternateBaseGet")
     742                            .dwattr $C$DW$36, DW_AT_external
     743                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$3)
     744                            .dwattr $C$DW$36, DW_AT_TI_begin_file("../driverlib/udma.c")
     745                            .dwattr $C$DW$36, DW_AT_TI_begin_line(0x122)
     746                            .dwattr $C$DW$36, DW_AT_TI_begin_column(0x01)
     747                            .dwattr $C$DW$36, DW_AT_decl_file("../driverlib/udma.c")
     748                            .dwattr $C$DW$36, DW_AT_decl_line(0x122)
     749                            .dwattr $C$DW$36, DW_AT_decl_column(0x01)
     750                            .dwattr $C$DW$36, DW_AT_TI_max_frame_size(0x00)
     751                            .dwpsn  file "../driverlib/udma.c",line 291,column 1,is_stmt,address uDMAControlAlternateBaseG
     752                    
     753                            .dwfde $C$DW$CIE, uDMAControlAlternateBaseGet
     754                    ;----------------------------------------------------------------------
     755                    ; 290 | uDMAControlAlternateBaseGet(void)                                      
     756                    ; 292 | //                                                                     
     757                    ; 293 | // Read the current value of the control base register and return it to
     758                    ; 294 | // the caller.                                                         
     759                    ; 295 | //                                                                     
     760                    ;----------------------------------------------------------------------
     761                    
     762                    ;*****************************************************************************
     763                    ;* FUNCTION NAME: uDMAControlAlternateBaseGet                                *
     764                    ;*                                                                           *
     765                    ;*   Regs Modified     : A1                                                  *
     766                    ;*   Regs Used         : A1,LR                                               *
     767                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     768                    ;*****************************************************************************
     769 0000008c           uDMAControlAlternateBaseGet:
     770                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   15

     771                            .dwcfi  cfa_offset, 0
     772                            .dwpsn  file "../driverlib/udma.c",line 296,column 5,is_stmt,isa 1
     773                    ;----------------------------------------------------------------------
     774                    ; 296 | return((void *)HWREG(UDMA_ALTBASE));                                   
     775                    ;----------------------------------------------------------------------
     776 0000008c 4898              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
     777 0000008e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
     778                            .dwpsn  file "../driverlib/udma.c",line 297,column 1,is_stmt,isa 1
     779                    $C$DW$37        .dwtag  DW_TAG_TI_branch
     780                            .dwattr $C$DW$37, DW_AT_low_pc(0x00)
     781                            .dwattr $C$DW$37, DW_AT_TI_return
     782                    
     783 00000090 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     784                            ; BRANCH OCCURS                  ; [] 
     785                            .dwattr $C$DW$36, DW_AT_TI_end_file("../driverlib/udma.c")
     786                            .dwattr $C$DW$36, DW_AT_TI_end_line(0x129)
     787                            .dwattr $C$DW$36, DW_AT_TI_end_column(0x01)
     788                            .dwendentry
     789                            .dwendtag $C$DW$36
     790                    
     791 00000092                   .sect   ".text"
     792                            .clink
     793                            .thumbfunc uDMAChannelRequest
     794 00000092                   .thumb
     795                            .global uDMAChannelRequest
     796                    
     797                    $C$DW$38        .dwtag  DW_TAG_subprogram
     798                            .dwattr $C$DW$38, DW_AT_name("uDMAChannelRequest")
     799                            .dwattr $C$DW$38, DW_AT_low_pc(uDMAChannelRequest)
     800                            .dwattr $C$DW$38, DW_AT_high_pc(0x00)
     801                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("uDMAChannelRequest")
     802                            .dwattr $C$DW$38, DW_AT_external
     803                            .dwattr $C$DW$38, DW_AT_TI_begin_file("../driverlib/udma.c")
     804                            .dwattr $C$DW$38, DW_AT_TI_begin_line(0x140)
     805                            .dwattr $C$DW$38, DW_AT_TI_begin_column(0x01)
     806                            .dwattr $C$DW$38, DW_AT_decl_file("../driverlib/udma.c")
     807                            .dwattr $C$DW$38, DW_AT_decl_line(0x140)
     808                            .dwattr $C$DW$38, DW_AT_decl_column(0x01)
     809                            .dwattr $C$DW$38, DW_AT_TI_max_frame_size(0x08)
     810                            .dwpsn  file "../driverlib/udma.c",line 321,column 1,is_stmt,address uDMAChannelRequest,isa 1
     811                    
     812                            .dwfde $C$DW$CIE, uDMAChannelRequest
     813                    $C$DW$39        .dwtag  DW_TAG_formal_parameter
     814                            .dwattr $C$DW$39, DW_AT_name("ui32ChannelNum")
     815                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("ui32ChannelNum")
     816                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$24)
     817                            .dwattr $C$DW$39, DW_AT_location[DW_OP_reg0]
     818                    
     819                    ;----------------------------------------------------------------------
     820                    ; 320 | uDMAChannelRequest(uint32_t ui32ChannelNum)                            
     821                    ;----------------------------------------------------------------------
     822                    
     823                    ;*****************************************************************************
     824                    ;* FUNCTION NAME: uDMAChannelRequest                                         *
     825                    ;*                                                                           *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   16

     826                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     827                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     828                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     829                    ;*****************************************************************************
     830 00000092           uDMAChannelRequest:
     831                    ;* --------------------------------------------------------------------------*
     832                            .dwcfi  cfa_offset, 0
     833 00000092 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     834                            .dwcfi  cfa_offset, 8
     835                    $C$DW$40        .dwtag  DW_TAG_variable
     836                            .dwattr $C$DW$40, DW_AT_name("ui32ChannelNum")
     837                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("ui32ChannelNum")
     838                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$24)
     839                            .dwattr $C$DW$40, DW_AT_location[DW_OP_breg13 0]
     840                    
     841                    ;----------------------------------------------------------------------
     842                    ; 322 | //                                                                     
     843                    ; 323 | // Check the arguments.                                                
     844                    ; 324 | //                                                                     
     845                    ; 325 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
     846                    ; 327 | //                                                                     
     847                    ; 328 | // Set the bit for this channel in the software uDMA request register. 
     848                    ; 329 | //                                                                     
     849                    ;----------------------------------------------------------------------
     850 00000096 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |321|  ; [ORIG 16-BIT INS]
     851                            .dwpsn  file "../driverlib/udma.c",line 330,column 5,is_stmt,isa 1
     852                    ;----------------------------------------------------------------------
     853                    ; 330 | HWREG(UDMA_SWREQ) = 1 << (ui32ChannelNum & 0x1f);                      
     854                    ;----------------------------------------------------------------------
     855 00000098 4A96              LDR       A3, $C$CON7           ; [DPU_V7M3_PIPE] |330|  ; [ORIG 16-BIT INS]
     856 0000009a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |330|  ; [ORIG 16-BIT INS]
     857 0000009c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |330|  ; [ORIG 16-BIT INS]
     858 0000009e 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |330|  ; [KEEP 32-BIT INS]
     859 000000a2 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |330|  ; [ORIG 16-BIT INS]
     860 000000a4 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |330|  ; [ORIG 16-BIT INS]
     861                            .dwpsn  file "../driverlib/udma.c",line 331,column 1,is_stmt,isa 1
     862 000000a6 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     863                            .dwcfi  cfa_offset, 0
     864                    $C$DW$41        .dwtag  DW_TAG_TI_branch
     865                            .dwattr $C$DW$41, DW_AT_low_pc(0x00)
     866                            .dwattr $C$DW$41, DW_AT_TI_return
     867                    
     868 000000a8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     869                            ; BRANCH OCCURS                  ; [] 
     870                            .dwattr $C$DW$38, DW_AT_TI_end_file("../driverlib/udma.c")
     871                            .dwattr $C$DW$38, DW_AT_TI_end_line(0x14b)
     872                            .dwattr $C$DW$38, DW_AT_TI_end_column(0x01)
     873                            .dwendentry
     874                            .dwendtag $C$DW$38
     875                    
     876 000000aa                   .sect   ".text"
     877                            .clink
     878                            .thumbfunc uDMAChannelAttributeEnable
     879 000000aa                   .thumb
     880                            .global uDMAChannelAttributeEnable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   17

     881                    
     882                    $C$DW$42        .dwtag  DW_TAG_subprogram
     883                            .dwattr $C$DW$42, DW_AT_name("uDMAChannelAttributeEnable")
     884                            .dwattr $C$DW$42, DW_AT_low_pc(uDMAChannelAttributeEnable)
     885                            .dwattr $C$DW$42, DW_AT_high_pc(0x00)
     886                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("uDMAChannelAttributeEnable")
     887                            .dwattr $C$DW$42, DW_AT_external
     888                            .dwattr $C$DW$42, DW_AT_TI_begin_file("../driverlib/udma.c")
     889                            .dwattr $C$DW$42, DW_AT_TI_begin_line(0x164)
     890                            .dwattr $C$DW$42, DW_AT_TI_begin_column(0x01)
     891                            .dwattr $C$DW$42, DW_AT_decl_file("../driverlib/udma.c")
     892                            .dwattr $C$DW$42, DW_AT_decl_line(0x164)
     893                            .dwattr $C$DW$42, DW_AT_decl_column(0x01)
     894                            .dwattr $C$DW$42, DW_AT_TI_max_frame_size(0x08)
     895                            .dwpsn  file "../driverlib/udma.c",line 357,column 1,is_stmt,address uDMAChannelAttributeEnabl
     896                    
     897                            .dwfde $C$DW$CIE, uDMAChannelAttributeEnable
     898                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     899                            .dwattr $C$DW$43, DW_AT_name("ui32ChannelNum")
     900                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("ui32ChannelNum")
     901                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$24)
     902                            .dwattr $C$DW$43, DW_AT_location[DW_OP_reg0]
     903                    
     904                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     905                            .dwattr $C$DW$44, DW_AT_name("ui32Attr")
     906                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("ui32Attr")
     907                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$24)
     908                            .dwattr $C$DW$44, DW_AT_location[DW_OP_reg1]
     909                    
     910                    ;----------------------------------------------------------------------
     911                    ; 356 | uDMAChannelAttributeEnable(uint32_t ui32ChannelNum, uint32_t ui32Attr) 
     912                    ;----------------------------------------------------------------------
     913                    
     914                    ;*****************************************************************************
     915                    ;* FUNCTION NAME: uDMAChannelAttributeEnable                                 *
     916                    ;*                                                                           *
     917                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     918                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     919                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
     920                    ;*****************************************************************************
     921 000000aa           uDMAChannelAttributeEnable:
     922                    ;* --------------------------------------------------------------------------*
     923                            .dwcfi  cfa_offset, 0
     924 000000aa 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     925                            .dwcfi  cfa_offset, 8
     926                    $C$DW$45        .dwtag  DW_TAG_variable
     927                            .dwattr $C$DW$45, DW_AT_name("ui32ChannelNum")
     928                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("ui32ChannelNum")
     929                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$24)
     930                            .dwattr $C$DW$45, DW_AT_location[DW_OP_breg13 0]
     931                    
     932                    $C$DW$46        .dwtag  DW_TAG_variable
     933                            .dwattr $C$DW$46, DW_AT_name("ui32Attr")
     934                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("ui32Attr")
     935                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$24)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   18

     936                            .dwattr $C$DW$46, DW_AT_location[DW_OP_breg13 4]
     937                    
     938                    ;----------------------------------------------------------------------
     939                    ; 358 | //                                                                     
     940                    ; 359 | // Check the arguments.                                                
     941                    ; 360 | //                                                                     
     942                    ; 361 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
     943                    ; 362 | ASSERT((ui32Attr & ~(UDMA_ATTR_USEBURST | UDMA_ATTR_ALTSELECT |        
     944                    ; 363 |                      UDMA_ATTR_HIGH_PRIORITY | UDMA_ATTR_REQMASK)) == 0
     945                    ;     | );                                                                     
     946                    ; 365 | //                                                                     
     947                    ; 366 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
     948                    ; 367 | // passed as the ui32ChannelNum parameter, extract just the channel num
     949                    ;     | ber                                                                    
     950                    ; 368 | // from this parameter.                                                
     951                    ; 369 | //                                                                     
     952                    ;----------------------------------------------------------------------
     953 000000ae 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
     954 000000b0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
     955                            .dwpsn  file "../driverlib/udma.c",line 370,column 5,is_stmt,isa 1
     956                    ;----------------------------------------------------------------------
     957                    ; 370 | ui32ChannelNum &= 0x1f;                                                
     958                    ; 372 | //                                                                     
     959                    ; 373 | // Set the useburst bit for this channel if set in ui32Config.         
     960                    ; 374 | //                                                                     
     961                    ;----------------------------------------------------------------------
     962 000000b2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |370|  ; [ORIG 16-BIT INS]
     963 000000b4 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |370|  ; [KEEP 32-BIT INS]
     964 000000b8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |370|  ; [ORIG 16-BIT INS]
     965                            .dwpsn  file "../driverlib/udma.c",line 375,column 5,is_stmt,isa 1
     966                    ;----------------------------------------------------------------------
     967                    ; 375 | if(ui32Attr & UDMA_ATTR_USEBURST)                                      
     968                    ;----------------------------------------------------------------------
     969 000000ba 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
     970 000000bc 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
     971 000000be D304              BCC       ||$C$L4||             ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
     972                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |375| 
     973                    ;* --------------------------------------------------------------------------*
     974                            .dwpsn  file "../driverlib/udma.c",line 377,column 9,is_stmt,isa 1
     975                    ;----------------------------------------------------------------------
     976                    ; 377 | HWREG(UDMA_USEBURSTSET) = 1 << ui32ChannelNum;                         
     977                    ; 380 | //                                                                     
     978                    ; 381 | // Set the alternate control select bit for this channel,              
     979                    ; 382 | // if set in ui32Config.                                               
     980                    ; 383 | //                                                                     
     981                    ;----------------------------------------------------------------------
     982 000000c0 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
     983 000000c2 498D              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
     984 000000c4 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
     985 000000c6 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
     986 000000c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
     987                    ;* --------------------------------------------------------------------------*
     988 000000ca           ||$C$L4||:    
     989                            .dwpsn  file "../driverlib/udma.c",line 384,column 5,is_stmt,isa 1
     990                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   19

     991                    ; 384 | if(ui32Attr & UDMA_ATTR_ALTSELECT)                                     
     992                    ;----------------------------------------------------------------------
     993 000000ca 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
     994 000000cc 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
     995 000000ce D304              BCC       ||$C$L5||             ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
     996                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |384| 
     997                    ;* --------------------------------------------------------------------------*
     998                            .dwpsn  file "../driverlib/udma.c",line 386,column 9,is_stmt,isa 1
     999                    ;----------------------------------------------------------------------
    1000                    ; 386 | HWREG(UDMA_ALTSET) = 1 << ui32ChannelNum;                              
    1001                    ; 389 | //                                                                     
    1002                    ; 390 | // Set the high priority bit for this channel, if set in ui32Config.   
    1003                    ; 391 | //                                                                     
    1004                    ;----------------------------------------------------------------------
    1005 000000d0 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    1006 000000d2 49AA              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    1007 000000d4 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    1008 000000d6 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    1009 000000d8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    1010                    ;* --------------------------------------------------------------------------*
    1011 000000da           ||$C$L5||:    
    1012                            .dwpsn  file "../driverlib/udma.c",line 392,column 5,is_stmt,isa 1
    1013                    ;----------------------------------------------------------------------
    1014                    ; 392 | if(ui32Attr & UDMA_ATTR_HIGH_PRIORITY)                                 
    1015                    ;----------------------------------------------------------------------
    1016 000000da 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    1017 000000dc 08C0              LSRS      A1, A1, #3            ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    1018 000000de D304              BCC       ||$C$L6||             ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    1019                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |392| 
    1020                    ;* --------------------------------------------------------------------------*
    1021                            .dwpsn  file "../driverlib/udma.c",line 394,column 9,is_stmt,isa 1
    1022                    ;----------------------------------------------------------------------
    1023                    ; 394 | HWREG(UDMA_PRIOSET) = 1 << ui32ChannelNum;                             
    1024                    ; 397 | //                                                                     
    1025                    ; 398 | // Set the request mask bit for this channel, if set in ui32Config.    
    1026                    ; 399 | //                                                                     
    1027                    ;----------------------------------------------------------------------
    1028 000000e0 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    1029 000000e2 49A7              LDR       A2, $C$CON10          ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    1030 000000e4 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    1031 000000e6 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    1032 000000e8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    1033                    ;* --------------------------------------------------------------------------*
    1034 000000ea           ||$C$L6||:    
    1035                            .dwpsn  file "../driverlib/udma.c",line 400,column 5,is_stmt,isa 1
    1036                    ;----------------------------------------------------------------------
    1037                    ; 400 | if(ui32Attr & UDMA_ATTR_REQMASK)                                       
    1038                    ;----------------------------------------------------------------------
    1039 000000ea 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    1040 000000ec 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    1041 000000ee D304              BCC       ||$C$L7||             ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    1042                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |400| 
    1043                    ;* --------------------------------------------------------------------------*
    1044                            .dwpsn  file "../driverlib/udma.c",line 402,column 9,is_stmt,isa 1
    1045                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   20

    1046                    ; 402 | HWREG(UDMA_REQMASKSET) = 1 << ui32ChannelNum;                          
    1047                    ;----------------------------------------------------------------------
    1048 000000f0 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1049 000000f2 49A4              LDR       A2, $C$CON11          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1050 000000f4 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1051 000000f6 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1052 000000f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1053                            .dwpsn  file "../driverlib/udma.c",line 404,column 1,is_stmt,isa 1
    1054                    ;* --------------------------------------------------------------------------*
    1055 000000fa           ||$C$L7||:    
    1056 000000fa B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1057                            .dwcfi  cfa_offset, 0
    1058                    $C$DW$47        .dwtag  DW_TAG_TI_branch
    1059                            .dwattr $C$DW$47, DW_AT_low_pc(0x00)
    1060                            .dwattr $C$DW$47, DW_AT_TI_return
    1061                    
    1062 000000fc 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1063                            ; BRANCH OCCURS                  ; [] 
    1064                            .dwattr $C$DW$42, DW_AT_TI_end_file("../driverlib/udma.c")
    1065                            .dwattr $C$DW$42, DW_AT_TI_end_line(0x194)
    1066                            .dwattr $C$DW$42, DW_AT_TI_end_column(0x01)
    1067                            .dwendentry
    1068                            .dwendtag $C$DW$42
    1069                    
    1070 000000fe                   .sect   ".text"
    1071                            .clink
    1072                            .thumbfunc uDMAChannelAttributeDisable
    1073 000000fe                   .thumb
    1074                            .global uDMAChannelAttributeDisable
    1075                    
    1076                    $C$DW$48        .dwtag  DW_TAG_subprogram
    1077                            .dwattr $C$DW$48, DW_AT_name("uDMAChannelAttributeDisable")
    1078                            .dwattr $C$DW$48, DW_AT_low_pc(uDMAChannelAttributeDisable)
    1079                            .dwattr $C$DW$48, DW_AT_high_pc(0x00)
    1080                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("uDMAChannelAttributeDisable")
    1081                            .dwattr $C$DW$48, DW_AT_external
    1082                            .dwattr $C$DW$48, DW_AT_TI_begin_file("../driverlib/udma.c")
    1083                            .dwattr $C$DW$48, DW_AT_TI_begin_line(0x1ad)
    1084                            .dwattr $C$DW$48, DW_AT_TI_begin_column(0x01)
    1085                            .dwattr $C$DW$48, DW_AT_decl_file("../driverlib/udma.c")
    1086                            .dwattr $C$DW$48, DW_AT_decl_line(0x1ad)
    1087                            .dwattr $C$DW$48, DW_AT_decl_column(0x01)
    1088                            .dwattr $C$DW$48, DW_AT_TI_max_frame_size(0x08)
    1089                            .dwpsn  file "../driverlib/udma.c",line 430,column 1,is_stmt,address uDMAChannelAttributeDisab
    1090                    
    1091                            .dwfde $C$DW$CIE, uDMAChannelAttributeDisable
    1092                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
    1093                            .dwattr $C$DW$49, DW_AT_name("ui32ChannelNum")
    1094                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("ui32ChannelNum")
    1095                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$24)
    1096                            .dwattr $C$DW$49, DW_AT_location[DW_OP_reg0]
    1097                    
    1098                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
    1099                            .dwattr $C$DW$50, DW_AT_name("ui32Attr")
    1100                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("ui32Attr")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   21

    1101                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$24)
    1102                            .dwattr $C$DW$50, DW_AT_location[DW_OP_reg1]
    1103                    
    1104                    ;----------------------------------------------------------------------
    1105                    ; 429 | uDMAChannelAttributeDisable(uint32_t ui32ChannelNum, uint32_t ui32Attr)
    1106                    ;----------------------------------------------------------------------
    1107                    
    1108                    ;*****************************************************************************
    1109                    ;* FUNCTION NAME: uDMAChannelAttributeDisable                                *
    1110                    ;*                                                                           *
    1111                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1112                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1113                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1114                    ;*****************************************************************************
    1115 000000fe           uDMAChannelAttributeDisable:
    1116                    ;* --------------------------------------------------------------------------*
    1117                            .dwcfi  cfa_offset, 0
    1118 000000fe 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1119                            .dwcfi  cfa_offset, 8
    1120                    $C$DW$51        .dwtag  DW_TAG_variable
    1121                            .dwattr $C$DW$51, DW_AT_name("ui32ChannelNum")
    1122                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("ui32ChannelNum")
    1123                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$24)
    1124                            .dwattr $C$DW$51, DW_AT_location[DW_OP_breg13 0]
    1125                    
    1126                    $C$DW$52        .dwtag  DW_TAG_variable
    1127                            .dwattr $C$DW$52, DW_AT_name("ui32Attr")
    1128                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("ui32Attr")
    1129                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$24)
    1130                            .dwattr $C$DW$52, DW_AT_location[DW_OP_breg13 4]
    1131                    
    1132                    ;----------------------------------------------------------------------
    1133                    ; 431 | //                                                                     
    1134                    ; 432 | // Check the arguments.                                                
    1135                    ; 433 | //                                                                     
    1136                    ; 434 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
    1137                    ; 435 | ASSERT((ui32Attr & ~(UDMA_ATTR_USEBURST | UDMA_ATTR_ALTSELECT |        
    1138                    ; 436 |                      UDMA_ATTR_HIGH_PRIORITY | UDMA_ATTR_REQMASK)) == 0
    1139                    ;     | );                                                                     
    1140                    ; 438 | //                                                                     
    1141                    ; 439 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    1142                    ; 440 | // passed as the ui32ChannelNum parameter, extract just the channel num
    1143                    ;     | ber                                                                    
    1144                    ; 441 | // from this parameter.                                                
    1145                    ; 442 | //                                                                     
    1146                    ;----------------------------------------------------------------------
    1147 00000102 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1148 00000104 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1149                            .dwpsn  file "../driverlib/udma.c",line 443,column 5,is_stmt,isa 1
    1150                    ;----------------------------------------------------------------------
    1151                    ; 443 | ui32ChannelNum &= 0x1f;                                                
    1152                    ; 445 | //                                                                     
    1153                    ; 446 | // Clear the useburst bit for this channel if set in ui32Config.       
    1154                    ; 447 | //                                                                     
    1155                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   22

    1156 00000106 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |443|  ; [ORIG 16-BIT INS]
    1157 00000108 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |443|  ; [KEEP 32-BIT INS]
    1158 0000010c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |443|  ; [ORIG 16-BIT INS]
    1159                            .dwpsn  file "../driverlib/udma.c",line 448,column 5,is_stmt,isa 1
    1160                    ;----------------------------------------------------------------------
    1161                    ; 448 | if(ui32Attr & UDMA_ATTR_USEBURST)                                      
    1162                    ;----------------------------------------------------------------------
    1163 0000010e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1164 00000110 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1165 00000112 D304              BCC       ||$C$L8||             ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1166                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |448| 
    1167                    ;* --------------------------------------------------------------------------*
    1168                            .dwpsn  file "../driverlib/udma.c",line 450,column 9,is_stmt,isa 1
    1169                    ;----------------------------------------------------------------------
    1170                    ; 450 | HWREG(UDMA_USEBURSTCLR) = 1 << ui32ChannelNum;                         
    1171                    ; 453 | //                                                                     
    1172                    ; 454 | // Clear the alternate control select bit for this channel, if set in  
    1173                    ; 455 | // ui32Config.                                                         
    1174                    ; 456 | //                                                                     
    1175                    ;----------------------------------------------------------------------
    1176 00000114 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    1177 00000116 49AA              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    1178 00000118 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    1179 0000011a 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    1180 0000011c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    1181                    ;* --------------------------------------------------------------------------*
    1182 0000011e           ||$C$L8||:    
    1183                            .dwpsn  file "../driverlib/udma.c",line 457,column 5,is_stmt,isa 1
    1184                    ;----------------------------------------------------------------------
    1185                    ; 457 | if(ui32Attr & UDMA_ATTR_ALTSELECT)                                     
    1186                    ;----------------------------------------------------------------------
    1187 0000011e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    1188 00000120 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    1189 00000122 D304              BCC       ||$C$L9||             ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    1190                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |457| 
    1191                    ;* --------------------------------------------------------------------------*
    1192                            .dwpsn  file "../driverlib/udma.c",line 459,column 9,is_stmt,isa 1
    1193                    ;----------------------------------------------------------------------
    1194                    ; 459 | HWREG(UDMA_ALTCLR) = 1 << ui32ChannelNum;                              
    1195                    ; 462 | //                                                                     
    1196                    ; 463 | // Clear the high priority bit for this channel, if set in ui32Config. 
    1197                    ; 464 | //                                                                     
    1198                    ;----------------------------------------------------------------------
    1199 00000124 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    1200 00000126 49A7              LDR       A2, $C$CON13          ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    1201 00000128 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    1202 0000012a 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    1203 0000012c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    1204                    ;* --------------------------------------------------------------------------*
    1205 0000012e           ||$C$L9||:    
    1206                            .dwpsn  file "../driverlib/udma.c",line 465,column 5,is_stmt,isa 1
    1207                    ;----------------------------------------------------------------------
    1208                    ; 465 | if(ui32Attr & UDMA_ATTR_HIGH_PRIORITY)                                 
    1209                    ;----------------------------------------------------------------------
    1210 0000012e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   23

    1211 00000130 08C0              LSRS      A1, A1, #3            ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
    1212 00000132 D304              BCC       ||$C$L10||            ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
    1213                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |465| 
    1214                    ;* --------------------------------------------------------------------------*
    1215                            .dwpsn  file "../driverlib/udma.c",line 467,column 9,is_stmt,isa 1
    1216                    ;----------------------------------------------------------------------
    1217                    ; 467 | HWREG(UDMA_PRIOCLR) = 1 << ui32ChannelNum;                             
    1218                    ; 470 | //                                                                     
    1219                    ; 471 | // Clear the request mask bit for this channel, if set in ui32Config.  
    1220                    ; 472 | //                                                                     
    1221                    ;----------------------------------------------------------------------
    1222 00000134 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    1223 00000136 49A4              LDR       A2, $C$CON14          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    1224 00000138 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    1225 0000013a 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    1226 0000013c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    1227                    ;* --------------------------------------------------------------------------*
    1228 0000013e           ||$C$L10||:    
    1229                            .dwpsn  file "../driverlib/udma.c",line 473,column 5,is_stmt,isa 1
    1230                    ;----------------------------------------------------------------------
    1231                    ; 473 | if(ui32Attr & UDMA_ATTR_REQMASK)                                       
    1232                    ;----------------------------------------------------------------------
    1233 0000013e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1234 00000140 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1235 00000142 D304              BCC       ||$C$L11||            ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1236                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |473| 
    1237                    ;* --------------------------------------------------------------------------*
    1238                            .dwpsn  file "../driverlib/udma.c",line 475,column 9,is_stmt,isa 1
    1239                    ;----------------------------------------------------------------------
    1240                    ; 475 | HWREG(UDMA_REQMASKCLR) = 1 << ui32ChannelNum;                          
    1241                    ;----------------------------------------------------------------------
    1242 00000144 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    1243 00000146 49A1              LDR       A2, $C$CON15          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    1244 00000148 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    1245 0000014a 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    1246 0000014c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    1247                            .dwpsn  file "../driverlib/udma.c",line 477,column 1,is_stmt,isa 1
    1248                    ;* --------------------------------------------------------------------------*
    1249 0000014e           ||$C$L11||:    
    1250 0000014e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1251                            .dwcfi  cfa_offset, 0
    1252                    $C$DW$53        .dwtag  DW_TAG_TI_branch
    1253                            .dwattr $C$DW$53, DW_AT_low_pc(0x00)
    1254                            .dwattr $C$DW$53, DW_AT_TI_return
    1255                    
    1256 00000150 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1257                            ; BRANCH OCCURS                  ; [] 
    1258                            .dwattr $C$DW$48, DW_AT_TI_end_file("../driverlib/udma.c")
    1259                            .dwattr $C$DW$48, DW_AT_TI_end_line(0x1dd)
    1260                            .dwattr $C$DW$48, DW_AT_TI_end_column(0x01)
    1261                            .dwendentry
    1262                            .dwendtag $C$DW$48
    1263                    
    1264 00000152                   .sect   ".text"
    1265                            .clink
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   24

    1266                            .thumbfunc uDMAChannelAttributeGet
    1267 00000152                   .thumb
    1268                            .global uDMAChannelAttributeGet
    1269                    
    1270                    $C$DW$54        .dwtag  DW_TAG_subprogram
    1271                            .dwattr $C$DW$54, DW_AT_name("uDMAChannelAttributeGet")
    1272                            .dwattr $C$DW$54, DW_AT_low_pc(uDMAChannelAttributeGet)
    1273                            .dwattr $C$DW$54, DW_AT_high_pc(0x00)
    1274                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("uDMAChannelAttributeGet")
    1275                            .dwattr $C$DW$54, DW_AT_external
    1276                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$24)
    1277                            .dwattr $C$DW$54, DW_AT_TI_begin_file("../driverlib/udma.c")
    1278                            .dwattr $C$DW$54, DW_AT_TI_begin_line(0x1f4)
    1279                            .dwattr $C$DW$54, DW_AT_TI_begin_column(0x01)
    1280                            .dwattr $C$DW$54, DW_AT_decl_file("../driverlib/udma.c")
    1281                            .dwattr $C$DW$54, DW_AT_decl_line(0x1f4)
    1282                            .dwattr $C$DW$54, DW_AT_decl_column(0x01)
    1283                            .dwattr $C$DW$54, DW_AT_TI_max_frame_size(0x08)
    1284                            .dwpsn  file "../driverlib/udma.c",line 501,column 1,is_stmt,address uDMAChannelAttributeGet,i
    1285                    
    1286                            .dwfde $C$DW$CIE, uDMAChannelAttributeGet
    1287                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
    1288                            .dwattr $C$DW$55, DW_AT_name("ui32ChannelNum")
    1289                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("ui32ChannelNum")
    1290                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$24)
    1291                            .dwattr $C$DW$55, DW_AT_location[DW_OP_reg0]
    1292                    
    1293                    ;----------------------------------------------------------------------
    1294                    ; 500 | uDMAChannelAttributeGet(uint32_t ui32ChannelNum)                       
    1295                    ;----------------------------------------------------------------------
    1296                    
    1297                    ;*****************************************************************************
    1298                    ;* FUNCTION NAME: uDMAChannelAttributeGet                                    *
    1299                    ;*                                                                           *
    1300                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1301                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1302                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1303                    ;*****************************************************************************
    1304 00000152           uDMAChannelAttributeGet:
    1305                    ;* --------------------------------------------------------------------------*
    1306                            .dwcfi  cfa_offset, 0
    1307 00000152 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1308                            .dwcfi  cfa_offset, 8
    1309                    $C$DW$56        .dwtag  DW_TAG_variable
    1310                            .dwattr $C$DW$56, DW_AT_name("ui32ChannelNum")
    1311                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("ui32ChannelNum")
    1312                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$24)
    1313                            .dwattr $C$DW$56, DW_AT_location[DW_OP_breg13 0]
    1314                    
    1315                    $C$DW$57        .dwtag  DW_TAG_variable
    1316                            .dwattr $C$DW$57, DW_AT_name("ui32Attr")
    1317                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("ui32Attr")
    1318                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$24)
    1319                            .dwattr $C$DW$57, DW_AT_location[DW_OP_breg13 4]
    1320                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   25

    1321 00000156 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |501|  ; [ORIG 16-BIT INS]
    1322                            .dwpsn  file "../driverlib/udma.c",line 502,column 23,is_stmt,isa 1
    1323                    ;----------------------------------------------------------------------
    1324                    ; 502 | uint32_t ui32Attr = 0;                                                 
    1325                    ; 504 | //                                                                     
    1326                    ; 505 | // Check the arguments.                                                
    1327                    ; 506 | //                                                                     
    1328                    ; 507 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
    1329                    ; 509 | //                                                                     
    1330                    ; 510 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    1331                    ; 511 | // passed as the ui32ChannelNum parameter, extract just the channel num
    1332                    ;     | ber                                                                    
    1333                    ; 512 | // from this parameter.                                                
    1334                    ; 513 | //                                                                     
    1335                    ;----------------------------------------------------------------------
    1336 00000158 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    1337 0000015a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    1338                            .dwpsn  file "../driverlib/udma.c",line 514,column 5,is_stmt,isa 1
    1339                    ;----------------------------------------------------------------------
    1340                    ; 514 | ui32ChannelNum &= 0x1f;                                                
    1341                    ; 516 | //                                                                     
    1342                    ; 517 | // Check to see if useburst bit is set for this channel.               
    1343                    ; 518 | //                                                                     
    1344                    ;----------------------------------------------------------------------
    1345 0000015c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    1346 0000015e 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |514|  ; [KEEP 32-BIT INS]
    1347 00000162 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    1348                            .dwpsn  file "../driverlib/udma.c",line 519,column 5,is_stmt,isa 1
    1349                    ;----------------------------------------------------------------------
    1350                    ; 519 | if(HWREG(UDMA_USEBURSTSET) & (1 << ui32ChannelNum))                    
    1351                    ;----------------------------------------------------------------------
    1352 00000164 4864              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1353 00000166 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1354 00000168 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1355 0000016a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1356 0000016c 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1357 0000016e 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1358 00000170 D003              BEQ       ||$C$L12||            ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    1359                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |519| 
    1360                    ;* --------------------------------------------------------------------------*
    1361                            .dwpsn  file "../driverlib/udma.c",line 521,column 9,is_stmt,isa 1
    1362                    ;----------------------------------------------------------------------
    1363                    ; 521 | ui32Attr |= UDMA_ATTR_USEBURST;                                        
    1364                    ; 524 | //                                                                     
    1365                    ; 525 | // Check to see if the alternate control bit is set for this channel.  
    1366                    ; 526 | //                                                                     
    1367                    ;----------------------------------------------------------------------
    1368 00000172 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |521|  ; [ORIG 16-BIT INS]
    1369 00000174 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |521|  ; [KEEP 32-BIT INS]
    1370 00000178 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |521|  ; [ORIG 16-BIT INS]
    1371                    ;* --------------------------------------------------------------------------*
    1372 0000017a           ||$C$L12||:    
    1373                            .dwpsn  file "../driverlib/udma.c",line 527,column 5,is_stmt,isa 1
    1374                    ;----------------------------------------------------------------------
    1375                    ; 527 | if(HWREG(UDMA_ALTSET) & (1 << ui32ChannelNum))                         
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   26

    1376                    ;----------------------------------------------------------------------
    1377 0000017a 4880              LDR       A1, $C$CON9           ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1378 0000017c 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1379 0000017e 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1380 00000180 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1381 00000182 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1382 00000184 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1383 00000186 D003              BEQ       ||$C$L13||            ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    1384                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |527| 
    1385                    ;* --------------------------------------------------------------------------*
    1386                            .dwpsn  file "../driverlib/udma.c",line 529,column 9,is_stmt,isa 1
    1387                    ;----------------------------------------------------------------------
    1388                    ; 529 | ui32Attr |= UDMA_ATTR_ALTSELECT;                                       
    1389                    ; 532 | //                                                                     
    1390                    ; 533 | // Check to see if the high priority bit is set for this channel.      
    1391                    ; 534 | //                                                                     
    1392                    ;----------------------------------------------------------------------
    1393 00000188 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    1394 0000018a 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |529|  ; [KEEP 32-BIT INS]
    1395 0000018e 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    1396                    ;* --------------------------------------------------------------------------*
    1397 00000190           ||$C$L13||:    
    1398                            .dwpsn  file "../driverlib/udma.c",line 535,column 5,is_stmt,isa 1
    1399                    ;----------------------------------------------------------------------
    1400                    ; 535 | if(HWREG(UDMA_PRIOSET) & (1 << ui32ChannelNum))                        
    1401                    ;----------------------------------------------------------------------
    1402 00000190 487B              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1403 00000192 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1404 00000194 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1405 00000196 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1406 00000198 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1407 0000019a 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1408 0000019c D003              BEQ       ||$C$L14||            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1409                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |535| 
    1410                    ;* --------------------------------------------------------------------------*
    1411                            .dwpsn  file "../driverlib/udma.c",line 537,column 9,is_stmt,isa 1
    1412                    ;----------------------------------------------------------------------
    1413                    ; 537 | ui32Attr |= UDMA_ATTR_HIGH_PRIORITY;                                   
    1414                    ; 540 | //                                                                     
    1415                    ; 541 | // Check to see if the request mask bit is set for this channel.       
    1416                    ; 542 | //                                                                     
    1417                    ;----------------------------------------------------------------------
    1418 0000019e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |537|  ; [ORIG 16-BIT INS]
    1419 000001a0 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |537|  ; [KEEP 32-BIT INS]
    1420 000001a4 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |537|  ; [ORIG 16-BIT INS]
    1421                    ;* --------------------------------------------------------------------------*
    1422 000001a6           ||$C$L14||:    
    1423                            .dwpsn  file "../driverlib/udma.c",line 543,column 5,is_stmt,isa 1
    1424                    ;----------------------------------------------------------------------
    1425                    ; 543 | if(HWREG(UDMA_REQMASKSET) & (1 << ui32ChannelNum))                     
    1426                    ;----------------------------------------------------------------------
    1427 000001a6 4877              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1428 000001a8 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1429 000001aa 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1430 000001ac 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   27

    1431 000001ae 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1432 000001b0 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1433 000001b2 D003              BEQ       ||$C$L15||            ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    1434                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |543| 
    1435                    ;* --------------------------------------------------------------------------*
    1436                            .dwpsn  file "../driverlib/udma.c",line 545,column 9,is_stmt,isa 1
    1437                    ;----------------------------------------------------------------------
    1438                    ; 545 | ui32Attr |= UDMA_ATTR_REQMASK;                                         
    1439                    ; 548 | //                                                                     
    1440                    ; 549 | // Return the configuration flags.                                     
    1441                    ; 550 | //                                                                     
    1442                    ;----------------------------------------------------------------------
    1443 000001b4 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |545|  ; [ORIG 16-BIT INS]
    1444 000001b6 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |545|  ; [KEEP 32-BIT INS]
    1445 000001ba 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |545|  ; [ORIG 16-BIT INS]
    1446                    ;* --------------------------------------------------------------------------*
    1447 000001bc           ||$C$L15||:    
    1448                            .dwpsn  file "../driverlib/udma.c",line 551,column 5,is_stmt,isa 1
    1449                    ;----------------------------------------------------------------------
    1450                    ; 551 | return(ui32Attr);                                                      
    1451                    ;----------------------------------------------------------------------
    1452 000001bc 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1453                            .dwpsn  file "../driverlib/udma.c",line 552,column 1,is_stmt,isa 1
    1454 000001be B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1455                            .dwcfi  cfa_offset, 0
    1456                    $C$DW$58        .dwtag  DW_TAG_TI_branch
    1457                            .dwattr $C$DW$58, DW_AT_low_pc(0x00)
    1458                            .dwattr $C$DW$58, DW_AT_TI_return
    1459                    
    1460 000001c0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1461                            ; BRANCH OCCURS                  ; [] 
    1462                            .dwattr $C$DW$54, DW_AT_TI_end_file("../driverlib/udma.c")
    1463                            .dwattr $C$DW$54, DW_AT_TI_end_line(0x228)
    1464                            .dwattr $C$DW$54, DW_AT_TI_end_column(0x01)
    1465                            .dwendentry
    1466                            .dwendtag $C$DW$54
    1467                    
    1468 000001c2                   .sect   ".text"
    1469                            .clink
    1470                            .thumbfunc uDMAChannelControlSet
    1471 000001c2                   .thumb
    1472                            .global uDMAChannelControlSet
    1473                    
    1474                    $C$DW$59        .dwtag  DW_TAG_subprogram
    1475                            .dwattr $C$DW$59, DW_AT_name("uDMAChannelControlSet")
    1476                            .dwattr $C$DW$59, DW_AT_low_pc(uDMAChannelControlSet)
    1477                            .dwattr $C$DW$59, DW_AT_high_pc(0x00)
    1478                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("uDMAChannelControlSet")
    1479                            .dwattr $C$DW$59, DW_AT_external
    1480                            .dwattr $C$DW$59, DW_AT_TI_begin_file("../driverlib/udma.c")
    1481                            .dwattr $C$DW$59, DW_AT_TI_begin_line(0x25b)
    1482                            .dwattr $C$DW$59, DW_AT_TI_begin_column(0x01)
    1483                            .dwattr $C$DW$59, DW_AT_decl_file("../driverlib/udma.c")
    1484                            .dwattr $C$DW$59, DW_AT_decl_line(0x25b)
    1485                            .dwattr $C$DW$59, DW_AT_decl_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   28

    1486                            .dwattr $C$DW$59, DW_AT_TI_max_frame_size(0x18)
    1487                            .dwpsn  file "../driverlib/udma.c",line 604,column 1,is_stmt,address uDMAChannelControlSet,isa
    1488                    
    1489                            .dwfde $C$DW$CIE, uDMAChannelControlSet
    1490                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
    1491                            .dwattr $C$DW$60, DW_AT_name("ui32ChannelStructIndex")
    1492                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    1493                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$24)
    1494                            .dwattr $C$DW$60, DW_AT_location[DW_OP_reg0]
    1495                    
    1496                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
    1497                            .dwattr $C$DW$61, DW_AT_name("ui32Control")
    1498                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("ui32Control")
    1499                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$24)
    1500                            .dwattr $C$DW$61, DW_AT_location[DW_OP_reg1]
    1501                    
    1502                    ;----------------------------------------------------------------------
    1503                    ; 603 | uDMAChannelControlSet(uint32_t ui32ChannelStructIndex, uint32_t ui32Con
    1504                    ;     | trol)                                                                  
    1505                    ;----------------------------------------------------------------------
    1506                    
    1507                    ;*****************************************************************************
    1508                    ;* FUNCTION NAME: uDMAChannelControlSet                                      *
    1509                    ;*                                                                           *
    1510                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    1511                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    1512                    ;*   Local Frame Size  : 0 Args + 12 Auto + 8 Save = 20 byte                 *
    1513                    ;*****************************************************************************
    1514 000001c2           uDMAChannelControlSet:
    1515                    ;* --------------------------------------------------------------------------*
    1516                            .dwcfi  cfa_offset, 0
    1517 000001c2 B51F              PUSH      {A1, A2, A3, A4, V1, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1518                            .dwcfi  cfa_offset, 24
    1519                            .dwcfi  save_reg_to_mem, 14, -4
    1520                            .dwcfi  save_reg_to_mem, 4, -8
    1521                            .dwcfi  save_reg_to_mem, 3, -12
    1522                            .dwcfi  save_reg_to_mem, 2, -16
    1523                            .dwcfi  save_reg_to_mem, 1, -20
    1524                            .dwcfi  save_reg_to_mem, 0, -24
    1525                    $C$DW$62        .dwtag  DW_TAG_variable
    1526                            .dwattr $C$DW$62, DW_AT_name("ui32ChannelStructIndex")
    1527                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    1528                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$24)
    1529                            .dwattr $C$DW$62, DW_AT_location[DW_OP_breg13 0]
    1530                    
    1531                    $C$DW$63        .dwtag  DW_TAG_variable
    1532                            .dwattr $C$DW$63, DW_AT_name("ui32Control")
    1533                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("ui32Control")
    1534                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$24)
    1535                            .dwattr $C$DW$63, DW_AT_location[DW_OP_breg13 4]
    1536                    
    1537                    $C$DW$64        .dwtag  DW_TAG_variable
    1538                            .dwattr $C$DW$64, DW_AT_name("psCtl")
    1539                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("psCtl")
    1540                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$30)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   29

    1541                            .dwattr $C$DW$64, DW_AT_location[DW_OP_breg13 8]
    1542                    
    1543                    ;----------------------------------------------------------------------
    1544                    ; 605 | tDMAControlTable *psCtl;                                               
    1545                    ; 607 | //                                                                     
    1546                    ; 608 | // Check the arguments.                                                
    1547                    ; 609 | //                                                                     
    1548                    ; 610 | ASSERT((ui32ChannelStructIndex & 0xffff) < 64);                        
    1549                    ; 611 | ASSERT(HWREG(UDMA_CTLBASE) != 0);                                      
    1550                    ; 613 | //                                                                     
    1551                    ; 614 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    1552                    ; 615 | // passed as the ui32ChannelStructIndex parameter, extract just the cha
    1553                    ;     | nnel                                                                   
    1554                    ; 616 | // index from this parameter.                                          
    1555                    ; 617 | //                                                                     
    1556                    ;----------------------------------------------------------------------
    1557 000001c4 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1558 000001c6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1559                            .dwpsn  file "../driverlib/udma.c",line 618,column 5,is_stmt,isa 1
    1560                    ;----------------------------------------------------------------------
    1561                    ; 618 | ui32ChannelStructIndex &= 0x3f;                                        
    1562                    ; 620 | //                                                                     
    1563                    ; 621 | // Get the base address of the control table.                          
    1564                    ; 622 | //                                                                     
    1565                    ;----------------------------------------------------------------------
    1566 000001c8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |618|  ; [ORIG 16-BIT INS]
    1567 000001ca 003FF000          AND       A1, A1, #63           ; [DPU_V7M3_PIPE] |618|  ; [KEEP 32-BIT INS]
    1568 000001ce 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |618|  ; [ORIG 16-BIT INS]
    1569                            .dwpsn  file "../driverlib/udma.c",line 623,column 5,is_stmt,isa 1
    1570                    ;----------------------------------------------------------------------
    1571                    ; 623 | psCtl = (tDMAControlTable *)HWREG(UDMA_CTLBASE);                       
    1572                    ; 625 | //                                                                     
    1573                    ; 626 | // Get the current control word value and mask off the fields to be    
    1574                    ; 627 | // changed, then OR in the new settings.                               
    1575                    ; 628 | //                                                                     
    1576                    ;----------------------------------------------------------------------
    1577 000001d0 4856              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |623|  ; [ORIG 16-BIT INS]
    1578 000001d2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |623|  ; [ORIG 16-BIT INS]
    1579 000001d4 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |623|  ; [ORIG 16-BIT INS]
    1580                            .dwpsn  file "../driverlib/udma.c",line 629,column 5,is_stmt,isa 1
    1581                    ;----------------------------------------------------------------------
    1582                    ; 629 | psCtl[ui32ChannelStructIndex].ui32Control =                            
    1583                    ; 630 |     ((psCtl[ui32ChannelStructIndex].ui32Control &                      
    1584                    ; 631 |       ~(UDMA_CHCTL_DSTINC_M |                                          
    1585                    ; 632 |         UDMA_CHCTL_DSTSIZE_M |                                         
    1586                    ; 633 |         UDMA_CHCTL_SRCINC_M |                                          
    1587                    ; 634 |         UDMA_CHCTL_SRCSIZE_M |                                         
    1588                    ; 635 |         UDMA_CHCTL_ARBSIZE_M |                                         
    1589                    ; 636 |         UDMA_CHCTL_NXTUSEBURST)) |                                     
    1590                    ; 637 |      ui32Control);                                                     
    1591                    ;----------------------------------------------------------------------
    1592 000001d6 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1593 000001d8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1594 000001da 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1595 000001dc 9C00              LDR       V1, [SP, #0]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   30

    1596 000001de 1100EB01          ADD       A2, A2, A1, LSL #4    ; [DPU_V7M3_PIPE] |629|  ; [KEEP 32-BIT INS]
    1597 000001e2 489C              LDR       A1, $C$CON16          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1598 000001e4 688B              LDR       A4, [A2, #8]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1599 000001e6 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1600 000001e8 1204EB02          ADD       A3, A3, V1, LSL #4    ; [DPU_V7M3_PIPE] |629|  ; [KEEP 32-BIT INS]
    1601 000001ec 4018              ANDS      A1, A1, A4            ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1602 000001ee 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1603 000001f0 6091              STR       A2, [A3, #8]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    1604                            .dwpsn  file "../driverlib/udma.c",line 638,column 1,is_stmt,isa 1
    1605 000001f2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1606                    $C$DW$65        .dwtag  DW_TAG_TI_branch
    1607                            .dwattr $C$DW$65, DW_AT_low_pc(0x00)
    1608                            .dwattr $C$DW$65, DW_AT_TI_return
    1609                    
    1610 000001f4 BD1F              POP       {A1, A2, A3, A4, V1, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1611                            .dwcfi  cfa_offset, 0
    1612                            .dwcfi  restore_reg, 4
    1613                            .dwcfi  restore_reg, 3
    1614                            .dwcfi  restore_reg, 2
    1615                            .dwcfi  restore_reg, 1
    1616                            .dwcfi  restore_reg, 0
    1617                            ; BRANCH OCCURS                  ; [] 
    1618                            .dwattr $C$DW$59, DW_AT_TI_end_file("../driverlib/udma.c")
    1619                            .dwattr $C$DW$59, DW_AT_TI_end_line(0x27e)
    1620                            .dwattr $C$DW$59, DW_AT_TI_end_column(0x01)
    1621                            .dwendentry
    1622                            .dwendtag $C$DW$59
    1623                    
    1624                    ;******************************************************************************
    1625                    ;* CONSTANT TABLE                                                             *
    1626                    ;******************************************************************************
    1627 000001f6                   .sect   ".text"
    1628                            .align  4
    1629 000001f6 F00446C0  ||$C$CON1||:    .bits   1074786308,32
         000001fa 0000400F 
    1630                            .align  4
    1631 000001fa F04C400F  ||$C$CON2||:    .bits   1074786380,32
         000001fe 0000400F 
    1632                            .align  4
    1633 000001fe F028400F  ||$C$CON3||:    .bits   1074786344,32
         00000202 0000400F 
    1634 00000204                   .sect   ".text"
    1635                            .clink
    1636                            .thumbfunc uDMAChannelTransferSet
    1637 00000204                   .thumb
    1638                            .global uDMAChannelTransferSet
    1639                    
    1640                    $C$DW$66        .dwtag  DW_TAG_subprogram
    1641                            .dwattr $C$DW$66, DW_AT_name("uDMAChannelTransferSet")
    1642                            .dwattr $C$DW$66, DW_AT_low_pc(uDMAChannelTransferSet)
    1643                            .dwattr $C$DW$66, DW_AT_high_pc(0x00)
    1644                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("uDMAChannelTransferSet")
    1645                            .dwattr $C$DW$66, DW_AT_external
    1646                            .dwattr $C$DW$66, DW_AT_TI_begin_file("../driverlib/udma.c")
    1647                            .dwattr $C$DW$66, DW_AT_TI_begin_line(0x2c6)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   31

    1648                            .dwattr $C$DW$66, DW_AT_TI_begin_column(0x01)
    1649                            .dwattr $C$DW$66, DW_AT_decl_file("../driverlib/udma.c")
    1650                            .dwattr $C$DW$66, DW_AT_decl_line(0x2c6)
    1651                            .dwattr $C$DW$66, DW_AT_decl_column(0x01)
    1652                            .dwattr $C$DW$66, DW_AT_TI_max_frame_size(0x20)
    1653                            .dwpsn  file "../driverlib/udma.c",line 713,column 1,is_stmt,address uDMAChannelTransferSet,is
    1654                    
    1655                            .dwfde $C$DW$CIE, uDMAChannelTransferSet
    1656                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
    1657                            .dwattr $C$DW$67, DW_AT_name("ui32ChannelStructIndex")
    1658                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    1659                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$24)
    1660                            .dwattr $C$DW$67, DW_AT_location[DW_OP_reg0]
    1661                    
    1662                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
    1663                            .dwattr $C$DW$68, DW_AT_name("ui32Mode")
    1664                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("ui32Mode")
    1665                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$24)
    1666                            .dwattr $C$DW$68, DW_AT_location[DW_OP_reg1]
    1667                    
    1668                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
    1669                            .dwattr $C$DW$69, DW_AT_name("pvSrcAddr")
    1670                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("pvSrcAddr")
    1671                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$3)
    1672                            .dwattr $C$DW$69, DW_AT_location[DW_OP_reg2]
    1673                    
    1674                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
    1675                            .dwattr $C$DW$70, DW_AT_name("pvDstAddr")
    1676                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("pvDstAddr")
    1677                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$3)
    1678                            .dwattr $C$DW$70, DW_AT_location[DW_OP_reg3]
    1679                    
    1680                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
    1681                            .dwattr $C$DW$71, DW_AT_name("ui32TransferSize")
    1682                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("ui32TransferSize")
    1683                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$24)
    1684                            .dwattr $C$DW$71, DW_AT_location[DW_OP_breg13 32]
    1685                    
    1686                    ;----------------------------------------------------------------------
    1687                    ; 710 | uDMAChannelTransferSet(uint32_t ui32ChannelStructIndex, uint32_t ui32Mo
    1688                    ;     | de,                                                                    
    1689                    ; 711 | void *pvSrcAddr, void *pvDstAddr,                                      
    1690                    ; 712 | uint32_t ui32TransferSize)                                             
    1691                    ;----------------------------------------------------------------------
    1692                    
    1693                    ;*****************************************************************************
    1694                    ;* FUNCTION NAME: uDMAChannelTransferSet                                     *
    1695                    ;*                                                                           *
    1696                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1697                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    1698                    ;*   Local Frame Size  : 0 Args + 32 Auto + 0 Save = 32 byte                 *
    1699                    ;*****************************************************************************
    1700 00000204           uDMAChannelTransferSet:
    1701                    ;* --------------------------------------------------------------------------*
    1702                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   32

    1703 00000204 0D20F1AD          SUB       SP, SP, #32           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1704                            .dwcfi  cfa_offset, 32
    1705                    $C$DW$72        .dwtag  DW_TAG_variable
    1706                            .dwattr $C$DW$72, DW_AT_name("ui32ChannelStructIndex")
    1707                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    1708                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$24)
    1709                            .dwattr $C$DW$72, DW_AT_location[DW_OP_breg13 0]
    1710                    
    1711                    $C$DW$73        .dwtag  DW_TAG_variable
    1712                            .dwattr $C$DW$73, DW_AT_name("ui32Mode")
    1713                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("ui32Mode")
    1714                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$24)
    1715                            .dwattr $C$DW$73, DW_AT_location[DW_OP_breg13 4]
    1716                    
    1717                    $C$DW$74        .dwtag  DW_TAG_variable
    1718                            .dwattr $C$DW$74, DW_AT_name("pvSrcAddr")
    1719                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("pvSrcAddr")
    1720                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$3)
    1721                            .dwattr $C$DW$74, DW_AT_location[DW_OP_breg13 8]
    1722                    
    1723                    $C$DW$75        .dwtag  DW_TAG_variable
    1724                            .dwattr $C$DW$75, DW_AT_name("pvDstAddr")
    1725                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("pvDstAddr")
    1726                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$3)
    1727                            .dwattr $C$DW$75, DW_AT_location[DW_OP_breg13 12]
    1728                    
    1729                    $C$DW$76        .dwtag  DW_TAG_variable
    1730                            .dwattr $C$DW$76, DW_AT_name("psControlTable")
    1731                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("psControlTable")
    1732                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$30)
    1733                            .dwattr $C$DW$76, DW_AT_location[DW_OP_breg13 16]
    1734                    
    1735                    $C$DW$77        .dwtag  DW_TAG_variable
    1736                            .dwattr $C$DW$77, DW_AT_name("ui32Control")
    1737                            .dwattr $C$DW$77, DW_AT_TI_symbol_name("ui32Control")
    1738                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$24)
    1739                            .dwattr $C$DW$77, DW_AT_location[DW_OP_breg13 20]
    1740                    
    1741                    $C$DW$78        .dwtag  DW_TAG_variable
    1742                            .dwattr $C$DW$78, DW_AT_name("ui32Inc")
    1743                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("ui32Inc")
    1744                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$24)
    1745                            .dwattr $C$DW$78, DW_AT_location[DW_OP_breg13 24]
    1746                    
    1747                    $C$DW$79        .dwtag  DW_TAG_variable
    1748                            .dwattr $C$DW$79, DW_AT_name("ui32BufferBytes")
    1749                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("ui32BufferBytes")
    1750                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$24)
    1751                            .dwattr $C$DW$79, DW_AT_location[DW_OP_breg13 28]
    1752                    
    1753                    ;----------------------------------------------------------------------
    1754                    ; 714 | tDMAControlTable *psControlTable;                                      
    1755                    ; 715 | uint32_t ui32Control;                                                  
    1756                    ; 716 | uint32_t ui32Inc;                                                      
    1757                    ; 717 | uint32_t ui32BufferBytes;                                              
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   33

    1758                    ; 719 | //                                                                     
    1759                    ; 720 | // Check the arguments.                                                
    1760                    ; 721 | //                                                                     
    1761                    ; 722 | ASSERT((ui32ChannelStructIndex & 0xffff) < 64);                        
    1762                    ; 723 | ASSERT(HWREG(UDMA_CTLBASE) != 0);                                      
    1763                    ; 724 | ASSERT(ui32Mode <= UDMA_MODE_PER_SCATTER_GATHER);                      
    1764                    ; 725 | ASSERT((uint32_t)pvSrcAddr >= 0x20000000);                             
    1765                    ; 726 | ASSERT((uint32_t)pvDstAddr >= 0x20000000);                             
    1766                    ; 727 | ASSERT((ui32TransferSize != 0) && (ui32TransferSize <= 1024));         
    1767                    ; 729 | //                                                                     
    1768                    ; 730 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    1769                    ; 731 | // passed as the ui32ChannelStructIndex parameter, extract just the cha
    1770                    ;     | nnel                                                                   
    1771                    ; 732 | // index from this parameter.                                          
    1772                    ; 733 | //                                                                     
    1773                    ;----------------------------------------------------------------------
    1774 00000208 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1775 0000020a 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1776 0000020c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1777 0000020e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1778                            .dwpsn  file "../driverlib/udma.c",line 734,column 5,is_stmt,isa 1
    1779                    ;----------------------------------------------------------------------
    1780                    ; 734 | ui32ChannelStructIndex &= 0x3f;                                        
    1781                    ; 736 | //                                                                     
    1782                    ; 737 | // Get the base address of the control table.                          
    1783                    ; 738 | //                                                                     
    1784                    ;----------------------------------------------------------------------
    1785 00000210 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |734|  ; [ORIG 16-BIT INS]
    1786 00000212 003FF000          AND       A1, A1, #63           ; [DPU_V7M3_PIPE] |734|  ; [KEEP 32-BIT INS]
    1787 00000216 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |734|  ; [ORIG 16-BIT INS]
    1788                            .dwpsn  file "../driverlib/udma.c",line 739,column 5,is_stmt,isa 1
    1789                    ;----------------------------------------------------------------------
    1790                    ; 739 | psControlTable = (tDMAControlTable *)HWREG(UDMA_CTLBASE);              
    1791                    ; 741 | //                                                                     
    1792                    ; 742 | // Get the current control word value and mask off the mode and size   
    1793                    ; 743 | // fields.                                                             
    1794                    ; 744 | //                                                                     
    1795                    ;----------------------------------------------------------------------
    1796 00000218 4844              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    1797 0000021a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    1798 0000021c 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    1799                            .dwpsn  file "../driverlib/udma.c",line 745,column 5,is_stmt,isa 1
    1800                    ;----------------------------------------------------------------------
    1801                    ; 745 | ui32Control = (psControlTable[ui32ChannelStructIndex].ui32Control &    
    1802                    ; 746 |                ~(UDMA_CHCTL_XFERSIZE_M | UDMA_CHCTL_XFERMODE_M));      
    1803                    ; 748 | //                                                                     
    1804                    ; 749 | // Adjust the mode if the alt control structure is selected.           
    1805                    ; 750 | //                                                                     
    1806                    ;----------------------------------------------------------------------
    1807 0000021e 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
    1808 00000220 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
    1809 00000222 1001EB00          ADD       A1, A1, A2, LSL #4    ; [DPU_V7M3_PIPE] |745|  ; [KEEP 32-BIT INS]
    1810 00000226 49A8              LDR       A2, $C$CON17          ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
    1811 00000228 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
    1812 0000022a 4001              ANDS      A2, A2, A1            ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   34

    1813 0000022c 9105              STR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |745|  ; [ORIG 16-BIT INS]
    1814                            .dwpsn  file "../driverlib/udma.c",line 751,column 5,is_stmt,isa 1
    1815                    ;----------------------------------------------------------------------
    1816                    ; 751 | if(ui32ChannelStructIndex & UDMA_ALT_SELECT)                           
    1817                    ;----------------------------------------------------------------------
    1818 0000022e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |751|  ; [ORIG 16-BIT INS]
    1819 00000230 0980              LSRS      A1, A1, #6            ; [DPU_V7M3_PIPE] |751|  ; [ORIG 16-BIT INS]
    1820 00000232 D309              BCC       ||$C$L17||            ; [DPU_V7M3_PIPE] |751|  ; [ORIG 16-BIT INS]
    1821                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |751| 
    1822                    ;* --------------------------------------------------------------------------*
    1823                            .dwpsn  file "../driverlib/udma.c",line 753,column 9,is_stmt,isa 1
    1824                    ;----------------------------------------------------------------------
    1825                    ; 753 | if((ui32Mode == UDMA_MODE_MEM_SCATTER_GATHER) ||                       
    1826                    ; 754 |    (ui32Mode == UDMA_MODE_PER_SCATTER_GATHER))                         
    1827                    ;----------------------------------------------------------------------
    1828 00000234 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1829 00000236 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1830 00000238 D002              BEQ       ||$C$L16||            ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1831                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |753| 
    1832                    ;* --------------------------------------------------------------------------*
    1833 0000023a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1834 0000023c 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1835 0000023e D103              BNE       ||$C$L17||            ; [DPU_V7M3_PIPE] |753|  ; [ORIG 16-BIT INS]
    1836                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |753| 
    1837                    ;* --------------------------------------------------------------------------*
    1838 00000240           ||$C$L16||:    
    1839                            .dwpsn  file "../driverlib/udma.c",line 756,column 13,is_stmt,isa 1
    1840                    ;----------------------------------------------------------------------
    1841                    ; 756 | ui32Mode |= UDMA_MODE_ALT_SELECT;                                      
    1842                    ; 760 | //                                                                     
    1843                    ; 761 | // Set the transfer size and mode in the control word (but don't write
    1844                    ;     | the                                                                    
    1845                    ; 762 | // control word yet as it could kick off a transfer).                  
    1846                    ; 763 | //                                                                     
    1847                    ;----------------------------------------------------------------------
    1848 00000240 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    1849 00000242 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |756|  ; [KEEP 32-BIT INS]
    1850 00000246 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    1851                    ;* --------------------------------------------------------------------------*
    1852 00000248           ||$C$L17||:    
    1853                            .dwpsn  file "../driverlib/udma.c",line 764,column 5,is_stmt,isa 1
    1854                    ;----------------------------------------------------------------------
    1855                    ; 764 | ui32Control |= ui32Mode | ((ui32TransferSize - 1) << 4);               
    1856                    ; 766 | //                                                                     
    1857                    ; 767 | // Get the address increment value for the source, from the control wor
    1858                    ;     | d.                                                                     
    1859                    ; 768 | //                                                                     
    1860                    ;----------------------------------------------------------------------
    1861 00000248 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
    1862 0000024a 9A05              LDR       A3, [SP, #20]         ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
    1863 0000024c 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
    1864 0000024e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
    1865 00000250 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
    1866 00000252 1100EA41          ORR       A2, A2, A1, LSL #4    ; [DPU_V7M3_PIPE] |764|  ; [KEEP 32-BIT INS]
    1867 00000256 9105              STR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |764|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   35

    1868                            .dwpsn  file "../driverlib/udma.c",line 769,column 5,is_stmt,isa 1
    1869                    ;----------------------------------------------------------------------
    1870                    ; 769 | ui32Inc = (ui32Control & UDMA_CHCTL_SRCINC_M);                         
    1871                    ; 771 | //                                                                     
    1872                    ; 772 | // Compute the ending source address of the transfer.  If the source   
    1873                    ; 773 | // increment is set to none, then the ending address is the same as the
    1874                    ; 774 | // beginning.                                                          
    1875                    ; 775 | //                                                                     
    1876                    ;----------------------------------------------------------------------
    1877 00000258 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |769|  ; [ORIG 16-BIT INS]
    1878 0000025a 6040F000          AND       A1, A1, #201326592    ; [DPU_V7M3_PIPE] |769|  ; [KEEP 32-BIT INS]
    1879 0000025e 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |769|  ; [ORIG 16-BIT INS]
    1880                            .dwpsn  file "../driverlib/udma.c",line 776,column 5,is_stmt,isa 1
    1881                    ;----------------------------------------------------------------------
    1882                    ; 776 | if(ui32Inc != UDMA_SRC_INC_NONE)                                       
    1883                    ;----------------------------------------------------------------------
    1884 00000260 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    1885 00000262 6F40F1B0          CMP       A1, #201326592        ; [DPU_V7M3_PIPE] |776|  ; [KEEP 32-BIT INS]
    1886 00000266 D00B              BEQ       ||$C$L18||            ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    1887                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |776| 
    1888                    ;* --------------------------------------------------------------------------*
    1889                            .dwpsn  file "../driverlib/udma.c",line 778,column 9,is_stmt,isa 1
    1890                    ;----------------------------------------------------------------------
    1891                    ; 778 | ui32Inc = ui32Inc >> 26;                                               
    1892                    ;----------------------------------------------------------------------
    1893 00000268 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |778|  ; [ORIG 16-BIT INS]
    1894 0000026a 0E80              LSRS      A1, A1, #26           ; [DPU_V7M3_PIPE] |778|  ; [ORIG 16-BIT INS]
    1895 0000026c 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |778|  ; [ORIG 16-BIT INS]
    1896                            .dwpsn  file "../driverlib/udma.c",line 779,column 9,is_stmt,isa 1
    1897                    ;----------------------------------------------------------------------
    1898                    ; 779 | ui32BufferBytes = ui32TransferSize << ui32Inc;                         
    1899                    ;----------------------------------------------------------------------
    1900 0000026e 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |779|  ; [ORIG 16-BIT INS]
    1901 00000270 9906              LDR       A2, [SP, #24]         ; [DPU_V7M3_PIPE] |779|  ; [ORIG 16-BIT INS]
    1902 00000272 4088              LSLS      A1, A1, A2            ; [DPU_V7M3_PIPE] |779|  ; [ORIG 16-BIT INS]
    1903 00000274 9007              STR       A1, [SP, #28]         ; [DPU_V7M3_PIPE] |779|  ; [ORIG 16-BIT INS]
    1904                            .dwpsn  file "../driverlib/udma.c",line 780,column 9,is_stmt,isa 1
    1905                    ;----------------------------------------------------------------------
    1906                    ; 780 | pvSrcAddr = (void *)((uint32_t)pvSrcAddr + ui32BufferBytes - 1);       
    1907                    ; 783 | //                                                                     
    1908                    ; 784 | // Load the source ending address into the control block.              
    1909                    ; 785 | //                                                                     
    1910                    ;----------------------------------------------------------------------
    1911 00000276 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    1912 00000278 9907              LDR       A2, [SP, #28]         ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    1913 0000027a 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    1914 0000027c 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    1915 0000027e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    1916                    ;* --------------------------------------------------------------------------*
    1917 00000280           ||$C$L18||:    
    1918                            .dwpsn  file "../driverlib/udma.c",line 786,column 5,is_stmt,isa 1
    1919                    ;----------------------------------------------------------------------
    1920                    ; 786 | psControlTable[ui32ChannelStructIndex].pvSrcEndAddr = pvSrcAddr;       
    1921                    ; 788 | //                                                                     
    1922                    ; 789 | // Get the address increment value for the destination, from the contro
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   36

    1923                    ;     | l                                                                      
    1924                    ; 790 | // word.                                                               
    1925                    ; 791 | //                                                                     
    1926                    ;----------------------------------------------------------------------
    1927 00000280 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    1928 00000282 9904              LDR       A2, [SP, #16]         ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    1929 00000284 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    1930 00000286 0112              LSLS      A3, A3, #4            ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    1931 00000288 5050              STR       A1, [A3, +A2]         ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    1932                            .dwpsn  file "../driverlib/udma.c",line 792,column 5,is_stmt,isa 1
    1933                    ;----------------------------------------------------------------------
    1934                    ; 792 | ui32Inc = ui32Control & UDMA_CHCTL_DSTINC_M;                           
    1935                    ; 794 | //                                                                     
    1936                    ; 795 | // Compute the ending destination address of the transfer.  If the     
    1937                    ; 796 | // destination increment is set to none, then the ending address is the
    1938                    ; 797 | // same as the beginning.                                              
    1939                    ; 798 | //                                                                     
    1940                    ;----------------------------------------------------------------------
    1941 0000028a 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |792|  ; [ORIG 16-BIT INS]
    1942 0000028c 4040F000          AND       A1, A1, #-1073741824  ; [DPU_V7M3_PIPE] |792|  ; [KEEP 32-BIT INS]
    1943 00000290 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |792|  ; [ORIG 16-BIT INS]
    1944                            .dwpsn  file "../driverlib/udma.c",line 799,column 5,is_stmt,isa 1
    1945                    ;----------------------------------------------------------------------
    1946                    ; 799 | if(ui32Inc != UDMA_DST_INC_NONE)                                       
    1947                    ; 801 |     //                                                                 
    1948                    ; 802 |     // There is a special case if this is setting up a scatter-gather  
    1949                    ; 803 |     // transfer.  The destination pointer must point to the end of     
    1950                    ; 804 |     // the alternate structure for this channel instead of calculating 
    1951                    ; 805 |     // the end of the buffer in the normal way.                        
    1952                    ; 806 |     //                                                                 
    1953                    ;----------------------------------------------------------------------
    1954 00000292 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |799|  ; [ORIG 16-BIT INS]
    1955 00000294 4F40F1B0          CMP       A1, #-1073741824      ; [DPU_V7M3_PIPE] |799|  ; [KEEP 32-BIT INS]
    1956 00000298 D01A              BEQ       ||$C$L21||            ; [DPU_V7M3_PIPE] |799|  ; [ORIG 16-BIT INS]
    1957                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |799| 
    1958                    ;* --------------------------------------------------------------------------*
    1959                            .dwpsn  file "../driverlib/udma.c",line 807,column 9,is_stmt,isa 1
    1960                    ;----------------------------------------------------------------------
    1961                    ; 807 | if((ui32Mode == UDMA_MODE_MEM_SCATTER_GATHER) ||                       
    1962                    ; 808 |    (ui32Mode == UDMA_MODE_PER_SCATTER_GATHER))                         
    1963                    ;----------------------------------------------------------------------
    1964 0000029a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1965 0000029c 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1966 0000029e D002              BEQ       ||$C$L19||            ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1967                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |807| 
    1968                    ;* --------------------------------------------------------------------------*
    1969 000002a0 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1970 000002a2 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1971 000002a4 D108              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |807|  ; [ORIG 16-BIT INS]
    1972                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |807| 
    1973                    ;* --------------------------------------------------------------------------*
    1974 000002a6           ||$C$L19||:    
    1975                            .dwpsn  file "../driverlib/udma.c",line 810,column 13,is_stmt,isa 1
    1976                    ;----------------------------------------------------------------------
    1977                    ; 810 | pvDstAddr =                                                            
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   37

    1978                    ; 811 |     (void *)&psControlTable[ui32ChannelStructIndex |                   
    1979                    ; 812 |                             UDMA_ALT_SELECT].ui32Spare;                
    1980                    ;----------------------------------------------------------------------
    1981 000002a6 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    1982 000002a8 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    1983 000002aa 0120F041          ORR       A2, A2, #32           ; [DPU_V7M3_PIPE] |810|  ; [KEEP 32-BIT INS]
    1984 000002ae 1001EB00          ADD       A1, A1, A2, LSL #4    ; [DPU_V7M3_PIPE] |810|  ; [KEEP 32-BIT INS]
    1985 000002b2 300C              ADDS      A1, A1, #12           ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    1986 000002b4 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    1987                            .dwpsn  file "../driverlib/udma.c",line 813,column 9,is_stmt,isa 1
    1988                    ;----------------------------------------------------------------------
    1989                    ; 814 | //                                                                     
    1990                    ; 815 | // Not a scatter-gather transfer, calculate end pointer normally.      
    1991                    ; 816 | //                                                                     
    1992                    ; 817 | else                                                                   
    1993                    ;----------------------------------------------------------------------
    1994 000002b6 E00B              B         ||$C$L21||            ; [DPU_V7M3_PIPE] |813|  ; [ORIG 16-BIT INS]
    1995                            ; BRANCH OCCURS {||$C$L21||}     ; [] |813| 
    1996                    ;* --------------------------------------------------------------------------*
    1997 000002b8           ||$C$L20||:    
    1998                            .dwpsn  file "../driverlib/udma.c",line 819,column 13,is_stmt,isa 1
    1999                    ;----------------------------------------------------------------------
    2000                    ; 819 | ui32Inc = ui32Inc >> 30;                                               
    2001                    ;----------------------------------------------------------------------
    2002 000002b8 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |819|  ; [ORIG 16-BIT INS]
    2003 000002ba 0F80              LSRS      A1, A1, #30           ; [DPU_V7M3_PIPE] |819|  ; [ORIG 16-BIT INS]
    2004 000002bc 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |819|  ; [ORIG 16-BIT INS]
    2005                            .dwpsn  file "../driverlib/udma.c",line 820,column 13,is_stmt,isa 1
    2006                    ;----------------------------------------------------------------------
    2007                    ; 820 | ui32BufferBytes = ui32TransferSize << ui32Inc;                         
    2008                    ;----------------------------------------------------------------------
    2009 000002be 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2010 000002c0 9906              LDR       A2, [SP, #24]         ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2011 000002c2 4088              LSLS      A1, A1, A2            ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2012 000002c4 9007              STR       A1, [SP, #28]         ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2013                            .dwpsn  file "../driverlib/udma.c",line 821,column 13,is_stmt,isa 1
    2014                    ;----------------------------------------------------------------------
    2015                    ; 821 | pvDstAddr = (void *)((uint32_t)pvDstAddr + ui32BufferBytes - 1);       
    2016                    ; 825 | //                                                                     
    2017                    ; 826 | // Load the destination ending address into the control block.         
    2018                    ; 827 | //                                                                     
    2019                    ;----------------------------------------------------------------------
    2020 000002c6 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    2021 000002c8 9907              LDR       A2, [SP, #28]         ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    2022 000002ca 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    2023 000002cc 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    2024 000002ce 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    2025                    ;* --------------------------------------------------------------------------*
    2026 000002d0           ||$C$L21||:    
    2027                            .dwpsn  file "../driverlib/udma.c",line 828,column 5,is_stmt,isa 1
    2028                    ;----------------------------------------------------------------------
    2029                    ; 828 | psControlTable[ui32ChannelStructIndex].pvDstEndAddr = pvDstAddr;       
    2030                    ; 830 | //                                                                     
    2031                    ; 831 | // Write the new control word value.                                   
    2032                    ; 832 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   38

    2033                    ;----------------------------------------------------------------------
    2034 000002d0 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2035 000002d2 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2036 000002d4 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2037 000002d6 1002EB00          ADD       A1, A1, A3, LSL #4    ; [DPU_V7M3_PIPE] |828|  ; [KEEP 32-BIT INS]
    2038 000002da 6041              STR       A2, [A1, #4]          ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2039                            .dwpsn  file "../driverlib/udma.c",line 833,column 5,is_stmt,isa 1
    2040                    ;----------------------------------------------------------------------
    2041                    ; 833 | psControlTable[ui32ChannelStructIndex].ui32Control = ui32Control;      
    2042                    ;----------------------------------------------------------------------
    2043 000002dc 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2044 000002de 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2045 000002e0 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2046 000002e2 1002EB00          ADD       A1, A1, A3, LSL #4    ; [DPU_V7M3_PIPE] |833|  ; [KEEP 32-BIT INS]
    2047 000002e6 6081              STR       A2, [A1, #8]          ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2048                            .dwpsn  file "../driverlib/udma.c",line 834,column 1,is_stmt,isa 1
    2049 000002e8 B008              ADD       SP, SP, #32           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2050                            .dwcfi  cfa_offset, 0
    2051                    $C$DW$80        .dwtag  DW_TAG_TI_branch
    2052                            .dwattr $C$DW$80, DW_AT_low_pc(0x00)
    2053                            .dwattr $C$DW$80, DW_AT_TI_return
    2054                    
    2055 000002ea 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2056                            ; BRANCH OCCURS                  ; [] 
    2057                            .dwattr $C$DW$66, DW_AT_TI_end_file("../driverlib/udma.c")
    2058                            .dwattr $C$DW$66, DW_AT_TI_end_line(0x342)
    2059                            .dwattr $C$DW$66, DW_AT_TI_end_column(0x01)
    2060                            .dwendentry
    2061                            .dwendtag $C$DW$66
    2062                    
    2063                    ;******************************************************************************
    2064                    ;* CONSTANT TABLE                                                             *
    2065                    ;******************************************************************************
    2066 000002ec                   .sect   ".text"
    2067                            .align  4
    2068 000002ec 400FF02C  ||$C$CON4||:    .bits   1074786348,32
    2069                            .align  4
    2070 000002f0 400FF00C  ||$C$CON6||:    .bits   1074786316,32
    2071                            .align  4
    2072 000002f4 400FF014  ||$C$CON7||:    .bits   1074786324,32
    2073                            .align  4
    2074 000002f8 400FF018  ||$C$CON8||:    .bits   1074786328,32
    2075 000002fc                   .sect   ".text"
    2076                            .clink
    2077                            .thumbfunc uDMAChannelScatterGatherSet
    2078 000002fc                   .thumb
    2079                            .global uDMAChannelScatterGatherSet
    2080                    
    2081                    $C$DW$81        .dwtag  DW_TAG_subprogram
    2082                            .dwattr $C$DW$81, DW_AT_name("uDMAChannelScatterGatherSet")
    2083                            .dwattr $C$DW$81, DW_AT_low_pc(uDMAChannelScatterGatherSet)
    2084                            .dwattr $C$DW$81, DW_AT_high_pc(0x00)
    2085                            .dwattr $C$DW$81, DW_AT_TI_symbol_name("uDMAChannelScatterGatherSet")
    2086                            .dwattr $C$DW$81, DW_AT_external
    2087                            .dwattr $C$DW$81, DW_AT_TI_begin_file("../driverlib/udma.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   39

    2088                            .dwattr $C$DW$81, DW_AT_TI_begin_line(0x35d)
    2089                            .dwattr $C$DW$81, DW_AT_TI_begin_column(0x01)
    2090                            .dwattr $C$DW$81, DW_AT_decl_file("../driverlib/udma.c")
    2091                            .dwattr $C$DW$81, DW_AT_decl_line(0x35d)
    2092                            .dwattr $C$DW$81, DW_AT_decl_column(0x01)
    2093                            .dwattr $C$DW$81, DW_AT_TI_max_frame_size(0x20)
    2094                            .dwpsn  file "../driverlib/udma.c",line 863,column 1,is_stmt,address uDMAChannelScatterGatherS
    2095                    
    2096                            .dwfde $C$DW$CIE, uDMAChannelScatterGatherSet
    2097                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
    2098                            .dwattr $C$DW$82, DW_AT_name("ui32ChannelNum")
    2099                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("ui32ChannelNum")
    2100                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$24)
    2101                            .dwattr $C$DW$82, DW_AT_location[DW_OP_reg0]
    2102                    
    2103                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
    2104                            .dwattr $C$DW$83, DW_AT_name("ui32TaskCount")
    2105                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("ui32TaskCount")
    2106                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$24)
    2107                            .dwattr $C$DW$83, DW_AT_location[DW_OP_reg1]
    2108                    
    2109                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
    2110                            .dwattr $C$DW$84, DW_AT_name("pvTaskList")
    2111                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("pvTaskList")
    2112                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$3)
    2113                            .dwattr $C$DW$84, DW_AT_location[DW_OP_reg2]
    2114                    
    2115                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
    2116                            .dwattr $C$DW$85, DW_AT_name("ui32IsPeriphSG")
    2117                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("ui32IsPeriphSG")
    2118                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$24)
    2119                            .dwattr $C$DW$85, DW_AT_location[DW_OP_reg3]
    2120                    
    2121                    ;----------------------------------------------------------------------
    2122                    ; 861 | uDMAChannelScatterGatherSet(uint32_t ui32ChannelNum, uint32_t ui32TaskC
    2123                    ;     | ount,                                                                  
    2124                    ; 862 | void *pvTaskList, uint32_t ui32IsPeriphSG)                             
    2125                    ;----------------------------------------------------------------------
    2126                    
    2127                    ;*****************************************************************************
    2128                    ;* FUNCTION NAME: uDMAChannelScatterGatherSet                                *
    2129                    ;*                                                                           *
    2130                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    2131                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    2132                    ;*   Local Frame Size  : 0 Args + 24 Auto + 8 Save = 32 byte                 *
    2133                    ;*****************************************************************************
    2134 000002fc           uDMAChannelScatterGatherSet:
    2135                    ;* --------------------------------------------------------------------------*
    2136                            .dwcfi  cfa_offset, 0
    2137 000002fc B510              PUSH      {V1, LR}              ; []  ; [ORIG 16-BIT INS]
    2138                            .dwcfi  cfa_offset, 8
    2139                            .dwcfi  save_reg_to_mem, 14, -4
    2140                            .dwcfi  save_reg_to_mem, 4, -8
    2141 000002fe 0D18F1AD          SUB       SP, SP, #24           ; []  ; [KEEP 32-BIT INS]
    2142                            .dwcfi  cfa_offset, 32
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   40

    2143                    $C$DW$86        .dwtag  DW_TAG_variable
    2144                            .dwattr $C$DW$86, DW_AT_name("ui32ChannelNum")
    2145                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("ui32ChannelNum")
    2146                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$24)
    2147                            .dwattr $C$DW$86, DW_AT_location[DW_OP_breg13 0]
    2148                    
    2149                    $C$DW$87        .dwtag  DW_TAG_variable
    2150                            .dwattr $C$DW$87, DW_AT_name("ui32TaskCount")
    2151                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("ui32TaskCount")
    2152                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$24)
    2153                            .dwattr $C$DW$87, DW_AT_location[DW_OP_breg13 4]
    2154                    
    2155                    $C$DW$88        .dwtag  DW_TAG_variable
    2156                            .dwattr $C$DW$88, DW_AT_name("pvTaskList")
    2157                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("pvTaskList")
    2158                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$3)
    2159                            .dwattr $C$DW$88, DW_AT_location[DW_OP_breg13 8]
    2160                    
    2161                    $C$DW$89        .dwtag  DW_TAG_variable
    2162                            .dwattr $C$DW$89, DW_AT_name("ui32IsPeriphSG")
    2163                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("ui32IsPeriphSG")
    2164                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$24)
    2165                            .dwattr $C$DW$89, DW_AT_location[DW_OP_breg13 12]
    2166                    
    2167                    $C$DW$90        .dwtag  DW_TAG_variable
    2168                            .dwattr $C$DW$90, DW_AT_name("psControlTable")
    2169                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("psControlTable")
    2170                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$30)
    2171                            .dwattr $C$DW$90, DW_AT_location[DW_OP_breg13 16]
    2172                    
    2173                    $C$DW$91        .dwtag  DW_TAG_variable
    2174                            .dwattr $C$DW$91, DW_AT_name("psTaskTable")
    2175                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("psTaskTable")
    2176                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$30)
    2177                            .dwattr $C$DW$91, DW_AT_location[DW_OP_breg13 20]
    2178                    
    2179                    ;----------------------------------------------------------------------
    2180                    ; 864 | tDMAControlTable *psControlTable;                                      
    2181                    ; 865 | tDMAControlTable *psTaskTable;                                         
    2182                    ; 867 | //                                                                     
    2183                    ; 868 | // Check the parameters                                                
    2184                    ; 869 | //                                                                     
    2185                    ; 870 | ASSERT((ui32ChannelNum & 0xffff) < 32);                                
    2186                    ; 871 | ASSERT(HWREG(UDMA_CTLBASE) != 0);                                      
    2187                    ; 872 | ASSERT(pvTaskList != 0);                                               
    2188                    ; 873 | ASSERT(ui32TaskCount <= 1024);                                         
    2189                    ; 874 | ASSERT(ui32TaskCount != 0);                                            
    2190                    ; 876 | //                                                                     
    2191                    ; 877 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    2192                    ; 878 | // passed as the ui32ChannelNum parameter, extract just the channel num
    2193                    ;     | ber                                                                    
    2194                    ; 879 | // from this parameter.                                                
    2195                    ; 880 | //                                                                     
    2196                    ;----------------------------------------------------------------------
    2197 00000302 9303              STR       A4, [SP, #12]         ; [] |863|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   41

    2198 00000304 9202              STR       A3, [SP, #8]          ; [] |863|  ; [ORIG 16-BIT INS]
    2199 00000306 9101              STR       A2, [SP, #4]          ; [] |863|  ; [ORIG 16-BIT INS]
    2200 00000308 9000              STR       A1, [SP, #0]          ; [] |863|  ; [ORIG 16-BIT INS]
    2201                            .dwpsn  file "../driverlib/udma.c",line 881,column 5,is_stmt,isa 1
    2202                    ;----------------------------------------------------------------------
    2203                    ; 881 | ui32ChannelNum &= 0x1f;                                                
    2204                    ; 883 | //                                                                     
    2205                    ; 884 | // Get the base address of the control table.                          
    2206                    ; 885 | //                                                                     
    2207                    ;----------------------------------------------------------------------
    2208 0000030a 9800              LDR       A1, [SP, #0]          ; [] |881|  ; [ORIG 16-BIT INS]
    2209 0000030c 001FF000          AND       A1, A1, #31           ; [] |881|  ; [KEEP 32-BIT INS]
    2210 00000310 9000              STR       A1, [SP, #0]          ; [] |881|  ; [ORIG 16-BIT INS]
    2211                            .dwpsn  file "../driverlib/udma.c",line 886,column 5,is_stmt,isa 1
    2212                    ;----------------------------------------------------------------------
    2213                    ; 886 | psControlTable = (tDMAControlTable *)HWREG(UDMA_CTLBASE);              
    2214                    ; 888 | //                                                                     
    2215                    ; 889 | // Get a handy pointer to the task list                                
    2216                    ; 890 | //                                                                     
    2217                    ;----------------------------------------------------------------------
    2218 00000312 4806              LDR       A1, $C$CON5           ; [] |886|  ; [ORIG 16-BIT INS]
    2219 00000314 6800              LDR       A1, [A1, #0]          ; [] |886|  ; [ORIG 16-BIT INS]
    2220 00000316 9004              STR       A1, [SP, #16]         ; [] |886|  ; [ORIG 16-BIT INS]
    2221                            .dwpsn  file "../driverlib/udma.c",line 891,column 5,is_stmt,isa 1
    2222                    ;----------------------------------------------------------------------
    2223                    ; 891 | psTaskTable = (tDMAControlTable *)pvTaskList;                          
    2224                    ; 893 | //                                                                     
    2225                    ; 894 | // Compute the ending address for the source pointer.  This address is
    2226                    ;     | the                                                                    
    2227                    ; 895 | // last element of the last task in the task table                     
    2228                    ; 896 | //                                                                     
    2229                    ;----------------------------------------------------------------------
    2230 00000318 9802              LDR       A1, [SP, #8]          ; [] |891|  ; [ORIG 16-BIT INS]
    2231 0000031a 9005              STR       A1, [SP, #20]         ; [] |891|  ; [ORIG 16-BIT INS]
    2232                            .dwpsn  file "../driverlib/udma.c",line 897,column 5,is_stmt,isa 1
    2233                    ;----------------------------------------------------------------------
    2234                    ; 897 | psControlTable[ui32ChannelNum].pvSrcEndAddr =                          
    2235                    ; 898 |     &psTaskTable[ui32TaskCount - 1].ui32Spare;                         
    2236                    ; 900 | //                                                                     
    2237                    ; 901 | // Compute the ending address for the destination pointer.  This addres
    2238                    ;     | s                                                                      
    2239                    ; 902 | // is the end of the alternate structure for this channel.             
    2240                    ; 903 | //                                                                     
    2241                    ;----------------------------------------------------------------------
    2242 0000031c 9901              LDR       A2, [SP, #4]          ; [] |897|  ; [ORIG 16-BIT INS]
    2243 0000031e 9805              LDR       A1, [SP, #20]         ; [] |897|  ; [ORIG 16-BIT INS]
    2244 00000320 9A04              LDR       A3, [SP, #16]         ; [] |897|  ; [ORIG 16-BIT INS]
    2245 00000322 9B00              LDR       A4, [SP, #0]          ; [] |897|  ; [ORIG 16-BIT INS]
    2246 00000324 1E49              SUBS      A2, A2, #1            ; [] |897|  ; [ORIG 16-BIT INS]
    2247 00000326 1001EB00          ADD       A1, A1, A2, LSL #4    ; [] |897|  ; [KEEP 32-BIT INS]
    2248 0000032a E001              B         ||$C$L22||            ; []  ; [ORIG 16-BIT INS]
    2249                            ; BRANCH OCCURS {||$C$L22||}     ; [] 
    2250                    ;******************************************************************************
    2251                    ;* CONSTANT TABLE                                                             *
    2252                    ;******************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   42

    2253 0000032c                   .sect   ".text"
    2254                            .align  4
    2255 0000032c 400FF008  ||$C$CON5||:    .bits   1074786312,32
    2256                    ;* --------------------------------------------------------------------------*
    2257 00000330           ||$C$L22||:    
    2258 00000330 300C              ADDS      A1, A1, #12           ; [] |897|  ; [ORIG 16-BIT INS]
    2259 00000332 0119              LSLS      A2, A4, #4            ; [] |897|  ; [ORIG 16-BIT INS]
    2260 00000334 5088              STR       A1, [A2, +A3]         ; [] |897|  ; [ORIG 16-BIT INS]
    2261                            .dwpsn  file "../driverlib/udma.c",line 904,column 5,is_stmt,isa 1
    2262                    ;----------------------------------------------------------------------
    2263                    ; 904 | psControlTable[ui32ChannelNum].pvDstEndAddr =                          
    2264                    ; 905 |     &psControlTable[ui32ChannelNum | UDMA_ALT_SELECT].ui32Spare;       
    2265                    ; 907 | //                                                                     
    2266                    ; 908 | // Compute the control word.  Most configurable items are fixed for    
    2267                    ; 909 | // scatter-gather.  Item and increment sizes are all 32-bit and arb    
    2268                    ; 910 | // size must be 4.  The count is the number of items in the task list  
    2269                    ; 911 | // times 4 (4 words per task).                                         
    2270                    ; 912 | //                                                                     
    2271                    ;----------------------------------------------------------------------
    2272 00000336 9904              LDR       A2, [SP, #16]         ; [] |904|  ; [ORIG 16-BIT INS]
    2273 00000338 9804              LDR       A1, [SP, #16]         ; [] |904|  ; [ORIG 16-BIT INS]
    2274 0000033a 9A00              LDR       A3, [SP, #0]          ; [] |904|  ; [ORIG 16-BIT INS]
    2275 0000033c 9B00              LDR       A4, [SP, #0]          ; [] |904|  ; [ORIG 16-BIT INS]
    2276 0000033e 0220F042          ORR       A3, A3, #32           ; [] |904|  ; [KEEP 32-BIT INS]
    2277 00000342 1103EB01          ADD       A2, A2, A4, LSL #4    ; [] |904|  ; [KEEP 32-BIT INS]
    2278 00000346 1002EB00          ADD       A1, A1, A3, LSL #4    ; [] |904|  ; [KEEP 32-BIT INS]
    2279 0000034a 300C              ADDS      A1, A1, #12           ; [] |904|  ; [ORIG 16-BIT INS]
    2280 0000034c 6048              STR       A1, [A2, #4]          ; [] |904|  ; [ORIG 16-BIT INS]
    2281                            .dwpsn  file "../driverlib/udma.c",line 913,column 5,is_stmt,isa 1
    2282                    ;----------------------------------------------------------------------
    2283                    ; 913 | psControlTable[ui32ChannelNum].ui32Control =                           
    2284                    ; 914 |     (UDMA_CHCTL_DSTINC_32 | UDMA_CHCTL_DSTSIZE_32 |                    
    2285                    ; 915 |      UDMA_CHCTL_SRCINC_32 | UDMA_CHCTL_SRCSIZE_32 |                    
    2286                    ; 916 |      UDMA_CHCTL_ARBSIZE_4 |                                            
    2287                    ; 917 |      (((ui32TaskCount * 4) - 1) << UDMA_CHCTL_XFERSIZE_S) |            
    2288                    ; 918 |      (ui32IsPeriphSG ? UDMA_CHCTL_XFERMODE_PER_SG :                    
    2289                    ; 919 |       UDMA_CHCTL_XFERMODE_MEM_SG));                                    
    2290                    ; 921 | //                                                                     
    2291                    ; 922 | // Scatter-gather operations can leave the alt bit set.  So if doing   
    2292                    ; 923 | // back to back scatter-gather transfers, the second attempt may not   
    2293                    ; 924 | // work correctly because the alt bit is set.  Therefore, clear the    
    2294                    ; 925 | // alt bit here to ensure that it is always cleared before a new SG    
    2295                    ; 926 | // transfer is started.                                                
    2296                    ; 927 | //                                                                     
    2297                    ;----------------------------------------------------------------------
    2298 0000034e 9803              LDR       A1, [SP, #12]         ; [] |913|  ; [ORIG 16-BIT INS]
    2299 00000350 B108              CBZ       A1, ||$C$L23||        ; []  ; [ORIG 16-BIT INS]
    2300                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |913| 
    2301                    ;* --------------------------------------------------------------------------*
    2302 00000352 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2303 00000354 E000              B         ||$C$L24||            ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2304                            ; BRANCH OCCURS {||$C$L24||}     ; [] |913| 
    2305                    ;* --------------------------------------------------------------------------*
    2306 00000356           ||$C$L23||:    
    2307 00000356 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   43

    2308                    ;* --------------------------------------------------------------------------*
    2309 00000358           ||$C$L24||:    
    2310 00000358 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2311 0000035a 4A5C              LDR       A3, $C$CON18          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2312 0000035c 9C00              LDR       V1, [SP, #0]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2313 0000035e 9B04              LDR       A4, [SP, #16]         ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2314 00000360 0189              LSLS      A2, A2, #6            ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2315 00000362 3910              SUBS      A2, A2, #16           ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2316 00000364 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2317 00000366 4302              ORRS      A3, A3, A1            ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2318 00000368 1104EB03          ADD       A2, A4, V1, LSL #4    ; [DPU_V7M3_PIPE] |913|  ; [KEEP 32-BIT INS]
    2319 0000036c 608A              STR       A3, [A2, #8]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2320                            .dwpsn  file "../driverlib/udma.c",line 928,column 5,is_stmt,isa 1
    2321                    ;----------------------------------------------------------------------
    2322                    ; 928 | HWREG(UDMA_ALTCLR) = 1 << ui32ChannelNum;                              
    2323                    ;----------------------------------------------------------------------
    2324 0000036e 4915              LDR       A2, $C$CON13          ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2325 00000370 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2326 00000372 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2327 00000374 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2328 00000376 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2329                            .dwpsn  file "../driverlib/udma.c",line 929,column 1,is_stmt,isa 1
    2330 00000378 B006              ADD       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2331                            .dwcfi  cfa_offset, 8
    2332                    $C$DW$92        .dwtag  DW_TAG_TI_branch
    2333                            .dwattr $C$DW$92, DW_AT_low_pc(0x00)
    2334                            .dwattr $C$DW$92, DW_AT_TI_return
    2335                    
    2336 0000037a BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2337                            .dwcfi  cfa_offset, 0
    2338                            .dwcfi  restore_reg, 4
    2339                            ; BRANCH OCCURS                  ; [] 
    2340                            .dwattr $C$DW$81, DW_AT_TI_end_file("../driverlib/udma.c")
    2341                            .dwattr $C$DW$81, DW_AT_TI_end_line(0x3a1)
    2342                            .dwattr $C$DW$81, DW_AT_TI_end_column(0x01)
    2343                            .dwendentry
    2344                            .dwendtag $C$DW$81
    2345                    
    2346                    ;******************************************************************************
    2347                    ;* CONSTANT TABLE                                                             *
    2348                    ;******************************************************************************
    2349 0000037c                   .sect   ".text"
    2350                            .align  4
    2351 0000037c 400FF030  ||$C$CON9||:    .bits   1074786352,32
    2352                            .align  4
    2353 00000380 400FF038  ||$C$CON10||:   .bits   1074786360,32
    2354                            .align  4
    2355 00000384 400FF020  ||$C$CON11||:   .bits   1074786336,32
    2356 00000388                   .sect   ".text"
    2357                            .clink
    2358                            .thumbfunc uDMAChannelSizeGet
    2359 00000388                   .thumb
    2360                            .global uDMAChannelSizeGet
    2361                    
    2362                    $C$DW$93        .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   44

    2363                            .dwattr $C$DW$93, DW_AT_name("uDMAChannelSizeGet")
    2364                            .dwattr $C$DW$93, DW_AT_low_pc(uDMAChannelSizeGet)
    2365                            .dwattr $C$DW$93, DW_AT_high_pc(0x00)
    2366                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("uDMAChannelSizeGet")
    2367                            .dwattr $C$DW$93, DW_AT_external
    2368                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$24)
    2369                            .dwattr $C$DW$93, DW_AT_TI_begin_file("../driverlib/udma.c")
    2370                            .dwattr $C$DW$93, DW_AT_TI_begin_line(0x3b4)
    2371                            .dwattr $C$DW$93, DW_AT_TI_begin_column(0x01)
    2372                            .dwattr $C$DW$93, DW_AT_decl_file("../driverlib/udma.c")
    2373                            .dwattr $C$DW$93, DW_AT_decl_line(0x3b4)
    2374                            .dwattr $C$DW$93, DW_AT_decl_column(0x01)
    2375                            .dwattr $C$DW$93, DW_AT_TI_max_frame_size(0x10)
    2376                            .dwpsn  file "../driverlib/udma.c",line 949,column 1,is_stmt,address uDMAChannelSizeGet,isa 1
    2377                    
    2378                            .dwfde $C$DW$CIE, uDMAChannelSizeGet
    2379                    $C$DW$94        .dwtag  DW_TAG_formal_parameter
    2380                            .dwattr $C$DW$94, DW_AT_name("ui32ChannelStructIndex")
    2381                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    2382                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$24)
    2383                            .dwattr $C$DW$94, DW_AT_location[DW_OP_reg0]
    2384                    
    2385                    ;----------------------------------------------------------------------
    2386                    ; 948 | uDMAChannelSizeGet(uint32_t ui32ChannelStructIndex)                    
    2387                    ;----------------------------------------------------------------------
    2388                    
    2389                    ;*****************************************************************************
    2390                    ;* FUNCTION NAME: uDMAChannelSizeGet                                         *
    2391                    ;*                                                                           *
    2392                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2393                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    2394                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    2395                    ;*****************************************************************************
    2396 00000388           uDMAChannelSizeGet:
    2397                    ;* --------------------------------------------------------------------------*
    2398                            .dwcfi  cfa_offset, 0
    2399 00000388 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2400                            .dwcfi  cfa_offset, 16
    2401                    $C$DW$95        .dwtag  DW_TAG_variable
    2402                            .dwattr $C$DW$95, DW_AT_name("ui32ChannelStructIndex")
    2403                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    2404                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$24)
    2405                            .dwattr $C$DW$95, DW_AT_location[DW_OP_breg13 0]
    2406                    
    2407                    $C$DW$96        .dwtag  DW_TAG_variable
    2408                            .dwattr $C$DW$96, DW_AT_name("psControlTable")
    2409                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("psControlTable")
    2410                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$30)
    2411                            .dwattr $C$DW$96, DW_AT_location[DW_OP_breg13 4]
    2412                    
    2413                    $C$DW$97        .dwtag  DW_TAG_variable
    2414                            .dwattr $C$DW$97, DW_AT_name("ui32Control")
    2415                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("ui32Control")
    2416                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$24)
    2417                            .dwattr $C$DW$97, DW_AT_location[DW_OP_breg13 8]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   45

    2418                    
    2419                    ;----------------------------------------------------------------------
    2420                    ; 950 | tDMAControlTable *psControlTable;                                      
    2421                    ; 951 | uint32_t ui32Control;                                                  
    2422                    ; 953 | //                                                                     
    2423                    ; 954 | // Check the arguments.                                                
    2424                    ; 955 | //                                                                     
    2425                    ; 956 | ASSERT((ui32ChannelStructIndex & 0xffff) < 64);                        
    2426                    ; 957 | ASSERT(HWREG(UDMA_CTLBASE) != 0);                                      
    2427                    ; 959 | //                                                                     
    2428                    ; 960 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    2429                    ; 961 | // passed as the ui32ChannelStructIndex parameter, extract just the cha
    2430                    ;     | nnel                                                                   
    2431                    ; 962 | // index from this parameter.                                          
    2432                    ; 963 | //                                                                     
    2433                    ;----------------------------------------------------------------------
    2434 0000038c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |949|  ; [ORIG 16-BIT INS]
    2435                            .dwpsn  file "../driverlib/udma.c",line 964,column 5,is_stmt,isa 1
    2436                    ;----------------------------------------------------------------------
    2437                    ; 964 | ui32ChannelStructIndex &= 0x3f;                                        
    2438                    ; 966 | //                                                                     
    2439                    ; 967 | // Get the base address of the control table.                          
    2440                    ; 968 | //                                                                     
    2441                    ;----------------------------------------------------------------------
    2442 0000038e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2443 00000390 003FF000          AND       A1, A1, #63           ; [DPU_V7M3_PIPE] |964|  ; [KEEP 32-BIT INS]
    2444 00000394 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2445                            .dwpsn  file "../driverlib/udma.c",line 969,column 5,is_stmt,isa 1
    2446                    ;----------------------------------------------------------------------
    2447                    ; 969 | psControlTable = (tDMAControlTable *)HWREG(UDMA_CTLBASE);              
    2448                    ; 971 | //                                                                     
    2449                    ; 972 | // Get the current control word value and mask off all but the size fie
    2450                    ;     | ld                                                                     
    2451                    ; 973 | // and the mode field.                                                 
    2452                    ; 974 | //                                                                     
    2453                    ;----------------------------------------------------------------------
    2454 00000396 484E              LDR       A1, $C$CON19          ; [DPU_V7M3_PIPE] |969|  ; [ORIG 16-BIT INS]
    2455 00000398 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |969|  ; [ORIG 16-BIT INS]
    2456 0000039a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |969|  ; [ORIG 16-BIT INS]
    2457                            .dwpsn  file "../driverlib/udma.c",line 975,column 5,is_stmt,isa 1
    2458                    ;----------------------------------------------------------------------
    2459                    ; 975 | ui32Control = (psControlTable[ui32ChannelStructIndex].ui32Control &    
    2460                    ; 976 |                (UDMA_CHCTL_XFERSIZE_M | UDMA_CHCTL_XFERMODE_M));       
    2461                    ; 978 | //                                                                     
    2462                    ; 979 | // If the size field and mode field are 0 then the transfer is finished
    2463                    ; 980 | // and there are no more items to transfer                             
    2464                    ; 981 | //                                                                     
    2465                    ;----------------------------------------------------------------------
    2466 0000039c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
    2467 0000039e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
    2468 000003a0 1001EB00          ADD       A1, A1, A2, LSL #4    ; [DPU_V7M3_PIPE] |975|  ; [KEEP 32-BIT INS]
    2469 000003a4 6881              LDR       A2, [A1, #8]          ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
    2470 000003a6 70F7F643          MOV       A1, #16375            ; [DPU_V7M3_PIPE] |975|  ; [KEEP 32-BIT INS]
    2471 000003aa 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
    2472 000003ac 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   46

    2473                            .dwpsn  file "../driverlib/udma.c",line 982,column 5,is_stmt,isa 1
    2474                    ;----------------------------------------------------------------------
    2475                    ; 982 | if(ui32Control == 0)                                                   
    2476                    ;----------------------------------------------------------------------
    2477 000003ae 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |982|  ; [ORIG 16-BIT INS]
    2478 000003b0 B908              CBNZ      A1, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    2479                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |982| 
    2480                    ;* --------------------------------------------------------------------------*
    2481                            .dwpsn  file "../driverlib/udma.c",line 984,column 9,is_stmt,isa 1
    2482                    ;----------------------------------------------------------------------
    2483                    ; 984 | return(0);                                                             
    2484                    ; 987 | //                                                                     
    2485                    ; 988 | // Otherwise, if either the size field or more field is non-zero, then 
    2486                    ; 989 | // not all the items have been transferred.                            
    2487                    ; 990 | //                                                                     
    2488                    ; 991 | else                                                                   
    2489                    ; 993 | //                                                                     
    2490                    ; 994 | // Shift the size field and add one, then return to user.              
    2491                    ; 995 | //                                                                     
    2492                    ;----------------------------------------------------------------------
    2493 000003b2 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |984|  ; [ORIG 16-BIT INS]
    2494 000003b4 E002              B         ||$C$L26||            ; [DPU_V7M3_PIPE] |984|  ; [ORIG 16-BIT INS]
    2495                            ; BRANCH OCCURS {||$C$L26||}     ; [] |984| 
    2496                    ;* --------------------------------------------------------------------------*
    2497                    ;* --------------------------------------------------------------------------*
    2498 000003b6           ||$C$L25||:    
    2499                            .dwpsn  file "../driverlib/udma.c",line 996,column 9,is_stmt,isa 1
    2500                    ;----------------------------------------------------------------------
    2501                    ; 996 | return((ui32Control >> 4) + 1);                                        
    2502                    ;----------------------------------------------------------------------
    2503 000003b6 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |996|  ; [ORIG 16-BIT INS]
    2504 000003b8 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |996|  ; [ORIG 16-BIT INS]
    2505 000003ba 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |996|  ; [ORIG 16-BIT INS]
    2506                    ;* --------------------------------------------------------------------------*
    2507 000003bc           ||$C$L26||:    
    2508                            .dwpsn  file "../driverlib/udma.c",line 998,column 1,is_stmt,isa 1
    2509 000003bc B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2510                            .dwcfi  cfa_offset, 0
    2511                    $C$DW$98        .dwtag  DW_TAG_TI_branch
    2512                            .dwattr $C$DW$98, DW_AT_low_pc(0x00)
    2513                            .dwattr $C$DW$98, DW_AT_TI_return
    2514                    
    2515 000003be 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2516                            ; BRANCH OCCURS                  ; [] 
    2517                            .dwattr $C$DW$93, DW_AT_TI_end_file("../driverlib/udma.c")
    2518                            .dwattr $C$DW$93, DW_AT_TI_end_line(0x3e6)
    2519                            .dwattr $C$DW$93, DW_AT_TI_end_column(0x01)
    2520                            .dwendentry
    2521                            .dwendtag $C$DW$93
    2522                    
    2523                    ;******************************************************************************
    2524                    ;* CONSTANT TABLE                                                             *
    2525                    ;******************************************************************************
    2526 000003c0                   .sect   ".text"
    2527                            .align  4
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   47

    2528 000003c0 400FF01C  ||$C$CON12||:   .bits   1074786332,32
    2529                            .align  4
    2530 000003c4 400FF034  ||$C$CON13||:   .bits   1074786356,32
    2531                            .align  4
    2532 000003c8 400FF03C  ||$C$CON14||:   .bits   1074786364,32
    2533                            .align  4
    2534 000003cc 400FF024  ||$C$CON15||:   .bits   1074786340,32
    2535 000003d0                   .sect   ".text"
    2536                            .clink
    2537                            .thumbfunc uDMAChannelModeGet
    2538 000003d0                   .thumb
    2539                            .global uDMAChannelModeGet
    2540                    
    2541                    $C$DW$99        .dwtag  DW_TAG_subprogram
    2542                            .dwattr $C$DW$99, DW_AT_name("uDMAChannelModeGet")
    2543                            .dwattr $C$DW$99, DW_AT_low_pc(uDMAChannelModeGet)
    2544                            .dwattr $C$DW$99, DW_AT_high_pc(0x00)
    2545                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("uDMAChannelModeGet")
    2546                            .dwattr $C$DW$99, DW_AT_external
    2547                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$24)
    2548                            .dwattr $C$DW$99, DW_AT_TI_begin_file("../driverlib/udma.c")
    2549                            .dwattr $C$DW$99, DW_AT_TI_begin_line(0x3fa)
    2550                            .dwattr $C$DW$99, DW_AT_TI_begin_column(0x01)
    2551                            .dwattr $C$DW$99, DW_AT_decl_file("../driverlib/udma.c")
    2552                            .dwattr $C$DW$99, DW_AT_decl_line(0x3fa)
    2553                            .dwattr $C$DW$99, DW_AT_decl_column(0x01)
    2554                            .dwattr $C$DW$99, DW_AT_TI_max_frame_size(0x10)
    2555                            .dwpsn  file "../driverlib/udma.c",line 1019,column 1,is_stmt,address uDMAChannelModeGet,isa 1
    2556                    
    2557                            .dwfde $C$DW$CIE, uDMAChannelModeGet
    2558                    $C$DW$100       .dwtag  DW_TAG_formal_parameter
    2559                            .dwattr $C$DW$100, DW_AT_name("ui32ChannelStructIndex")
    2560                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
    2561                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$24)
    2562                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg0]
    2563                    
    2564                    ;----------------------------------------------------------------------
    2565                    ; 1018 | uDMAChannelModeGet(uint32_t ui32ChannelStructIndex)                    
    2566                    ;----------------------------------------------------------------------
    2567                    
    2568                    ;*****************************************************************************
    2569                    ;* FUNCTION NAME: uDMAChannelModeGet                                         *
    2570                    ;*                                                                           *
    2571                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2572                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    2573                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    2574                    ;*****************************************************************************
    2575 000003d0           uDMAChannelModeGet:
    2576                    ;* --------------------------------------------------------------------------*
    2577                            .dwcfi  cfa_offset, 0
    2578 000003d0 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2579                            .dwcfi  cfa_offset, 16
    2580                    $C$DW$101       .dwtag  DW_TAG_variable
    2581                            .dwattr $C$DW$101, DW_AT_name("ui32ChannelStructIndex")
    2582                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("ui32ChannelStructIndex")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   48

    2583                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$24)
    2584                            .dwattr $C$DW$101, DW_AT_location[DW_OP_breg13 0]
    2585                    
    2586                    $C$DW$102       .dwtag  DW_TAG_variable
    2587                            .dwattr $C$DW$102, DW_AT_name("psControlTable")
    2588                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("psControlTable")
    2589                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$30)
    2590                            .dwattr $C$DW$102, DW_AT_location[DW_OP_breg13 4]
    2591                    
    2592                    $C$DW$103       .dwtag  DW_TAG_variable
    2593                            .dwattr $C$DW$103, DW_AT_name("ui32Control")
    2594                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("ui32Control")
    2595                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$24)
    2596                            .dwattr $C$DW$103, DW_AT_location[DW_OP_breg13 8]
    2597                    
    2598                    ;----------------------------------------------------------------------
    2599                    ; 1020 | tDMAControlTable *psControlTable;                                      
    2600                    ; 1021 | uint32_t ui32Control;                                                  
    2601                    ; 1023 | //                                                                     
    2602                    ; 1024 | // Check the arguments.                                                
    2603                    ; 1025 | //                                                                     
    2604                    ; 1026 | ASSERT((ui32ChannelStructIndex & 0xffff) < 64);                        
    2605                    ; 1027 | ASSERT(HWREG(UDMA_CTLBASE) != 0);                                      
    2606                    ; 1029 | //                                                                     
    2607                    ; 1030 | // In case a channel selector macro (like UDMA_CH0_USB0EP1RX) was      
    2608                    ; 1031 | // passed as the ui32ChannelStructIndex parameter, extract just the cha
    2609                    ;     | nnel                                                                   
    2610                    ; 1032 | // index from this parameter.                                          
    2611                    ; 1033 | //                                                                     
    2612                    ;----------------------------------------------------------------------
    2613 000003d4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1019|  ; [ORIG 16-BIT INS]
    2614                            .dwpsn  file "../driverlib/udma.c",line 1034,column 5,is_stmt,isa 1
    2615                    ;----------------------------------------------------------------------
    2616                    ; 1034 | ui32ChannelStructIndex &= 0x3f;                                        
    2617                    ; 1036 | //                                                                     
    2618                    ; 1037 | // Get the base address of the control table.                          
    2619                    ; 1038 | //                                                                     
    2620                    ;----------------------------------------------------------------------
    2621 000003d6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    2622 000003d8 003FF000          AND       A1, A1, #63           ; [DPU_V7M3_PIPE] |1034|  ; [KEEP 32-BIT INS]
    2623 000003dc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    2624                            .dwpsn  file "../driverlib/udma.c",line 1039,column 5,is_stmt,isa 1
    2625                    ;----------------------------------------------------------------------
    2626                    ; 1039 | psControlTable = (tDMAControlTable *)HWREG(UDMA_CTLBASE);              
    2627                    ; 1041 | //                                                                     
    2628                    ; 1042 | // Get the current control word value and mask off all but the mode fie
    2629                    ;     | ld.                                                                    
    2630                    ; 1043 | //                                                                     
    2631                    ;----------------------------------------------------------------------
    2632 000003de 483C              LDR       A1, $C$CON19          ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    2633 000003e0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    2634 000003e2 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    2635                            .dwpsn  file "../driverlib/udma.c",line 1044,column 5,is_stmt,isa 1
    2636                    ;----------------------------------------------------------------------
    2637                    ; 1044 | ui32Control = (psControlTable[ui32ChannelStructIndex].ui32Control &    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   49

    2638                    ; 1045 |                UDMA_CHCTL_XFERMODE_M);                                 
    2639                    ; 1047 | //                                                                     
    2640                    ; 1048 | // Check if scatter/gather mode, and if so, mask off the alt bit.      
    2641                    ; 1049 | //                                                                     
    2642                    ;----------------------------------------------------------------------
    2643 000003e4 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    2644 000003e6 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    2645 000003e8 1001EB00          ADD       A1, A1, A2, LSL #4    ; [DPU_V7M3_PIPE] |1044|  ; [KEEP 32-BIT INS]
    2646 000003ec 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    2647 000003ee 0007F000          AND       A1, A1, #7            ; [DPU_V7M3_PIPE] |1044|  ; [KEEP 32-BIT INS]
    2648 000003f2 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    2649                            .dwpsn  file "../driverlib/udma.c",line 1050,column 5,is_stmt,isa 1
    2650                    ;----------------------------------------------------------------------
    2651                    ; 1050 | if(((ui32Control & ~UDMA_MODE_ALT_SELECT) ==                           
    2652                    ; 1051 |     UDMA_MODE_MEM_SCATTER_GATHER) ||                                   
    2653                    ; 1052 |    ((ui32Control & ~UDMA_MODE_ALT_SELECT) == UDMA_MODE_PER_SCATTER_GATH
    2654                    ;     | ER))                                                                   
    2655                    ;----------------------------------------------------------------------
    2656 000003f4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2657 000003f6 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1050|  ; [KEEP 32-BIT INS]
    2658 000003fa 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2659 000003fc D004              BEQ       ||$C$L27||            ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2660                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |1050| 
    2661                    ;* --------------------------------------------------------------------------*
    2662 000003fe 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2663 00000400 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1050|  ; [KEEP 32-BIT INS]
    2664 00000404 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2665 00000406 D103              BNE       ||$C$L28||            ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    2666                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |1050| 
    2667                    ;* --------------------------------------------------------------------------*
    2668 00000408           ||$C$L27||:    
    2669                            .dwpsn  file "../driverlib/udma.c",line 1054,column 9,is_stmt,isa 1
    2670                    ;----------------------------------------------------------------------
    2671                    ; 1054 | ui32Control &= ~UDMA_MODE_ALT_SELECT;                                  
    2672                    ; 1057 | //                                                                     
    2673                    ; 1058 | // Return the mode to the caller.                                      
    2674                    ; 1059 | //                                                                     
    2675                    ;----------------------------------------------------------------------
    2676 00000408 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    2677 0000040a 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1054|  ; [KEEP 32-BIT INS]
    2678 0000040e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    2679                    ;* --------------------------------------------------------------------------*
    2680 00000410           ||$C$L28||:    
    2681                            .dwpsn  file "../driverlib/udma.c",line 1060,column 5,is_stmt,isa 1
    2682                    ;----------------------------------------------------------------------
    2683                    ; 1060 | return(ui32Control);                                                   
    2684                    ;----------------------------------------------------------------------
    2685 00000410 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1060|  ; [ORIG 16-BIT INS]
    2686                            .dwpsn  file "../driverlib/udma.c",line 1061,column 1,is_stmt,isa 1
    2687 00000412 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2688                            .dwcfi  cfa_offset, 0
    2689                    $C$DW$104       .dwtag  DW_TAG_TI_branch
    2690                            .dwattr $C$DW$104, DW_AT_low_pc(0x00)
    2691                            .dwattr $C$DW$104, DW_AT_TI_return
    2692                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   50

    2693 00000414 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2694                            ; BRANCH OCCURS                  ; [] 
    2695                            .dwattr $C$DW$99, DW_AT_TI_end_file("../driverlib/udma.c")
    2696                            .dwattr $C$DW$99, DW_AT_TI_end_line(0x425)
    2697                            .dwattr $C$DW$99, DW_AT_TI_end_column(0x01)
    2698                            .dwendentry
    2699                            .dwendtag $C$DW$99
    2700                    
    2701 00000416                   .sect   ".text"
    2702                            .clink
    2703                            .thumbfunc uDMAIntRegister
    2704 00000416                   .thumb
    2705                            .global uDMAIntRegister
    2706                    
    2707                    $C$DW$105       .dwtag  DW_TAG_subprogram
    2708                            .dwattr $C$DW$105, DW_AT_name("uDMAIntRegister")
    2709                            .dwattr $C$DW$105, DW_AT_low_pc(uDMAIntRegister)
    2710                            .dwattr $C$DW$105, DW_AT_high_pc(0x00)
    2711                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("uDMAIntRegister")
    2712                            .dwattr $C$DW$105, DW_AT_external
    2713                            .dwattr $C$DW$105, DW_AT_TI_begin_file("../driverlib/udma.c")
    2714                            .dwattr $C$DW$105, DW_AT_TI_begin_line(0x444)
    2715                            .dwattr $C$DW$105, DW_AT_TI_begin_column(0x01)
    2716                            .dwattr $C$DW$105, DW_AT_decl_file("../driverlib/udma.c")
    2717                            .dwattr $C$DW$105, DW_AT_decl_line(0x444)
    2718                            .dwattr $C$DW$105, DW_AT_decl_column(0x01)
    2719                            .dwattr $C$DW$105, DW_AT_TI_max_frame_size(0x10)
    2720                            .dwpsn  file "../driverlib/udma.c",line 1093,column 1,is_stmt,address uDMAIntRegister,isa 1
    2721                    
    2722                            .dwfde $C$DW$CIE, uDMAIntRegister
    2723                    $C$DW$106       .dwtag  DW_TAG_formal_parameter
    2724                            .dwattr $C$DW$106, DW_AT_name("ui32IntChannel")
    2725                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("ui32IntChannel")
    2726                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$24)
    2727                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg0]
    2728                    
    2729                    $C$DW$107       .dwtag  DW_TAG_formal_parameter
    2730                            .dwattr $C$DW$107, DW_AT_name("pfnHandler")
    2731                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("pfnHandler")
    2732                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$34)
    2733                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg1]
    2734                    
    2735                    ;----------------------------------------------------------------------
    2736                    ; 1092 | uDMAIntRegister(uint32_t ui32IntChannel, void (*pfnHandler)(void))     
    2737                    ;----------------------------------------------------------------------
    2738                    
    2739                    ;*****************************************************************************
    2740                    ;* FUNCTION NAME: uDMAIntRegister                                            *
    2741                    ;*                                                                           *
    2742                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2743                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2744                    ;*                           FPEXC,FPSCR                                     *
    2745                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2746                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2747                    ;*                           FPEXC,FPSCR                                     *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   51

    2748                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
    2749                    ;*****************************************************************************
    2750 00000416           uDMAIntRegister:
    2751                    ;* --------------------------------------------------------------------------*
    2752                            .dwcfi  cfa_offset, 0
    2753 00000416 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2754                            .dwcfi  cfa_offset, 16
    2755                            .dwcfi  save_reg_to_mem, 14, -4
    2756                            .dwcfi  save_reg_to_mem, 3, -8
    2757                            .dwcfi  save_reg_to_mem, 2, -12
    2758                            .dwcfi  save_reg_to_mem, 1, -16
    2759                    $C$DW$108       .dwtag  DW_TAG_variable
    2760                            .dwattr $C$DW$108, DW_AT_name("ui32IntChannel")
    2761                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("ui32IntChannel")
    2762                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$24)
    2763                            .dwattr $C$DW$108, DW_AT_location[DW_OP_breg13 0]
    2764                    
    2765                    $C$DW$109       .dwtag  DW_TAG_variable
    2766                            .dwattr $C$DW$109, DW_AT_name("pfnHandler")
    2767                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("pfnHandler")
    2768                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$34)
    2769                            .dwattr $C$DW$109, DW_AT_location[DW_OP_breg13 4]
    2770                    
    2771                    ;----------------------------------------------------------------------
    2772                    ; 1094 | //                                                                     
    2773                    ; 1095 | // Check the arguments.                                                
    2774                    ; 1096 | //                                                                     
    2775                    ; 1097 | ASSERT(pfnHandler);                                                    
    2776                    ; 1099 | //                                                                     
    2777                    ; 1100 | // Register the interrupt handler.                                     
    2778                    ; 1101 | //                                                                     
    2779                    ;----------------------------------------------------------------------
    2780 00000418 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    2781 0000041a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    2782                            .dwpsn  file "../driverlib/udma.c",line 1102,column 5,is_stmt,isa 1
    2783                    ;----------------------------------------------------------------------
    2784                    ; 1102 | IntRegister(ui32IntChannel, pfnHandler);                               
    2785                    ; 1104 | //                                                                     
    2786                    ; 1105 | // Enable the memory management fault.                                 
    2787                    ; 1106 | //                                                                     
    2788                    ;----------------------------------------------------------------------
    2789 0000041c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1102|  ; [ORIG 16-BIT INS]
    2790 0000041e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1102|  ; [ORIG 16-BIT INS]
    2791                    $C$DW$110       .dwtag  DW_TAG_TI_branch
    2792                            .dwattr $C$DW$110, DW_AT_low_pc(0x00)
    2793                            .dwattr $C$DW$110, DW_AT_name("IntRegister")
    2794                            .dwattr $C$DW$110, DW_AT_TI_call
    2795                    
    2796 00000420 FFFEF7FF!         BL        IntRegister           ; [DPU_V7M3_PIPE] |1102|  ; [KEEP 32-BIT INS]
    2797                            ; CALL OCCURS {IntRegister }     ; [] |1102| 
    2798                            .dwpsn  file "../driverlib/udma.c",line 1107,column 5,is_stmt,isa 1
    2799                    ;----------------------------------------------------------------------
    2800                    ; 1107 | IntEnable(ui32IntChannel);                                             
    2801                    ;----------------------------------------------------------------------
    2802 00000424 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1107|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   52

    2803                    $C$DW$111       .dwtag  DW_TAG_TI_branch
    2804                            .dwattr $C$DW$111, DW_AT_low_pc(0x00)
    2805                            .dwattr $C$DW$111, DW_AT_name("IntEnable")
    2806                            .dwattr $C$DW$111, DW_AT_TI_call
    2807                    
    2808 00000426 FFFEF7FF!         BL        IntEnable             ; [DPU_V7M3_PIPE] |1107|  ; [KEEP 32-BIT INS]
    2809                            ; CALL OCCURS {IntEnable }       ; [] |1107| 
    2810                            .dwpsn  file "../driverlib/udma.c",line 1108,column 1,is_stmt,isa 1
    2811                    $C$DW$112       .dwtag  DW_TAG_TI_branch
    2812                            .dwattr $C$DW$112, DW_AT_low_pc(0x00)
    2813                            .dwattr $C$DW$112, DW_AT_TI_return
    2814                    
    2815 0000042a BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2816                            .dwcfi  cfa_offset, 0
    2817                            .dwcfi  restore_reg, 3
    2818                            .dwcfi  restore_reg, 2
    2819                            .dwcfi  restore_reg, 1
    2820                            ; BRANCH OCCURS                  ; [] 
    2821                            .dwattr $C$DW$105, DW_AT_TI_end_file("../driverlib/udma.c")
    2822                            .dwattr $C$DW$105, DW_AT_TI_end_line(0x454)
    2823                            .dwattr $C$DW$105, DW_AT_TI_end_column(0x01)
    2824                            .dwendentry
    2825                            .dwendtag $C$DW$105
    2826                    
    2827 0000042c                   .sect   ".text"
    2828                            .clink
    2829                            .thumbfunc uDMAIntUnregister
    2830 0000042c                   .thumb
    2831                            .global uDMAIntUnregister
    2832                    
    2833                    $C$DW$113       .dwtag  DW_TAG_subprogram
    2834                            .dwattr $C$DW$113, DW_AT_name("uDMAIntUnregister")
    2835                            .dwattr $C$DW$113, DW_AT_low_pc(uDMAIntUnregister)
    2836                            .dwattr $C$DW$113, DW_AT_high_pc(0x00)
    2837                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("uDMAIntUnregister")
    2838                            .dwattr $C$DW$113, DW_AT_external
    2839                            .dwattr $C$DW$113, DW_AT_TI_begin_file("../driverlib/udma.c")
    2840                            .dwattr $C$DW$113, DW_AT_TI_begin_line(0x468)
    2841                            .dwattr $C$DW$113, DW_AT_TI_begin_column(0x01)
    2842                            .dwattr $C$DW$113, DW_AT_decl_file("../driverlib/udma.c")
    2843                            .dwattr $C$DW$113, DW_AT_decl_line(0x468)
    2844                            .dwattr $C$DW$113, DW_AT_decl_column(0x01)
    2845                            .dwattr $C$DW$113, DW_AT_TI_max_frame_size(0x08)
    2846                            .dwpsn  file "../driverlib/udma.c",line 1129,column 1,is_stmt,address uDMAIntUnregister,isa 1
    2847                    
    2848                            .dwfde $C$DW$CIE, uDMAIntUnregister
    2849                    $C$DW$114       .dwtag  DW_TAG_formal_parameter
    2850                            .dwattr $C$DW$114, DW_AT_name("ui32IntChannel")
    2851                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("ui32IntChannel")
    2852                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$24)
    2853                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg0]
    2854                    
    2855                    ;----------------------------------------------------------------------
    2856                    ; 1128 | uDMAIntUnregister(uint32_t ui32IntChannel)                             
    2857                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   53

    2858                    
    2859                    ;*****************************************************************************
    2860                    ;* FUNCTION NAME: uDMAIntUnregister                                          *
    2861                    ;*                                                                           *
    2862                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2863                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2864                    ;*                           FPEXC,FPSCR                                     *
    2865                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2866                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2867                    ;*                           FPEXC,FPSCR                                     *
    2868                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    2869                    ;*****************************************************************************
    2870 0000042c           uDMAIntUnregister:
    2871                    ;* --------------------------------------------------------------------------*
    2872                            .dwcfi  cfa_offset, 0
    2873 0000042c B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2874                            .dwcfi  cfa_offset, 8
    2875                            .dwcfi  save_reg_to_mem, 14, -4
    2876                            .dwcfi  save_reg_to_mem, 3, -8
    2877                    $C$DW$115       .dwtag  DW_TAG_variable
    2878                            .dwattr $C$DW$115, DW_AT_name("ui32IntChannel")
    2879                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("ui32IntChannel")
    2880                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$24)
    2881                            .dwattr $C$DW$115, DW_AT_location[DW_OP_breg13 0]
    2882                    
    2883                    ;----------------------------------------------------------------------
    2884                    ; 1130 | //                                                                     
    2885                    ; 1131 | // Disable the interrupt.                                              
    2886                    ; 1132 | //                                                                     
    2887                    ;----------------------------------------------------------------------
    2888 0000042e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1129|  ; [ORIG 16-BIT INS]
    2889                            .dwpsn  file "../driverlib/udma.c",line 1133,column 5,is_stmt,isa 1
    2890                    ;----------------------------------------------------------------------
    2891                    ; 1133 | IntDisable(ui32IntChannel);                                            
    2892                    ; 1135 | //                                                                     
    2893                    ; 1136 | // Unregister the interrupt handler.                                   
    2894                    ; 1137 | //                                                                     
    2895                    ;----------------------------------------------------------------------
    2896 00000430 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1133|  ; [ORIG 16-BIT INS]
    2897                    $C$DW$116       .dwtag  DW_TAG_TI_branch
    2898                            .dwattr $C$DW$116, DW_AT_low_pc(0x00)
    2899                            .dwattr $C$DW$116, DW_AT_name("IntDisable")
    2900                            .dwattr $C$DW$116, DW_AT_TI_call
    2901                    
    2902 00000432 FFFEF7FF!         BL        IntDisable            ; [DPU_V7M3_PIPE] |1133|  ; [KEEP 32-BIT INS]
    2903                            ; CALL OCCURS {IntDisable }      ; [] |1133| 
    2904                            .dwpsn  file "../driverlib/udma.c",line 1138,column 5,is_stmt,isa 1
    2905                    ;----------------------------------------------------------------------
    2906                    ; 1138 | IntUnregister(ui32IntChannel);                                         
    2907                    ;----------------------------------------------------------------------
    2908 00000436 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    2909                    $C$DW$117       .dwtag  DW_TAG_TI_branch
    2910                            .dwattr $C$DW$117, DW_AT_low_pc(0x00)
    2911                            .dwattr $C$DW$117, DW_AT_name("IntUnregister")
    2912                            .dwattr $C$DW$117, DW_AT_TI_call
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   54

    2913                    
    2914 00000438 FFFEF7FF!         BL        IntUnregister         ; [DPU_V7M3_PIPE] |1138|  ; [KEEP 32-BIT INS]
    2915                            ; CALL OCCURS {IntUnregister }   ; [] |1138| 
    2916                            .dwpsn  file "../driverlib/udma.c",line 1139,column 1,is_stmt,isa 1
    2917                    $C$DW$118       .dwtag  DW_TAG_TI_branch
    2918                            .dwattr $C$DW$118, DW_AT_low_pc(0x00)
    2919                            .dwattr $C$DW$118, DW_AT_TI_return
    2920                    
    2921 0000043c BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2922                            .dwcfi  cfa_offset, 0
    2923                            .dwcfi  restore_reg, 3
    2924                            ; BRANCH OCCURS                  ; [] 
    2925                            .dwattr $C$DW$113, DW_AT_TI_end_file("../driverlib/udma.c")
    2926                            .dwattr $C$DW$113, DW_AT_TI_end_line(0x473)
    2927                            .dwattr $C$DW$113, DW_AT_TI_end_column(0x01)
    2928                            .dwendentry
    2929                            .dwendtag $C$DW$113
    2930                    
    2931 0000043e                   .sect   ".text"
    2932                            .clink
    2933                            .thumbfunc uDMAIntStatus
    2934 0000043e                   .thumb
    2935                            .global uDMAIntStatus
    2936                    
    2937                    $C$DW$119       .dwtag  DW_TAG_subprogram
    2938                            .dwattr $C$DW$119, DW_AT_name("uDMAIntStatus")
    2939                            .dwattr $C$DW$119, DW_AT_low_pc(uDMAIntStatus)
    2940                            .dwattr $C$DW$119, DW_AT_high_pc(0x00)
    2941                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("uDMAIntStatus")
    2942                            .dwattr $C$DW$119, DW_AT_external
    2943                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$24)
    2944                            .dwattr $C$DW$119, DW_AT_TI_begin_file("../driverlib/udma.c")
    2945                            .dwattr $C$DW$119, DW_AT_TI_begin_line(0x489)
    2946                            .dwattr $C$DW$119, DW_AT_TI_begin_column(0x01)
    2947                            .dwattr $C$DW$119, DW_AT_decl_file("../driverlib/udma.c")
    2948                            .dwattr $C$DW$119, DW_AT_decl_line(0x489)
    2949                            .dwattr $C$DW$119, DW_AT_decl_column(0x01)
    2950                            .dwattr $C$DW$119, DW_AT_TI_max_frame_size(0x00)
    2951                            .dwpsn  file "../driverlib/udma.c",line 1162,column 1,is_stmt,address uDMAIntStatus,isa 1
    2952                    
    2953                            .dwfde $C$DW$CIE, uDMAIntStatus
    2954                    ;----------------------------------------------------------------------
    2955                    ; 1161 | uDMAIntStatus(void)                                                    
    2956                    ; 1163 | //                                                                     
    2957                    ; 1164 | // Return the value of the uDMA interrupt status register              
    2958                    ; 1165 | //                                                                     
    2959                    ;----------------------------------------------------------------------
    2960                    
    2961                    ;*****************************************************************************
    2962                    ;* FUNCTION NAME: uDMAIntStatus                                              *
    2963                    ;*                                                                           *
    2964                    ;*   Regs Modified     : A1                                                  *
    2965                    ;*   Regs Used         : A1,LR                                               *
    2966                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    2967                    ;*****************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   55

    2968 0000043e           uDMAIntStatus:
    2969                    ;* --------------------------------------------------------------------------*
    2970                            .dwcfi  cfa_offset, 0
    2971                            .dwpsn  file "../driverlib/udma.c",line 1166,column 5,is_stmt,isa 1
    2972                    ;----------------------------------------------------------------------
    2973                    ; 1166 | return(HWREG(UDMA_CHIS));                                              
    2974                    ;----------------------------------------------------------------------
    2975 0000043e 4825              LDR       A1, $C$CON20          ; [DPU_V7M3_PIPE] |1166|  ; [ORIG 16-BIT INS]
    2976 00000440 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1166|  ; [ORIG 16-BIT INS]
    2977                            .dwpsn  file "../driverlib/udma.c",line 1167,column 1,is_stmt,isa 1
    2978                    $C$DW$120       .dwtag  DW_TAG_TI_branch
    2979                            .dwattr $C$DW$120, DW_AT_low_pc(0x00)
    2980                            .dwattr $C$DW$120, DW_AT_TI_return
    2981                    
    2982 00000442 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2983                            ; BRANCH OCCURS                  ; [] 
    2984                            .dwattr $C$DW$119, DW_AT_TI_end_file("../driverlib/udma.c")
    2985                            .dwattr $C$DW$119, DW_AT_TI_end_line(0x48f)
    2986                            .dwattr $C$DW$119, DW_AT_TI_end_column(0x01)
    2987                            .dwendentry
    2988                            .dwendtag $C$DW$119
    2989                    
    2990 00000444                   .sect   ".text"
    2991                            .clink
    2992                            .thumbfunc uDMAIntClear
    2993 00000444                   .thumb
    2994                            .global uDMAIntClear
    2995                    
    2996                    $C$DW$121       .dwtag  DW_TAG_subprogram
    2997                            .dwattr $C$DW$121, DW_AT_name("uDMAIntClear")
    2998                            .dwattr $C$DW$121, DW_AT_low_pc(uDMAIntClear)
    2999                            .dwattr $C$DW$121, DW_AT_high_pc(0x00)
    3000                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("uDMAIntClear")
    3001                            .dwattr $C$DW$121, DW_AT_external
    3002                            .dwattr $C$DW$121, DW_AT_TI_begin_file("../driverlib/udma.c")
    3003                            .dwattr $C$DW$121, DW_AT_TI_begin_line(0x4a5)
    3004                            .dwattr $C$DW$121, DW_AT_TI_begin_column(0x01)
    3005                            .dwattr $C$DW$121, DW_AT_decl_file("../driverlib/udma.c")
    3006                            .dwattr $C$DW$121, DW_AT_decl_line(0x4a5)
    3007                            .dwattr $C$DW$121, DW_AT_decl_column(0x01)
    3008                            .dwattr $C$DW$121, DW_AT_TI_max_frame_size(0x08)
    3009                            .dwpsn  file "../driverlib/udma.c",line 1190,column 1,is_stmt,address uDMAIntClear,isa 1
    3010                    
    3011                            .dwfde $C$DW$CIE, uDMAIntClear
    3012                    $C$DW$122       .dwtag  DW_TAG_formal_parameter
    3013                            .dwattr $C$DW$122, DW_AT_name("ui32ChanMask")
    3014                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("ui32ChanMask")
    3015                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$24)
    3016                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg0]
    3017                    
    3018                    ;----------------------------------------------------------------------
    3019                    ; 1189 | uDMAIntClear(uint32_t ui32ChanMask)                                    
    3020                    ;----------------------------------------------------------------------
    3021                    
    3022                    ;*****************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   56

    3023                    ;* FUNCTION NAME: uDMAIntClear                                               *
    3024                    ;*                                                                           *
    3025                    ;*   Regs Modified     : A1,A2,SP                                            *
    3026                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    3027                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    3028                    ;*****************************************************************************
    3029 00000444           uDMAIntClear:
    3030                    ;* --------------------------------------------------------------------------*
    3031                            .dwcfi  cfa_offset, 0
    3032 00000444 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3033                            .dwcfi  cfa_offset, 8
    3034                    $C$DW$123       .dwtag  DW_TAG_variable
    3035                            .dwattr $C$DW$123, DW_AT_name("ui32ChanMask")
    3036                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("ui32ChanMask")
    3037                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$24)
    3038                            .dwattr $C$DW$123, DW_AT_location[DW_OP_breg13 0]
    3039                    
    3040                    ;----------------------------------------------------------------------
    3041                    ; 1191 | //                                                                     
    3042                    ; 1192 | // Clear the requested bits in the uDMA interrupt status register      
    3043                    ; 1193 | //                                                                     
    3044                    ;----------------------------------------------------------------------
    3045 00000448 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1190|  ; [ORIG 16-BIT INS]
    3046                            .dwpsn  file "../driverlib/udma.c",line 1194,column 5,is_stmt,isa 1
    3047                    ;----------------------------------------------------------------------
    3048                    ; 1194 | HWREG(UDMA_CHIS) = ui32ChanMask;                                       
    3049                    ;----------------------------------------------------------------------
    3050 0000044a 4922              LDR       A2, $C$CON20          ; [DPU_V7M3_PIPE] |1194|  ; [ORIG 16-BIT INS]
    3051 0000044c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1194|  ; [ORIG 16-BIT INS]
    3052 0000044e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1194|  ; [ORIG 16-BIT INS]
    3053                            .dwpsn  file "../driverlib/udma.c",line 1195,column 1,is_stmt,isa 1
    3054 00000450 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3055                            .dwcfi  cfa_offset, 0
    3056                    $C$DW$124       .dwtag  DW_TAG_TI_branch
    3057                            .dwattr $C$DW$124, DW_AT_low_pc(0x00)
    3058                            .dwattr $C$DW$124, DW_AT_TI_return
    3059                    
    3060 00000452 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3061                            ; BRANCH OCCURS                  ; [] 
    3062                            .dwattr $C$DW$121, DW_AT_TI_end_file("../driverlib/udma.c")
    3063                            .dwattr $C$DW$121, DW_AT_TI_end_line(0x4ab)
    3064                            .dwattr $C$DW$121, DW_AT_TI_end_column(0x01)
    3065                            .dwendentry
    3066                            .dwendtag $C$DW$121
    3067                    
    3068                    ;******************************************************************************
    3069                    ;* CONSTANT TABLE                                                             *
    3070                    ;******************************************************************************
    3071 00000454                   .sect   ".text"
    3072                            .align  4
    3073 00000454 00FC3FF7  ||$C$CON16||:   .bits   16531447,32
    3074 00000458                   .sect   ".text"
    3075                            .clink
    3076                            .thumbfunc uDMAChannelAssign
    3077 00000458                   .thumb
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   57

    3078                            .global uDMAChannelAssign
    3079                    
    3080                    $C$DW$125       .dwtag  DW_TAG_subprogram
    3081                            .dwattr $C$DW$125, DW_AT_name("uDMAChannelAssign")
    3082                            .dwattr $C$DW$125, DW_AT_low_pc(uDMAChannelAssign)
    3083                            .dwattr $C$DW$125, DW_AT_high_pc(0x00)
    3084                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("uDMAChannelAssign")
    3085                            .dwattr $C$DW$125, DW_AT_external
    3086                            .dwattr $C$DW$125, DW_AT_TI_begin_file("../driverlib/udma.c")
    3087                            .dwattr $C$DW$125, DW_AT_TI_begin_line(0x4c6)
    3088                            .dwattr $C$DW$125, DW_AT_TI_begin_column(0x01)
    3089                            .dwattr $C$DW$125, DW_AT_decl_file("../driverlib/udma.c")
    3090                            .dwattr $C$DW$125, DW_AT_decl_line(0x4c6)
    3091                            .dwattr $C$DW$125, DW_AT_decl_column(0x01)
    3092                            .dwattr $C$DW$125, DW_AT_TI_max_frame_size(0x20)
    3093                            .dwpsn  file "../driverlib/udma.c",line 1223,column 1,is_stmt,address uDMAChannelAssign,isa 1
    3094                    
    3095                            .dwfde $C$DW$CIE, uDMAChannelAssign
    3096                    $C$DW$126       .dwtag  DW_TAG_formal_parameter
    3097                            .dwattr $C$DW$126, DW_AT_name("ui32Mapping")
    3098                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("ui32Mapping")
    3099                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$24)
    3100                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg0]
    3101                    
    3102                    ;----------------------------------------------------------------------
    3103                    ; 1222 | uDMAChannelAssign(uint32_t ui32Mapping)                                
    3104                    ;----------------------------------------------------------------------
    3105                    
    3106                    ;*****************************************************************************
    3107                    ;* FUNCTION NAME: uDMAChannelAssign                                          *
    3108                    ;*                                                                           *
    3109                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,SP,SR                             *
    3110                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,SP,LR,SR                          *
    3111                    ;*   Local Frame Size  : 0 Args + 16 Auto + 12 Save = 28 byte                *
    3112                    ;*****************************************************************************
    3113 00000458           uDMAChannelAssign:
    3114                    ;* --------------------------------------------------------------------------*
    3115                            .dwcfi  cfa_offset, 0
    3116 00000458 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3117                            .dwcfi  cfa_offset, 12
    3118                            .dwcfi  save_reg_to_mem, 14, -4
    3119                            .dwcfi  save_reg_to_mem, 5, -8
    3120                            .dwcfi  save_reg_to_mem, 4, -12
    3121 0000045a 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3122                            .dwcfi  cfa_offset, 32
    3123                    $C$DW$127       .dwtag  DW_TAG_variable
    3124                            .dwattr $C$DW$127, DW_AT_name("ui32Mapping")
    3125                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("ui32Mapping")
    3126                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$24)
    3127                            .dwattr $C$DW$127, DW_AT_location[DW_OP_breg13 0]
    3128                    
    3129                    $C$DW$128       .dwtag  DW_TAG_variable
    3130                            .dwattr $C$DW$128, DW_AT_name("ui32MapReg")
    3131                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("ui32MapReg")
    3132                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$24)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   58

    3133                            .dwattr $C$DW$128, DW_AT_location[DW_OP_breg13 4]
    3134                    
    3135                    $C$DW$129       .dwtag  DW_TAG_variable
    3136                            .dwattr $C$DW$129, DW_AT_name("ui8MapShift")
    3137                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("ui8MapShift")
    3138                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$109)
    3139                            .dwattr $C$DW$129, DW_AT_location[DW_OP_breg13 8]
    3140                    
    3141                    $C$DW$130       .dwtag  DW_TAG_variable
    3142                            .dwattr $C$DW$130, DW_AT_name("ui8ChannelNum")
    3143                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("ui8ChannelNum")
    3144                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$109)
    3145                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg13 12]
    3146                    
    3147                    ;----------------------------------------------------------------------
    3148                    ; 1224 | uint32_t ui32MapReg;                                                   
    3149                    ; 1225 | uint_fast8_t ui8MapShift;                                              
    3150                    ; 1226 | uint_fast8_t ui8ChannelNum;                                            
    3151                    ; 1228 | //                                                                     
    3152                    ; 1229 | // Check the parameters                                                
    3153                    ; 1230 | //                                                                     
    3154                    ; 1231 | ASSERT((ui32Mapping & 0xffffff00) < 0x00090000);                       
    3155                    ; 1233 | //                                                                     
    3156                    ; 1234 | // Extract the channel number and map encoding value from the parameter
    3157                    ;     | .                                                                      
    3158                    ; 1235 | //                                                                     
    3159                    ;----------------------------------------------------------------------
    3160 0000045e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1223|  ; [ORIG 16-BIT INS]
    3161                            .dwpsn  file "../driverlib/udma.c",line 1236,column 5,is_stmt,isa 1
    3162                    ;----------------------------------------------------------------------
    3163                    ; 1236 | ui8ChannelNum = ui32Mapping & 0xff;                                    
    3164                    ;----------------------------------------------------------------------
    3165 00000460 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1236|  ; [ORIG 16-BIT INS]
    3166 00000462 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |1236|  ; [KEEP 32-BIT INS]
    3167 00000466 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1236|  ; [ORIG 16-BIT INS]
    3168                            .dwpsn  file "../driverlib/udma.c",line 1237,column 5,is_stmt,isa 1
    3169                    ;----------------------------------------------------------------------
    3170                    ; 1237 | ui32Mapping = ui32Mapping >> 16;                                       
    3171                    ; 1239 | //                                                                     
    3172                    ; 1240 | // Find the uDMA channel mapping register and shift value to use for th
    3173                    ;     | is                                                                     
    3174                    ; 1241 | // channel                                                             
    3175                    ; 1242 | //                                                                     
    3176                    ;----------------------------------------------------------------------
    3177 00000468 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    3178 0000046a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    3179 0000046c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    3180                            .dwpsn  file "../driverlib/udma.c",line 1243,column 5,is_stmt,isa 1
    3181                    ;----------------------------------------------------------------------
    3182                    ; 1243 | ui32MapReg = UDMA_CHMAP0 + (uint32_t)((ui8ChannelNum / 8) * 4);        
    3183                    ;----------------------------------------------------------------------
    3184 0000046e 481A              LDR       A1, $C$CON21          ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    3185 00000470 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    3186 00000472 08C9              LSRS      A2, A2, #3            ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    3187 00000474 0081EB00          ADD       A1, A1, A2, LSL #2    ; [DPU_V7M3_PIPE] |1243|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   59

    3188 00000478 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    3189                            .dwpsn  file "../driverlib/udma.c",line 1244,column 5,is_stmt,isa 1
    3190                    ;----------------------------------------------------------------------
    3191                    ; 1244 | ui8MapShift = (ui8ChannelNum % 8) * 4;                                 
    3192                    ; 1246 | //                                                                     
    3193                    ; 1247 | // Set the channel map encoding for this channel                       
    3194                    ; 1248 | //                                                                     
    3195                    ;----------------------------------------------------------------------
    3196 0000047a 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1244|  ; [ORIG 16-BIT INS]
    3197 0000047c 0007F000          AND       A1, A1, #7            ; [DPU_V7M3_PIPE] |1244|  ; [KEEP 32-BIT INS]
    3198 00000480 0080              LSLS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1244|  ; [ORIG 16-BIT INS]
    3199 00000482 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1244|  ; [ORIG 16-BIT INS]
    3200                            .dwpsn  file "../driverlib/udma.c",line 1249,column 5,is_stmt,isa 1
    3201                    ;----------------------------------------------------------------------
    3202                    ; 1249 | HWREG(ui32MapReg) = (HWREG(ui32MapReg) & ~(0xf << ui8MapShift)) |      
    3203                    ; 1250 |                     ui32Mapping << ui8MapShift;                        
    3204                    ;----------------------------------------------------------------------
    3205 00000484 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3206 00000486 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3207 00000488 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3208 0000048a 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3209 0000048c 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3210 0000048e 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3211 00000490 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3212 00000492 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3213 00000494 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3214 00000496 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3215 00000498 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3216 0000049a 601A              STR       A3, [A4, #0]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    3217                            .dwpsn  file "../driverlib/udma.c",line 1251,column 1,is_stmt,isa 1
    3218 0000049c B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3219                            .dwcfi  cfa_offset, 12
    3220                    $C$DW$131       .dwtag  DW_TAG_TI_branch
    3221                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
    3222                            .dwattr $C$DW$131, DW_AT_TI_return
    3223                    
    3224 0000049e BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3225                            .dwcfi  cfa_offset, 0
    3226                            .dwcfi  restore_reg, 5
    3227                            .dwcfi  restore_reg, 4
    3228                            ; BRANCH OCCURS                  ; [] 
    3229                            .dwattr $C$DW$125, DW_AT_TI_end_file("../driverlib/udma.c")
    3230                            .dwattr $C$DW$125, DW_AT_TI_end_line(0x4e3)
    3231                            .dwattr $C$DW$125, DW_AT_TI_end_column(0x01)
    3232                            .dwendentry
    3233                            .dwendtag $C$DW$125
    3234                    
    3235 000004a0                   .sect   ".text"
    3236                            .clink
    3237                            .thumbfunc uDMAChannelSelectSecondary
    3238 000004a0                   .thumb
    3239                            .global uDMAChannelSelectSecondary
    3240                    
    3241                    $C$DW$132       .dwtag  DW_TAG_subprogram
    3242                            .dwattr $C$DW$132, DW_AT_name("uDMAChannelSelectSecondary")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   60

    3243                            .dwattr $C$DW$132, DW_AT_low_pc(uDMAChannelSelectSecondary)
    3244                            .dwattr $C$DW$132, DW_AT_high_pc(0x00)
    3245                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("uDMAChannelSelectSecondary")
    3246                            .dwattr $C$DW$132, DW_AT_external
    3247                            .dwattr $C$DW$132, DW_AT_TI_begin_file("../driverlib/udma.c")
    3248                            .dwattr $C$DW$132, DW_AT_TI_begin_line(0x51f)
    3249                            .dwattr $C$DW$132, DW_AT_TI_begin_column(0x01)
    3250                            .dwattr $C$DW$132, DW_AT_decl_file("../driverlib/udma.c")
    3251                            .dwattr $C$DW$132, DW_AT_decl_line(0x51f)
    3252                            .dwattr $C$DW$132, DW_AT_decl_column(0x01)
    3253                            .dwattr $C$DW$132, DW_AT_TI_max_frame_size(0x08)
    3254                            .dwpsn  file "../driverlib/udma.c",line 1312,column 1,is_stmt,address uDMAChannelSelectSeconda
    3255                    
    3256                            .dwfde $C$DW$CIE, uDMAChannelSelectSecondary
    3257                    $C$DW$133       .dwtag  DW_TAG_formal_parameter
    3258                            .dwattr $C$DW$133, DW_AT_name("ui32SecPeriphs")
    3259                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("ui32SecPeriphs")
    3260                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$24)
    3261                            .dwattr $C$DW$133, DW_AT_location[DW_OP_reg0]
    3262                    
    3263                    ;----------------------------------------------------------------------
    3264                    ; 1311 | uDMAChannelSelectSecondary(uint32_t ui32SecPeriphs)                    
    3265                    ;----------------------------------------------------------------------
    3266                    
    3267                    ;*****************************************************************************
    3268                    ;* FUNCTION NAME: uDMAChannelSelectSecondary                                 *
    3269                    ;*                                                                           *
    3270                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    3271                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    3272                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    3273                    ;*****************************************************************************
    3274 000004a0           uDMAChannelSelectSecondary:
    3275                    ;* --------------------------------------------------------------------------*
    3276                            .dwcfi  cfa_offset, 0
    3277 000004a0 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3278                            .dwcfi  cfa_offset, 8
    3279                    $C$DW$134       .dwtag  DW_TAG_variable
    3280                            .dwattr $C$DW$134, DW_AT_name("ui32SecPeriphs")
    3281                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("ui32SecPeriphs")
    3282                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$24)
    3283                            .dwattr $C$DW$134, DW_AT_location[DW_OP_breg13 0]
    3284                    
    3285                    ;----------------------------------------------------------------------
    3286                    ; 1313 | //                                                                     
    3287                    ; 1314 | // Select the secondary peripheral for the specified channels.         
    3288                    ; 1315 | //                                                                     
    3289                    ;----------------------------------------------------------------------
    3290 000004a4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1312|  ; [ORIG 16-BIT INS]
    3291                            .dwpsn  file "../driverlib/udma.c",line 1316,column 5,is_stmt,isa 1
    3292                    ;----------------------------------------------------------------------
    3293                    ; 1316 | HWREG(UDMA_CHASGN) |= ui32SecPeriphs;                                  
    3294                    ;----------------------------------------------------------------------
    3295 000004a6 490D              LDR       A2, $C$CON22          ; [DPU_V7M3_PIPE] |1316|  ; [ORIG 16-BIT INS]
    3296 000004a8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1316|  ; [ORIG 16-BIT INS]
    3297 000004aa 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |1316|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   61

    3298 000004ac 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1316|  ; [ORIG 16-BIT INS]
    3299 000004ae 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1316|  ; [ORIG 16-BIT INS]
    3300                            .dwpsn  file "../driverlib/udma.c",line 1317,column 1,is_stmt,isa 1
    3301 000004b0 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3302                            .dwcfi  cfa_offset, 0
    3303                    $C$DW$135       .dwtag  DW_TAG_TI_branch
    3304                            .dwattr $C$DW$135, DW_AT_low_pc(0x00)
    3305                            .dwattr $C$DW$135, DW_AT_TI_return
    3306                    
    3307 000004b2 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3308                            ; BRANCH OCCURS                  ; [] 
    3309                            .dwattr $C$DW$132, DW_AT_TI_end_file("../driverlib/udma.c")
    3310                            .dwattr $C$DW$132, DW_AT_TI_end_line(0x525)
    3311                            .dwattr $C$DW$132, DW_AT_TI_end_column(0x01)
    3312                            .dwendentry
    3313                            .dwendtag $C$DW$132
    3314                    
    3315 000004b4                   .sect   ".text"
    3316                            .clink
    3317                            .thumbfunc uDMAChannelSelectDefault
    3318 000004b4                   .thumb
    3319                            .global uDMAChannelSelectDefault
    3320                    
    3321                    $C$DW$136       .dwtag  DW_TAG_subprogram
    3322                            .dwattr $C$DW$136, DW_AT_name("uDMAChannelSelectDefault")
    3323                            .dwattr $C$DW$136, DW_AT_low_pc(uDMAChannelSelectDefault)
    3324                            .dwattr $C$DW$136, DW_AT_high_pc(0x00)
    3325                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("uDMAChannelSelectDefault")
    3326                            .dwattr $C$DW$136, DW_AT_external
    3327                            .dwattr $C$DW$136, DW_AT_TI_begin_file("../driverlib/udma.c")
    3328                            .dwattr $C$DW$136, DW_AT_TI_begin_line(0x558)
    3329                            .dwattr $C$DW$136, DW_AT_TI_begin_column(0x01)
    3330                            .dwattr $C$DW$136, DW_AT_decl_file("../driverlib/udma.c")
    3331                            .dwattr $C$DW$136, DW_AT_decl_line(0x558)
    3332                            .dwattr $C$DW$136, DW_AT_decl_column(0x01)
    3333                            .dwattr $C$DW$136, DW_AT_TI_max_frame_size(0x08)
    3334                            .dwpsn  file "../driverlib/udma.c",line 1369,column 1,is_stmt,address uDMAChannelSelectDefault
    3335                    
    3336                            .dwfde $C$DW$CIE, uDMAChannelSelectDefault
    3337                    $C$DW$137       .dwtag  DW_TAG_formal_parameter
    3338                            .dwattr $C$DW$137, DW_AT_name("ui32DefPeriphs")
    3339                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("ui32DefPeriphs")
    3340                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$24)
    3341                            .dwattr $C$DW$137, DW_AT_location[DW_OP_reg0]
    3342                    
    3343                    ;----------------------------------------------------------------------
    3344                    ; 1368 | uDMAChannelSelectDefault(uint32_t ui32DefPeriphs)                      
    3345                    ;----------------------------------------------------------------------
    3346                    
    3347                    ;*****************************************************************************
    3348                    ;* FUNCTION NAME: uDMAChannelSelectDefault                                   *
    3349                    ;*                                                                           *
    3350                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    3351                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    3352                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   62

    3353                    ;*****************************************************************************
    3354 000004b4           uDMAChannelSelectDefault:
    3355                    ;* --------------------------------------------------------------------------*
    3356                            .dwcfi  cfa_offset, 0
    3357 000004b4 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3358                            .dwcfi  cfa_offset, 8
    3359                    $C$DW$138       .dwtag  DW_TAG_variable
    3360                            .dwattr $C$DW$138, DW_AT_name("ui32DefPeriphs")
    3361                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("ui32DefPeriphs")
    3362                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$24)
    3363                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg13 0]
    3364                    
    3365                    ;----------------------------------------------------------------------
    3366                    ; 1370 | //                                                                     
    3367                    ; 1371 | // Select the default peripheral for the specified channels.           
    3368                    ; 1372 | //                                                                     
    3369                    ;----------------------------------------------------------------------
    3370 000004b8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1369|  ; [ORIG 16-BIT INS]
    3371                            .dwpsn  file "../driverlib/udma.c",line 1373,column 5,is_stmt,isa 1
    3372                    ;----------------------------------------------------------------------
    3373                    ; 1373 | HWREG(UDMA_CHASGN) &= ~ui32DefPeriphs;                                 
    3374                    ;----------------------------------------------------------------------
    3375 000004ba 4908              LDR       A2, $C$CON22          ; [DPU_V7M3_PIPE] |1373|  ; [ORIG 16-BIT INS]
    3376 000004bc 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1373|  ; [ORIG 16-BIT INS]
    3377 000004be 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1373|  ; [ORIG 16-BIT INS]
    3378 000004c0 4390              BICS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1373|  ; [ORIG 16-BIT INS]
    3379 000004c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1373|  ; [ORIG 16-BIT INS]
    3380                            .dwpsn  file "../driverlib/udma.c",line 1374,column 1,is_stmt,isa 1
    3381 000004c4 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3382                            .dwcfi  cfa_offset, 0
    3383                    $C$DW$139       .dwtag  DW_TAG_TI_branch
    3384                            .dwattr $C$DW$139, DW_AT_low_pc(0x00)
    3385                            .dwattr $C$DW$139, DW_AT_TI_return
    3386                    
    3387 000004c6 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3388                            ; BRANCH OCCURS                  ; [] 
    3389                            .dwattr $C$DW$136, DW_AT_TI_end_file("../driverlib/udma.c")
    3390                            .dwattr $C$DW$136, DW_AT_TI_end_line(0x55e)
    3391                            .dwattr $C$DW$136, DW_AT_TI_end_column(0x01)
    3392                            .dwendentry
    3393                            .dwendtag $C$DW$136
    3394                    
    3395                    ;******************************************************************************
    3396                    ;* CONSTANT TABLE                                                             *
    3397                    ;******************************************************************************
    3398 000004c8                   .sect   ".text"
    3399                            .align  4
    3400 000004c8 FFFFC008  ||$C$CON17||:   .bits   -16376,32
    3401                            .align  4
    3402 000004cc AA008000  ||$C$CON18||:   .bits   -1442807808,32
    3403                            .align  4
    3404 000004d0 400FF008  ||$C$CON19||:   .bits   1074786312,32
    3405                            .align  4
    3406 000004d4 400FF504  ||$C$CON20||:   .bits   1074787588,32
    3407                            .align  4
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   63

    3408 000004d8 400FF510  ||$C$CON21||:   .bits   1074787600,32
    3409                            .align  4
    3410 000004dc 400FF500  ||$C$CON22||:   .bits   1074787584,32
    3411                    ;*****************************************************************************
    3412                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    3413                    ;*****************************************************************************
    3414                            .global IntRegister
    3415                            .global IntEnable
    3416                            .global IntDisable
    3417                            .global IntUnregister
    3418                    
    3419                    ;******************************************************************************
    3420                    ;* BUILD ATTRIBUTES                                                           *
    3421                    ;******************************************************************************
    3422                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    3423                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    3424                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    3425                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    3426                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    3427                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    3428                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    3429                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    3430                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    3431                            .battr "aeabi", Tag_File, 1, Tag_ABI_VFP_args(3)
    3432                            .battr "TI", Tag_File, 1, Tag_FP_interface(1)
    3433                    
    3434                    ;******************************************************************************
    3435                    ;* TYPE INFORMATION                                                           *
    3436                    ;******************************************************************************
    3437                    
    3438                    $C$DW$T$26      .dwtag  DW_TAG_structure_type
    3439                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x10)
    3440                    $C$DW$140       .dwtag  DW_TAG_member
    3441                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$22)
    3442                            .dwattr $C$DW$140, DW_AT_name("pvSrcEndAddr")
    3443                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("pvSrcEndAddr")
    3444                            .dwattr $C$DW$140, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3445                            .dwattr $C$DW$140, DW_AT_accessibility(DW_ACCESS_public)
    3446                            .dwattr $C$DW$140, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3447                            .dwattr $C$DW$140, DW_AT_decl_line(0x49)
    3448                            .dwattr $C$DW$140, DW_AT_decl_column(0x14)
    3449                    
    3450                    $C$DW$141       .dwtag  DW_TAG_member
    3451                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$22)
    3452                            .dwattr $C$DW$141, DW_AT_name("pvDstEndAddr")
    3453                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("pvDstEndAddr")
    3454                            .dwattr $C$DW$141, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3455                            .dwattr $C$DW$141, DW_AT_accessibility(DW_ACCESS_public)
    3456                            .dwattr $C$DW$141, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3457                            .dwattr $C$DW$141, DW_AT_decl_line(0x4e)
    3458                            .dwattr $C$DW$141, DW_AT_decl_column(0x14)
    3459                    
    3460                    $C$DW$142       .dwtag  DW_TAG_member
    3461                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$25)
    3462                            .dwattr $C$DW$142, DW_AT_name("ui32Control")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   64

    3463                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("ui32Control")
    3464                            .dwattr $C$DW$142, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3465                            .dwattr $C$DW$142, DW_AT_accessibility(DW_ACCESS_public)
    3466                            .dwattr $C$DW$142, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3467                            .dwattr $C$DW$142, DW_AT_decl_line(0x53)
    3468                            .dwattr $C$DW$142, DW_AT_decl_column(0x17)
    3469                    
    3470                    $C$DW$143       .dwtag  DW_TAG_member
    3471                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$25)
    3472                            .dwattr $C$DW$143, DW_AT_name("ui32Spare")
    3473                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("ui32Spare")
    3474                            .dwattr $C$DW$143, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    3475                            .dwattr $C$DW$143, DW_AT_accessibility(DW_ACCESS_public)
    3476                            .dwattr $C$DW$143, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3477                            .dwattr $C$DW$143, DW_AT_decl_line(0x58)
    3478                            .dwattr $C$DW$143, DW_AT_decl_column(0x17)
    3479                    
    3480                            .dwattr $C$DW$T$26, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3481                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x45)
    3482                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x01)
    3483                            .dwendtag $C$DW$T$26
    3484                    
    3485                    $C$DW$T$29      .dwtag  DW_TAG_typedef
    3486                            .dwattr $C$DW$T$29, DW_AT_name("tDMAControlTable")
    3487                            .dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$26)
    3488                            .dwattr $C$DW$T$29, DW_AT_language(DW_LANG_C)
    3489                            .dwattr $C$DW$T$29, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/udma.h")
    3490                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x5a)
    3491                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x01)
    3492                    
    3493                    $C$DW$T$30      .dwtag  DW_TAG_pointer_type
    3494                            .dwattr $C$DW$T$30, DW_AT_type(*$C$DW$T$29)
    3495                            .dwattr $C$DW$T$30, DW_AT_address_class(0x20)
    3496                    
    3497                    
    3498                    $C$DW$T$27      .dwtag  DW_TAG_structure_type
    3499                            .dwattr $C$DW$T$27, DW_AT_byte_size(0x10)
    3500                    $C$DW$144       .dwtag  DW_TAG_member
    3501                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$14)
    3502                            .dwattr $C$DW$144, DW_AT_name("__max_align1")
    3503                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("__max_align1")
    3504                            .dwattr $C$DW$144, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3505                            .dwattr $C$DW$144, DW_AT_accessibility(DW_ACCESS_public)
    3506                            .dwattr $C$DW$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    3507                            .dwattr $C$DW$144, DW_AT_decl_line(0x70)
    3508                            .dwattr $C$DW$144, DW_AT_decl_column(0x0c)
    3509                    
    3510                    $C$DW$145       .dwtag  DW_TAG_member
    3511                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$18)
    3512                            .dwattr $C$DW$145, DW_AT_name("__max_align2")
    3513                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("__max_align2")
    3514                            .dwattr $C$DW$145, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3515                            .dwattr $C$DW$145, DW_AT_accessibility(DW_ACCESS_public)
    3516                            .dwattr $C$DW$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    3517                            .dwattr $C$DW$145, DW_AT_decl_line(0x71)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   65

    3518                            .dwattr $C$DW$145, DW_AT_decl_column(0x0e)
    3519                    
    3520                            .dwattr $C$DW$T$27, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3521                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x6f)
    3522                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x10)
    3523                            .dwendtag $C$DW$T$27
    3524                    
    3525                    $C$DW$T$31      .dwtag  DW_TAG_typedef
    3526                            .dwattr $C$DW$T$31, DW_AT_name("__max_align_t")
    3527                            .dwattr $C$DW$T$31, DW_AT_type(*$C$DW$T$27)
    3528                            .dwattr $C$DW$T$31, DW_AT_language(DW_LANG_C)
    3529                            .dwattr $C$DW$T$31, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3530                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x72)
    3531                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x03)
    3532                    
    3533                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    3534                            .dwattr $C$DW$T$2, DW_AT_name("void")
    3535                    
    3536                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    3537                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    3538                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    3539                    
    3540                    $C$DW$T$21      .dwtag  DW_TAG_volatile_type
    3541                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$2)
    3542                    
    3543                    $C$DW$T$22      .dwtag  DW_TAG_pointer_type
    3544                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$21)
    3545                            .dwattr $C$DW$T$22, DW_AT_address_class(0x20)
    3546                    
    3547                    
    3548                    $C$DW$T$33      .dwtag  DW_TAG_subroutine_type
    3549                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
    3550                            .dwendtag $C$DW$T$33
    3551                    
    3552                    $C$DW$T$34      .dwtag  DW_TAG_pointer_type
    3553                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
    3554                            .dwattr $C$DW$T$34, DW_AT_address_class(0x20)
    3555                    
    3556                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    3557                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    3558                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    3559                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    3560                    
    3561                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    3562                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    3563                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    3564                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    3565                    
    3566                    $C$DW$T$43      .dwtag  DW_TAG_typedef
    3567                            .dwattr $C$DW$T$43, DW_AT_name("__int8_t")
    3568                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$5)
    3569                            .dwattr $C$DW$T$43, DW_AT_language(DW_LANG_C)
    3570                            .dwattr $C$DW$T$43, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3571                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x39)
    3572                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x16)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   66

    3573                    
    3574                    $C$DW$T$44      .dwtag  DW_TAG_typedef
    3575                            .dwattr $C$DW$T$44, DW_AT_name("__int_least8_t")
    3576                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$43)
    3577                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    3578                            .dwattr $C$DW$T$44, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3579                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x58)
    3580                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x12)
    3581                    
    3582                    $C$DW$T$45      .dwtag  DW_TAG_typedef
    3583                            .dwattr $C$DW$T$45, DW_AT_name("int_least8_t")
    3584                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    3585                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    3586                            .dwattr $C$DW$T$45, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3587                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x28)
    3588                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x19)
    3589                    
    3590                    $C$DW$T$46      .dwtag  DW_TAG_typedef
    3591                            .dwattr $C$DW$T$46, DW_AT_name("int8_t")
    3592                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$43)
    3593                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
    3594                            .dwattr $C$DW$T$46, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3595                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x24)
    3596                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x13)
    3597                    
    3598                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    3599                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    3600                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    3601                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    3602                    
    3603                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    3604                            .dwattr $C$DW$T$47, DW_AT_name("__uint8_t")
    3605                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$6)
    3606                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    3607                            .dwattr $C$DW$T$47, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3608                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x3a)
    3609                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x18)
    3610                    
    3611                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    3612                            .dwattr $C$DW$T$48, DW_AT_name("__sa_family_t")
    3613                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$47)
    3614                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    3615                            .dwattr $C$DW$T$48, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3616                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x43)
    3617                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x13)
    3618                    
    3619                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    3620                            .dwattr $C$DW$T$49, DW_AT_name("__uint_least8_t")
    3621                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$47)
    3622                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    3623                            .dwattr $C$DW$T$49, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3624                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x6d)
    3625                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x13)
    3626                    
    3627                    $C$DW$T$50      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   67

    3628                            .dwattr $C$DW$T$50, DW_AT_name("uint_least8_t")
    3629                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$49)
    3630                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    3631                            .dwattr $C$DW$T$50, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3632                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x2d)
    3633                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x1a)
    3634                    
    3635                    $C$DW$T$51      .dwtag  DW_TAG_typedef
    3636                            .dwattr $C$DW$T$51, DW_AT_name("uint8_t")
    3637                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$47)
    3638                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    3639                            .dwattr $C$DW$T$51, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3640                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x38)
    3641                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x14)
    3642                    
    3643                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    3644                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    3645                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    3646                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    3647                    
    3648                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    3649                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    3650                            .dwattr $C$DW$T$8, DW_AT_name("short")
    3651                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    3652                    
    3653                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    3654                            .dwattr $C$DW$T$52, DW_AT_name("__int16_t")
    3655                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$8)
    3656                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    3657                            .dwattr $C$DW$T$52, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3658                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x3b)
    3659                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x11)
    3660                    
    3661                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    3662                            .dwattr $C$DW$T$53, DW_AT_name("__int_least16_t")
    3663                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$52)
    3664                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    3665                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3666                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x59)
    3667                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x13)
    3668                    
    3669                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    3670                            .dwattr $C$DW$T$54, DW_AT_name("int_least16_t")
    3671                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
    3672                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    3673                            .dwattr $C$DW$T$54, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3674                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x29)
    3675                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x1a)
    3676                    
    3677                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    3678                            .dwattr $C$DW$T$55, DW_AT_name("int16_t")
    3679                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$52)
    3680                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    3681                            .dwattr $C$DW$T$55, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3682                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x29)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   68

    3683                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x14)
    3684                    
    3685                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    3686                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    3687                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    3688                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    3689                    
    3690                    $C$DW$T$56      .dwtag  DW_TAG_typedef
    3691                            .dwattr $C$DW$T$56, DW_AT_name("___wchar_t")
    3692                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$9)
    3693                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    3694                            .dwattr $C$DW$T$56, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3695                            .dwattr $C$DW$T$56, DW_AT_decl_line(0x76)
    3696                            .dwattr $C$DW$T$56, DW_AT_decl_column(0x1a)
    3697                    
    3698                    $C$DW$T$57      .dwtag  DW_TAG_typedef
    3699                            .dwattr $C$DW$T$57, DW_AT_name("__uint16_t")
    3700                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$9)
    3701                            .dwattr $C$DW$T$57, DW_AT_language(DW_LANG_C)
    3702                            .dwattr $C$DW$T$57, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3703                            .dwattr $C$DW$T$57, DW_AT_decl_line(0x3c)
    3704                            .dwattr $C$DW$T$57, DW_AT_decl_column(0x19)
    3705                    
    3706                    $C$DW$T$58      .dwtag  DW_TAG_typedef
    3707                            .dwattr $C$DW$T$58, DW_AT_name("__mode_t")
    3708                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$57)
    3709                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
    3710                            .dwattr $C$DW$T$58, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3711                            .dwattr $C$DW$T$58, DW_AT_decl_line(0x39)
    3712                            .dwattr $C$DW$T$58, DW_AT_decl_column(0x14)
    3713                    
    3714                    $C$DW$T$59      .dwtag  DW_TAG_typedef
    3715                            .dwattr $C$DW$T$59, DW_AT_name("__uint_least16_t")
    3716                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$57)
    3717                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
    3718                            .dwattr $C$DW$T$59, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3719                            .dwattr $C$DW$T$59, DW_AT_decl_line(0x6e)
    3720                            .dwattr $C$DW$T$59, DW_AT_decl_column(0x14)
    3721                    
    3722                    $C$DW$T$60      .dwtag  DW_TAG_typedef
    3723                            .dwattr $C$DW$T$60, DW_AT_name("__char16_t")
    3724                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$59)
    3725                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
    3726                            .dwattr $C$DW$T$60, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3727                            .dwattr $C$DW$T$60, DW_AT_decl_line(0x66)
    3728                            .dwattr $C$DW$T$60, DW_AT_decl_column(0x1a)
    3729                    
    3730                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    3731                            .dwattr $C$DW$T$61, DW_AT_name("uint_least16_t")
    3732                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$59)
    3733                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    3734                            .dwattr $C$DW$T$61, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3735                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x2e)
    3736                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x1a)
    3737                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   69

    3738                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    3739                            .dwattr $C$DW$T$62, DW_AT_name("uint16_t")
    3740                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$57)
    3741                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    3742                            .dwattr $C$DW$T$62, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3743                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x3d)
    3744                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x15)
    3745                    
    3746                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    3747                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    3748                            .dwattr $C$DW$T$10, DW_AT_name("int")
    3749                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    3750                    
    3751                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    3752                            .dwattr $C$DW$T$63, DW_AT_name("_Mbstatet")
    3753                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$10)
    3754                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    3755                            .dwattr $C$DW$T$63, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3756                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x84)
    3757                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x0d)
    3758                    
    3759                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    3760                            .dwattr $C$DW$T$64, DW_AT_name("__mbstate_t")
    3761                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$63)
    3762                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    3763                            .dwattr $C$DW$T$64, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3764                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x87)
    3765                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x13)
    3766                    
    3767                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    3768                            .dwattr $C$DW$T$65, DW_AT_name("__accmode_t")
    3769                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$10)
    3770                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    3771                            .dwattr $C$DW$T$65, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3772                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x3a)
    3773                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x0e)
    3774                    
    3775                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    3776                            .dwattr $C$DW$T$66, DW_AT_name("__cpulevel_t")
    3777                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$10)
    3778                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    3779                            .dwattr $C$DW$T$66, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3780                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x4b)
    3781                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x0e)
    3782                    
    3783                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    3784                            .dwattr $C$DW$T$67, DW_AT_name("__cpusetid_t")
    3785                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$10)
    3786                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    3787                            .dwattr $C$DW$T$67, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3788                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x4c)
    3789                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x0e)
    3790                    
    3791                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    3792                            .dwattr $C$DW$T$68, DW_AT_name("__cpuwhich_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   70

    3793                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$10)
    3794                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    3795                            .dwattr $C$DW$T$68, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3796                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x4a)
    3797                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x0e)
    3798                    
    3799                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    3800                            .dwattr $C$DW$T$69, DW_AT_name("__ct_rune_t")
    3801                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$10)
    3802                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    3803                            .dwattr $C$DW$T$69, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3804                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x60)
    3805                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x0e)
    3806                    
    3807                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    3808                            .dwattr $C$DW$T$70, DW_AT_name("__rune_t")
    3809                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$69)
    3810                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    3811                            .dwattr $C$DW$T$70, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3812                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x61)
    3813                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x15)
    3814                    
    3815                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    3816                            .dwattr $C$DW$T$71, DW_AT_name("__wint_t")
    3817                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$69)
    3818                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    3819                            .dwattr $C$DW$T$71, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3820                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x62)
    3821                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x15)
    3822                    
    3823                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    3824                            .dwattr $C$DW$T$72, DW_AT_name("__int32_t")
    3825                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$10)
    3826                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    3827                            .dwattr $C$DW$T$72, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3828                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x3d)
    3829                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x0f)
    3830                    
    3831                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    3832                            .dwattr $C$DW$T$73, DW_AT_name("__blksize_t")
    3833                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$72)
    3834                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    3835                            .dwattr $C$DW$T$73, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3836                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x2e)
    3837                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x13)
    3838                    
    3839                    $C$DW$T$74      .dwtag  DW_TAG_typedef
    3840                            .dwattr $C$DW$T$74, DW_AT_name("__clockid_t")
    3841                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$72)
    3842                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
    3843                            .dwattr $C$DW$T$74, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3844                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x30)
    3845                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x13)
    3846                    
    3847                    $C$DW$T$75      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   71

    3848                            .dwattr $C$DW$T$75, DW_AT_name("__critical_t")
    3849                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$72)
    3850                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    3851                            .dwattr $C$DW$T$75, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3852                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x4e)
    3853                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x13)
    3854                    
    3855                    $C$DW$T$76      .dwtag  DW_TAG_typedef
    3856                            .dwattr $C$DW$T$76, DW_AT_name("__int_fast16_t")
    3857                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$72)
    3858                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
    3859                            .dwattr $C$DW$T$76, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3860                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x55)
    3861                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x13)
    3862                    
    3863                    $C$DW$T$77      .dwtag  DW_TAG_typedef
    3864                            .dwattr $C$DW$T$77, DW_AT_name("int_fast16_t")
    3865                            .dwattr $C$DW$T$77, DW_AT_type(*$C$DW$T$76)
    3866                            .dwattr $C$DW$T$77, DW_AT_language(DW_LANG_C)
    3867                            .dwattr $C$DW$T$77, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3868                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x33)
    3869                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x19)
    3870                    
    3871                    $C$DW$T$78      .dwtag  DW_TAG_typedef
    3872                            .dwattr $C$DW$T$78, DW_AT_name("__int_fast32_t")
    3873                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$72)
    3874                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    3875                            .dwattr $C$DW$T$78, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3876                            .dwattr $C$DW$T$78, DW_AT_decl_line(0x56)
    3877                            .dwattr $C$DW$T$78, DW_AT_decl_column(0x13)
    3878                    
    3879                    $C$DW$T$79      .dwtag  DW_TAG_typedef
    3880                            .dwattr $C$DW$T$79, DW_AT_name("int_fast32_t")
    3881                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$78)
    3882                            .dwattr $C$DW$T$79, DW_AT_language(DW_LANG_C)
    3883                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3884                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x34)
    3885                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x19)
    3886                    
    3887                    $C$DW$T$80      .dwtag  DW_TAG_typedef
    3888                            .dwattr $C$DW$T$80, DW_AT_name("__int_fast8_t")
    3889                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$72)
    3890                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    3891                            .dwattr $C$DW$T$80, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3892                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x54)
    3893                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x13)
    3894                    
    3895                    $C$DW$T$81      .dwtag  DW_TAG_typedef
    3896                            .dwattr $C$DW$T$81, DW_AT_name("int_fast8_t")
    3897                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$80)
    3898                            .dwattr $C$DW$T$81, DW_AT_language(DW_LANG_C)
    3899                            .dwattr $C$DW$T$81, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3900                            .dwattr $C$DW$T$81, DW_AT_decl_line(0x32)
    3901                            .dwattr $C$DW$T$81, DW_AT_decl_column(0x18)
    3902                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   72

    3903                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    3904                            .dwattr $C$DW$T$82, DW_AT_name("__int_least32_t")
    3905                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$72)
    3906                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    3907                            .dwattr $C$DW$T$82, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3908                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x5a)
    3909                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    3910                    
    3911                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    3912                            .dwattr $C$DW$T$83, DW_AT_name("int_least32_t")
    3913                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$82)
    3914                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    3915                            .dwattr $C$DW$T$83, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3916                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x2a)
    3917                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x1a)
    3918                    
    3919                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    3920                            .dwattr $C$DW$T$84, DW_AT_name("__intfptr_t")
    3921                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$72)
    3922                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    3923                            .dwattr $C$DW$T$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3924                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x51)
    3925                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x13)
    3926                    
    3927                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    3928                            .dwattr $C$DW$T$85, DW_AT_name("__intptr_t")
    3929                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$72)
    3930                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    3931                            .dwattr $C$DW$T$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3932                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x53)
    3933                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x13)
    3934                    
    3935                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    3936                            .dwattr $C$DW$T$86, DW_AT_name("intptr_t")
    3937                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$85)
    3938                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    3939                            .dwattr $C$DW$T$86, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3940                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x4c)
    3941                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x15)
    3942                    
    3943                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    3944                            .dwattr $C$DW$T$87, DW_AT_name("__lwpid_t")
    3945                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$72)
    3946                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    3947                            .dwattr $C$DW$T$87, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3948                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x38)
    3949                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x13)
    3950                    
    3951                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    3952                            .dwattr $C$DW$T$88, DW_AT_name("__pid_t")
    3953                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$72)
    3954                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    3955                            .dwattr $C$DW$T$88, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3956                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x3f)
    3957                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x13)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   73

    3958                    
    3959                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    3960                            .dwattr $C$DW$T$89, DW_AT_name("__ptrdiff_t")
    3961                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$72)
    3962                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    3963                            .dwattr $C$DW$T$89, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3964                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x5c)
    3965                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x13)
    3966                    
    3967                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    3968                            .dwattr $C$DW$T$90, DW_AT_name("__register_t")
    3969                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$72)
    3970                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    3971                            .dwattr $C$DW$T$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3972                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x5d)
    3973                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x13)
    3974                    
    3975                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    3976                            .dwattr $C$DW$T$91, DW_AT_name("__segsz_t")
    3977                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$72)
    3978                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    3979                            .dwattr $C$DW$T$91, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3980                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x5e)
    3981                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x13)
    3982                    
    3983                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    3984                            .dwattr $C$DW$T$92, DW_AT_name("__ssize_t")
    3985                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$72)
    3986                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    3987                            .dwattr $C$DW$T$92, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3988                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x60)
    3989                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x13)
    3990                    
    3991                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    3992                            .dwattr $C$DW$T$93, DW_AT_name("int32_t")
    3993                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$72)
    3994                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    3995                            .dwattr $C$DW$T$93, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3996                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x2e)
    3997                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x14)
    3998                    
    3999                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    4000                            .dwattr $C$DW$T$94, DW_AT_name("__nl_item")
    4001                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$10)
    4002                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    4003                            .dwattr $C$DW$T$94, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4004                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x3b)
    4005                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x0e)
    4006                    
    4007                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4008                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4009                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4010                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4011                    
    4012                    $C$DW$T$23      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   74

    4013                            .dwattr $C$DW$T$23, DW_AT_name("__uint32_t")
    4014                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$11)
    4015                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    4016                            .dwattr $C$DW$T$23, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4017                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x3e)
    4018                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x17)
    4019                    
    4020                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    4021                            .dwattr $C$DW$T$95, DW_AT_name("__clock_t")
    4022                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$23)
    4023                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    4024                            .dwattr $C$DW$T$95, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4025                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x4d)
    4026                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x14)
    4027                    
    4028                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    4029                            .dwattr $C$DW$T$96, DW_AT_name("__fflags_t")
    4030                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$23)
    4031                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    4032                            .dwattr $C$DW$T$96, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4033                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x31)
    4034                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x14)
    4035                    
    4036                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    4037                            .dwattr $C$DW$T$97, DW_AT_name("__fixpt_t")
    4038                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$23)
    4039                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    4040                            .dwattr $C$DW$T$97, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4041                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x76)
    4042                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x14)
    4043                    
    4044                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    4045                            .dwattr $C$DW$T$98, DW_AT_name("__gid_t")
    4046                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$23)
    4047                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    4048                            .dwattr $C$DW$T$98, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4049                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x34)
    4050                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x14)
    4051                    
    4052                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    4053                            .dwattr $C$DW$T$99, DW_AT_name("__size_t")
    4054                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$23)
    4055                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    4056                            .dwattr $C$DW$T$99, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4057                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x5f)
    4058                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x14)
    4059                    
    4060                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    4061                            .dwattr $C$DW$T$100, DW_AT_name("__socklen_t")
    4062                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$23)
    4063                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    4064                            .dwattr $C$DW$T$100, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4065                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x44)
    4066                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x14)
    4067                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   75

    4068                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    4069                            .dwattr $C$DW$T$101, DW_AT_name("__time_t")
    4070                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$23)
    4071                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    4072                            .dwattr $C$DW$T$101, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4073                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x64)
    4074                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x19)
    4075                    
    4076                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    4077                            .dwattr $C$DW$T$102, DW_AT_name("__u_register_t")
    4078                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$23)
    4079                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    4080                            .dwattr $C$DW$T$102, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4081                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x71)
    4082                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x14)
    4083                    
    4084                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    4085                            .dwattr $C$DW$T$103, DW_AT_name("__uid_t")
    4086                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$23)
    4087                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    4088                            .dwattr $C$DW$T$103, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4089                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x48)
    4090                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x14)
    4091                    
    4092                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    4093                            .dwattr $C$DW$T$104, DW_AT_name("__uint_fast16_t")
    4094                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$23)
    4095                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    4096                            .dwattr $C$DW$T$104, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4097                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x6a)
    4098                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x14)
    4099                    
    4100                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    4101                            .dwattr $C$DW$T$105, DW_AT_name("uint_fast16_t")
    4102                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$104)
    4103                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    4104                            .dwattr $C$DW$T$105, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4105                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x38)
    4106                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x1a)
    4107                    
    4108                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    4109                            .dwattr $C$DW$T$106, DW_AT_name("__uint_fast32_t")
    4110                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$23)
    4111                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    4112                            .dwattr $C$DW$T$106, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4113                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x6b)
    4114                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x14)
    4115                    
    4116                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    4117                            .dwattr $C$DW$T$107, DW_AT_name("uint_fast32_t")
    4118                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$106)
    4119                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    4120                            .dwattr $C$DW$T$107, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4121                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x39)
    4122                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x1a)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   76

    4123                    
    4124                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    4125                            .dwattr $C$DW$T$108, DW_AT_name("__uint_fast8_t")
    4126                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$23)
    4127                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    4128                            .dwattr $C$DW$T$108, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4129                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x69)
    4130                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x14)
    4131                    
    4132                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    4133                            .dwattr $C$DW$T$109, DW_AT_name("uint_fast8_t")
    4134                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$108)
    4135                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    4136                            .dwattr $C$DW$T$109, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4137                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x37)
    4138                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x19)
    4139                    
    4140                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    4141                            .dwattr $C$DW$T$110, DW_AT_name("__uint_least32_t")
    4142                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$23)
    4143                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    4144                            .dwattr $C$DW$T$110, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4145                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x6f)
    4146                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x14)
    4147                    
    4148                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    4149                            .dwattr $C$DW$T$111, DW_AT_name("__char32_t")
    4150                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$110)
    4151                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    4152                            .dwattr $C$DW$T$111, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4153                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x67)
    4154                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x1a)
    4155                    
    4156                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    4157                            .dwattr $C$DW$T$112, DW_AT_name("uint_least32_t")
    4158                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$110)
    4159                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    4160                            .dwattr $C$DW$T$112, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4161                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x2f)
    4162                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x1a)
    4163                    
    4164                    $C$DW$T$113     .dwtag  DW_TAG_typedef
    4165                            .dwattr $C$DW$T$113, DW_AT_name("__uintfptr_t")
    4166                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$23)
    4167                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
    4168                            .dwattr $C$DW$T$113, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4169                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x66)
    4170                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x14)
    4171                    
    4172                    $C$DW$T$114     .dwtag  DW_TAG_typedef
    4173                            .dwattr $C$DW$T$114, DW_AT_name("__uintptr_t")
    4174                            .dwattr $C$DW$T$114, DW_AT_type(*$C$DW$T$23)
    4175                            .dwattr $C$DW$T$114, DW_AT_language(DW_LANG_C)
    4176                            .dwattr $C$DW$T$114, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4177                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x68)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   77

    4178                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x14)
    4179                    
    4180                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    4181                            .dwattr $C$DW$T$115, DW_AT_name("uintptr_t")
    4182                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$114)
    4183                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    4184                            .dwattr $C$DW$T$115, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4185                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x50)
    4186                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x16)
    4187                    
    4188                    $C$DW$T$116     .dwtag  DW_TAG_typedef
    4189                            .dwattr $C$DW$T$116, DW_AT_name("__vm_offset_t")
    4190                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$23)
    4191                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    4192                            .dwattr $C$DW$T$116, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4193                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x72)
    4194                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x14)
    4195                    
    4196                    $C$DW$T$117     .dwtag  DW_TAG_typedef
    4197                            .dwattr $C$DW$T$117, DW_AT_name("__vm_paddr_t")
    4198                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$23)
    4199                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
    4200                            .dwattr $C$DW$T$117, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4201                            .dwattr $C$DW$T$117, DW_AT_decl_line(0x73)
    4202                            .dwattr $C$DW$T$117, DW_AT_decl_column(0x14)
    4203                    
    4204                    $C$DW$T$118     .dwtag  DW_TAG_typedef
    4205                            .dwattr $C$DW$T$118, DW_AT_name("__vm_size_t")
    4206                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$23)
    4207                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    4208                            .dwattr $C$DW$T$118, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4209                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x74)
    4210                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x14)
    4211                    
    4212                    $C$DW$T$24      .dwtag  DW_TAG_typedef
    4213                            .dwattr $C$DW$T$24, DW_AT_name("uint32_t")
    4214                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$23)
    4215                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    4216                            .dwattr $C$DW$T$24, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4217                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x42)
    4218                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x15)
    4219                    
    4220                    $C$DW$T$25      .dwtag  DW_TAG_volatile_type
    4221                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    4222                    
    4223                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    4224                            .dwattr $C$DW$T$122, DW_AT_name("__useconds_t")
    4225                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$11)
    4226                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4227                            .dwattr $C$DW$T$122, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4228                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x49)
    4229                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x16)
    4230                    
    4231                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4232                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   78

    4233                            .dwattr $C$DW$T$12, DW_AT_name("long")
    4234                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    4235                    
    4236                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    4237                            .dwattr $C$DW$T$123, DW_AT_name("__key_t")
    4238                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$12)
    4239                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4240                            .dwattr $C$DW$T$123, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4241                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x37)
    4242                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x0f)
    4243                    
    4244                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    4245                            .dwattr $C$DW$T$124, DW_AT_name("__suseconds_t")
    4246                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$12)
    4247                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4248                            .dwattr $C$DW$T$124, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4249                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x45)
    4250                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x0f)
    4251                    
    4252                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4253                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4254                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    4255                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    4256                    
    4257                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4258                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4259                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4260                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4261                    
    4262                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    4263                            .dwattr $C$DW$T$125, DW_AT_name("__int64_t")
    4264                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$14)
    4265                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4266                            .dwattr $C$DW$T$125, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4267                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x43)
    4268                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x14)
    4269                    
    4270                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    4271                            .dwattr $C$DW$T$126, DW_AT_name("__blkcnt_t")
    4272                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$125)
    4273                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4274                            .dwattr $C$DW$T$126, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4275                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x2f)
    4276                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x13)
    4277                    
    4278                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    4279                            .dwattr $C$DW$T$127, DW_AT_name("__id_t")
    4280                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$125)
    4281                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4282                            .dwattr $C$DW$T$127, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4283                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x35)
    4284                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x13)
    4285                    
    4286                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    4287                            .dwattr $C$DW$T$128, DW_AT_name("__int_fast64_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   79

    4288                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$125)
    4289                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    4290                            .dwattr $C$DW$T$128, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4291                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x57)
    4292                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x13)
    4293                    
    4294                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    4295                            .dwattr $C$DW$T$129, DW_AT_name("int_fast64_t")
    4296                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$128)
    4297                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    4298                            .dwattr $C$DW$T$129, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4299                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x35)
    4300                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x19)
    4301                    
    4302                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    4303                            .dwattr $C$DW$T$130, DW_AT_name("__int_least64_t")
    4304                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$125)
    4305                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    4306                            .dwattr $C$DW$T$130, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4307                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x5b)
    4308                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x13)
    4309                    
    4310                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    4311                            .dwattr $C$DW$T$131, DW_AT_name("int_least64_t")
    4312                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$130)
    4313                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    4314                            .dwattr $C$DW$T$131, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4315                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x2b)
    4316                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x1a)
    4317                    
    4318                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    4319                            .dwattr $C$DW$T$132, DW_AT_name("__intmax_t")
    4320                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$125)
    4321                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    4322                            .dwattr $C$DW$T$132, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4323                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x52)
    4324                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x13)
    4325                    
    4326                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    4327                            .dwattr $C$DW$T$133, DW_AT_name("intmax_t")
    4328                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$132)
    4329                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    4330                            .dwattr $C$DW$T$133, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4331                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x54)
    4332                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x15)
    4333                    
    4334                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    4335                            .dwattr $C$DW$T$134, DW_AT_name("__off64_t")
    4336                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$125)
    4337                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4338                            .dwattr $C$DW$T$134, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4339                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x3e)
    4340                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x13)
    4341                    
    4342                    $C$DW$T$135     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   80

    4343                            .dwattr $C$DW$T$135, DW_AT_name("__off_t")
    4344                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$125)
    4345                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4346                            .dwattr $C$DW$T$135, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4347                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x3d)
    4348                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x13)
    4349                    
    4350                    $C$DW$T$136     .dwtag  DW_TAG_typedef
    4351                            .dwattr $C$DW$T$136, DW_AT_name("__rlim_t")
    4352                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$125)
    4353                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4354                            .dwattr $C$DW$T$136, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4355                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x40)
    4356                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x13)
    4357                    
    4358                    $C$DW$T$137     .dwtag  DW_TAG_typedef
    4359                            .dwattr $C$DW$T$137, DW_AT_name("int64_t")
    4360                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$125)
    4361                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4362                            .dwattr $C$DW$T$137, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4363                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x33)
    4364                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x14)
    4365                    
    4366                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    4367                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    4368                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    4369                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    4370                    
    4371                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    4372                            .dwattr $C$DW$T$138, DW_AT_name("__uint64_t")
    4373                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$15)
    4374                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4375                            .dwattr $C$DW$T$138, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4376                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x48)
    4377                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x1c)
    4378                    
    4379                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    4380                            .dwattr $C$DW$T$139, DW_AT_name("__dev_t")
    4381                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$138)
    4382                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4383                            .dwattr $C$DW$T$139, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4384                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x74)
    4385                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x14)
    4386                    
    4387                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    4388                            .dwattr $C$DW$T$140, DW_AT_name("__fsblkcnt_t")
    4389                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$138)
    4390                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4391                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4392                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x32)
    4393                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x14)
    4394                    
    4395                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    4396                            .dwattr $C$DW$T$141, DW_AT_name("__fsfilcnt_t")
    4397                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$138)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   81

    4398                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4399                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4400                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x33)
    4401                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x14)
    4402                    
    4403                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    4404                            .dwattr $C$DW$T$142, DW_AT_name("__ino_t")
    4405                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$138)
    4406                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4407                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4408                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x36)
    4409                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x14)
    4410                    
    4411                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    4412                            .dwattr $C$DW$T$143, DW_AT_name("__nlink_t")
    4413                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$138)
    4414                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4415                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4416                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x3c)
    4417                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x14)
    4418                    
    4419                    $C$DW$T$144     .dwtag  DW_TAG_typedef
    4420                            .dwattr $C$DW$T$144, DW_AT_name("__uint_fast64_t")
    4421                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$138)
    4422                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4423                            .dwattr $C$DW$T$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4424                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x6c)
    4425                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x14)
    4426                    
    4427                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    4428                            .dwattr $C$DW$T$145, DW_AT_name("uint_fast64_t")
    4429                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$144)
    4430                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    4431                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4432                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x3a)
    4433                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x1a)
    4434                    
    4435                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    4436                            .dwattr $C$DW$T$146, DW_AT_name("__uint_least64_t")
    4437                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$138)
    4438                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    4439                            .dwattr $C$DW$T$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4440                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x70)
    4441                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x14)
    4442                    
    4443                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    4444                            .dwattr $C$DW$T$147, DW_AT_name("uint_least64_t")
    4445                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    4446                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4447                            .dwattr $C$DW$T$147, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4448                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x30)
    4449                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x1a)
    4450                    
    4451                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    4452                            .dwattr $C$DW$T$148, DW_AT_name("__uintmax_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   82

    4453                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$138)
    4454                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    4455                            .dwattr $C$DW$T$148, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4456                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x67)
    4457                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x14)
    4458                    
    4459                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    4460                            .dwattr $C$DW$T$149, DW_AT_name("__rman_res_t")
    4461                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$148)
    4462                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    4463                            .dwattr $C$DW$T$149, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4464                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x8f)
    4465                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x19)
    4466                    
    4467                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    4468                            .dwattr $C$DW$T$150, DW_AT_name("uintmax_t")
    4469                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$148)
    4470                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    4471                            .dwattr $C$DW$T$150, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4472                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x58)
    4473                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x16)
    4474                    
    4475                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    4476                            .dwattr $C$DW$T$151, DW_AT_name("uint64_t")
    4477                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$138)
    4478                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    4479                            .dwattr $C$DW$T$151, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4480                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x47)
    4481                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x15)
    4482                    
    4483                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    4484                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    4485                            .dwattr $C$DW$T$16, DW_AT_name("float")
    4486                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    4487                    
    4488                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    4489                            .dwattr $C$DW$T$152, DW_AT_name("__float_t")
    4490                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$16)
    4491                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    4492                            .dwattr $C$DW$T$152, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4493                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x50)
    4494                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x10)
    4495                    
    4496                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    4497                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    4498                            .dwattr $C$DW$T$17, DW_AT_name("double")
    4499                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    4500                    
    4501                    $C$DW$T$153     .dwtag  DW_TAG_typedef
    4502                            .dwattr $C$DW$T$153, DW_AT_name("__double_t")
    4503                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$17)
    4504                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    4505                            .dwattr $C$DW$T$153, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4506                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x4f)
    4507                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x11)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   83

    4508                    
    4509                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    4510                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    4511                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    4512                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    4513                    
    4514                    $C$DW$T$154     .dwtag  DW_TAG_base_type
    4515                            .dwattr $C$DW$T$154, DW_AT_encoding(DW_ATE_unsigned_char)
    4516                            .dwattr $C$DW$T$154, DW_AT_name("unsigned char")
    4517                            .dwattr $C$DW$T$154, DW_AT_byte_size(0x01)
    4518                    
    4519                    
    4520                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    4521                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    4522                            .dwattr $C$DW$T$19, DW_AT_declaration
    4523                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4524                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x47)
    4525                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    4526                            .dwendtag $C$DW$T$19
    4527                    
    4528                    $C$DW$T$156     .dwtag  DW_TAG_pointer_type
    4529                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$19)
    4530                            .dwattr $C$DW$T$156, DW_AT_address_class(0x20)
    4531                    
    4532                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    4533                            .dwattr $C$DW$T$157, DW_AT_name("__mqd_t")
    4534                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$156)
    4535                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    4536                            .dwattr $C$DW$T$157, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4537                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x47)
    4538                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x16)
    4539                    
    4540                    
    4541                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    4542                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    4543                            .dwattr $C$DW$T$20, DW_AT_declaration
    4544                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4545                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x46)
    4546                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    4547                            .dwendtag $C$DW$T$20
    4548                    
    4549                    $C$DW$T$158     .dwtag  DW_TAG_pointer_type
    4550                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$20)
    4551                            .dwattr $C$DW$T$158, DW_AT_address_class(0x20)
    4552                    
    4553                    $C$DW$T$159     .dwtag  DW_TAG_typedef
    4554                            .dwattr $C$DW$T$159, DW_AT_name("__timer_t")
    4555                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$158)
    4556                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    4557                            .dwattr $C$DW$T$159, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4558                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x46)
    4559                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x19)
    4560                    
    4561                    
    4562                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   84

    4563                            .dwattr $C$DW$T$28, DW_AT_name("__va_list_t")
    4564                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x04)
    4565                    $C$DW$146       .dwtag  DW_TAG_member
    4566                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$3)
    4567                            .dwattr $C$DW$146, DW_AT_name("__ap")
    4568                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("__ap")
    4569                            .dwattr $C$DW$146, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4570                            .dwattr $C$DW$146, DW_AT_accessibility(DW_ACCESS_public)
    4571                            .dwattr $C$DW$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    4572                            .dwattr $C$DW$146, DW_AT_decl_line(0x88)
    4573                            .dwattr $C$DW$146, DW_AT_decl_column(0x0c)
    4574                    
    4575                            .dwattr $C$DW$T$28, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4576                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x87)
    4577                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    4578                            .dwendtag $C$DW$T$28
    4579                    
    4580                    $C$DW$T$160     .dwtag  DW_TAG_typedef
    4581                            .dwattr $C$DW$T$160, DW_AT_name("__va_list")
    4582                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$28)
    4583                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    4584                            .dwattr $C$DW$T$160, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4585                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x89)
    4586                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x03)
    4587                    
    4588                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    4589                    
    4590                    ;***************************************************************
    4591                    ;* DWARF CIE ENTRIES                                           *
    4592                    ;***************************************************************
    4593                    
    4594                    $C$DW$CIE       .dwcie 14
    4595                            .dwcfi  cfa_register, 13
    4596                            .dwcfi  cfa_offset, 0
    4597                            .dwcfi  same_value, 4
    4598                            .dwcfi  same_value, 5
    4599                            .dwcfi  same_value, 6
    4600                            .dwcfi  same_value, 7
    4601                            .dwcfi  same_value, 8
    4602                            .dwcfi  same_value, 9
    4603                            .dwcfi  same_value, 10
    4604                            .dwcfi  same_value, 11
    4605                            .dwcfi  same_value, 80
    4606                            .dwcfi  same_value, 81
    4607                            .dwcfi  same_value, 82
    4608                            .dwcfi  same_value, 83
    4609                            .dwcfi  same_value, 84
    4610                            .dwcfi  same_value, 85
    4611                            .dwcfi  same_value, 86
    4612                            .dwcfi  same_value, 87
    4613                            .dwcfi  same_value, 88
    4614                            .dwcfi  same_value, 89
    4615                            .dwcfi  same_value, 90
    4616                            .dwcfi  same_value, 91
    4617                            .dwcfi  same_value, 92
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   85

    4618                            .dwcfi  same_value, 93
    4619                            .dwcfi  same_value, 94
    4620                            .dwcfi  same_value, 95
    4621                            .dwendentry
    4622                    
    4623                    ;***************************************************************
    4624                    ;* DWARF REGISTER MAP                                          *
    4625                    ;***************************************************************
    4626                    
    4627                    $C$DW$147       .dwtag  DW_TAG_TI_assign_register
    4628                            .dwattr $C$DW$147, DW_AT_name("A1")
    4629                            .dwattr $C$DW$147, DW_AT_location[DW_OP_reg0]
    4630                    
    4631                    $C$DW$148       .dwtag  DW_TAG_TI_assign_register
    4632                            .dwattr $C$DW$148, DW_AT_name("A2")
    4633                            .dwattr $C$DW$148, DW_AT_location[DW_OP_reg1]
    4634                    
    4635                    $C$DW$149       .dwtag  DW_TAG_TI_assign_register
    4636                            .dwattr $C$DW$149, DW_AT_name("A3")
    4637                            .dwattr $C$DW$149, DW_AT_location[DW_OP_reg2]
    4638                    
    4639                    $C$DW$150       .dwtag  DW_TAG_TI_assign_register
    4640                            .dwattr $C$DW$150, DW_AT_name("A4")
    4641                            .dwattr $C$DW$150, DW_AT_location[DW_OP_reg3]
    4642                    
    4643                    $C$DW$151       .dwtag  DW_TAG_TI_assign_register
    4644                            .dwattr $C$DW$151, DW_AT_name("V1")
    4645                            .dwattr $C$DW$151, DW_AT_location[DW_OP_reg4]
    4646                    
    4647                    $C$DW$152       .dwtag  DW_TAG_TI_assign_register
    4648                            .dwattr $C$DW$152, DW_AT_name("V2")
    4649                            .dwattr $C$DW$152, DW_AT_location[DW_OP_reg5]
    4650                    
    4651                    $C$DW$153       .dwtag  DW_TAG_TI_assign_register
    4652                            .dwattr $C$DW$153, DW_AT_name("V3")
    4653                            .dwattr $C$DW$153, DW_AT_location[DW_OP_reg6]
    4654                    
    4655                    $C$DW$154       .dwtag  DW_TAG_TI_assign_register
    4656                            .dwattr $C$DW$154, DW_AT_name("V4")
    4657                            .dwattr $C$DW$154, DW_AT_location[DW_OP_reg7]
    4658                    
    4659                    $C$DW$155       .dwtag  DW_TAG_TI_assign_register
    4660                            .dwattr $C$DW$155, DW_AT_name("V5")
    4661                            .dwattr $C$DW$155, DW_AT_location[DW_OP_reg8]
    4662                    
    4663                    $C$DW$156       .dwtag  DW_TAG_TI_assign_register
    4664                            .dwattr $C$DW$156, DW_AT_name("V6")
    4665                            .dwattr $C$DW$156, DW_AT_location[DW_OP_reg9]
    4666                    
    4667                    $C$DW$157       .dwtag  DW_TAG_TI_assign_register
    4668                            .dwattr $C$DW$157, DW_AT_name("V7")
    4669                            .dwattr $C$DW$157, DW_AT_location[DW_OP_reg10]
    4670                    
    4671                    $C$DW$158       .dwtag  DW_TAG_TI_assign_register
    4672                            .dwattr $C$DW$158, DW_AT_name("V8")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   86

    4673                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg11]
    4674                    
    4675                    $C$DW$159       .dwtag  DW_TAG_TI_assign_register
    4676                            .dwattr $C$DW$159, DW_AT_name("V9")
    4677                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg12]
    4678                    
    4679                    $C$DW$160       .dwtag  DW_TAG_TI_assign_register
    4680                            .dwattr $C$DW$160, DW_AT_name("SP")
    4681                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg13]
    4682                    
    4683                    $C$DW$161       .dwtag  DW_TAG_TI_assign_register
    4684                            .dwattr $C$DW$161, DW_AT_name("LR")
    4685                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg14]
    4686                    
    4687                    $C$DW$162       .dwtag  DW_TAG_TI_assign_register
    4688                            .dwattr $C$DW$162, DW_AT_name("PC")
    4689                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg15]
    4690                    
    4691                    $C$DW$163       .dwtag  DW_TAG_TI_assign_register
    4692                            .dwattr $C$DW$163, DW_AT_name("SR")
    4693                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg17]
    4694                    
    4695                    $C$DW$164       .dwtag  DW_TAG_TI_assign_register
    4696                            .dwattr $C$DW$164, DW_AT_name("AP")
    4697                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg7]
    4698                    
    4699                    $C$DW$165       .dwtag  DW_TAG_TI_assign_register
    4700                            .dwattr $C$DW$165, DW_AT_name("D0")
    4701                            .dwattr $C$DW$165, DW_AT_location[DW_OP_regx 0x40]
    4702                    
    4703                    $C$DW$166       .dwtag  DW_TAG_TI_assign_register
    4704                            .dwattr $C$DW$166, DW_AT_name("D0_hi")
    4705                            .dwattr $C$DW$166, DW_AT_location[DW_OP_regx 0x41]
    4706                    
    4707                    $C$DW$167       .dwtag  DW_TAG_TI_assign_register
    4708                            .dwattr $C$DW$167, DW_AT_name("D1")
    4709                            .dwattr $C$DW$167, DW_AT_location[DW_OP_regx 0x42]
    4710                    
    4711                    $C$DW$168       .dwtag  DW_TAG_TI_assign_register
    4712                            .dwattr $C$DW$168, DW_AT_name("D1_hi")
    4713                            .dwattr $C$DW$168, DW_AT_location[DW_OP_regx 0x43]
    4714                    
    4715                    $C$DW$169       .dwtag  DW_TAG_TI_assign_register
    4716                            .dwattr $C$DW$169, DW_AT_name("D2")
    4717                            .dwattr $C$DW$169, DW_AT_location[DW_OP_regx 0x44]
    4718                    
    4719                    $C$DW$170       .dwtag  DW_TAG_TI_assign_register
    4720                            .dwattr $C$DW$170, DW_AT_name("D2_hi")
    4721                            .dwattr $C$DW$170, DW_AT_location[DW_OP_regx 0x45]
    4722                    
    4723                    $C$DW$171       .dwtag  DW_TAG_TI_assign_register
    4724                            .dwattr $C$DW$171, DW_AT_name("D3")
    4725                            .dwattr $C$DW$171, DW_AT_location[DW_OP_regx 0x46]
    4726                    
    4727                    $C$DW$172       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   87

    4728                            .dwattr $C$DW$172, DW_AT_name("D3_hi")
    4729                            .dwattr $C$DW$172, DW_AT_location[DW_OP_regx 0x47]
    4730                    
    4731                    $C$DW$173       .dwtag  DW_TAG_TI_assign_register
    4732                            .dwattr $C$DW$173, DW_AT_name("D4")
    4733                            .dwattr $C$DW$173, DW_AT_location[DW_OP_regx 0x48]
    4734                    
    4735                    $C$DW$174       .dwtag  DW_TAG_TI_assign_register
    4736                            .dwattr $C$DW$174, DW_AT_name("D4_hi")
    4737                            .dwattr $C$DW$174, DW_AT_location[DW_OP_regx 0x49]
    4738                    
    4739                    $C$DW$175       .dwtag  DW_TAG_TI_assign_register
    4740                            .dwattr $C$DW$175, DW_AT_name("D5")
    4741                            .dwattr $C$DW$175, DW_AT_location[DW_OP_regx 0x4a]
    4742                    
    4743                    $C$DW$176       .dwtag  DW_TAG_TI_assign_register
    4744                            .dwattr $C$DW$176, DW_AT_name("D5_hi")
    4745                            .dwattr $C$DW$176, DW_AT_location[DW_OP_regx 0x4b]
    4746                    
    4747                    $C$DW$177       .dwtag  DW_TAG_TI_assign_register
    4748                            .dwattr $C$DW$177, DW_AT_name("D6")
    4749                            .dwattr $C$DW$177, DW_AT_location[DW_OP_regx 0x4c]
    4750                    
    4751                    $C$DW$178       .dwtag  DW_TAG_TI_assign_register
    4752                            .dwattr $C$DW$178, DW_AT_name("D6_hi")
    4753                            .dwattr $C$DW$178, DW_AT_location[DW_OP_regx 0x4d]
    4754                    
    4755                    $C$DW$179       .dwtag  DW_TAG_TI_assign_register
    4756                            .dwattr $C$DW$179, DW_AT_name("D7")
    4757                            .dwattr $C$DW$179, DW_AT_location[DW_OP_regx 0x4e]
    4758                    
    4759                    $C$DW$180       .dwtag  DW_TAG_TI_assign_register
    4760                            .dwattr $C$DW$180, DW_AT_name("D7_hi")
    4761                            .dwattr $C$DW$180, DW_AT_location[DW_OP_regx 0x4f]
    4762                    
    4763                    $C$DW$181       .dwtag  DW_TAG_TI_assign_register
    4764                            .dwattr $C$DW$181, DW_AT_name("D8")
    4765                            .dwattr $C$DW$181, DW_AT_location[DW_OP_regx 0x50]
    4766                    
    4767                    $C$DW$182       .dwtag  DW_TAG_TI_assign_register
    4768                            .dwattr $C$DW$182, DW_AT_name("D8_hi")
    4769                            .dwattr $C$DW$182, DW_AT_location[DW_OP_regx 0x51]
    4770                    
    4771                    $C$DW$183       .dwtag  DW_TAG_TI_assign_register
    4772                            .dwattr $C$DW$183, DW_AT_name("D9")
    4773                            .dwattr $C$DW$183, DW_AT_location[DW_OP_regx 0x52]
    4774                    
    4775                    $C$DW$184       .dwtag  DW_TAG_TI_assign_register
    4776                            .dwattr $C$DW$184, DW_AT_name("D9_hi")
    4777                            .dwattr $C$DW$184, DW_AT_location[DW_OP_regx 0x53]
    4778                    
    4779                    $C$DW$185       .dwtag  DW_TAG_TI_assign_register
    4780                            .dwattr $C$DW$185, DW_AT_name("D10")
    4781                            .dwattr $C$DW$185, DW_AT_location[DW_OP_regx 0x54]
    4782                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:26 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
udma.asm                                                             PAGE   88

    4783                    $C$DW$186       .dwtag  DW_TAG_TI_assign_register
    4784                            .dwattr $C$DW$186, DW_AT_name("D10_hi")
    4785                            .dwattr $C$DW$186, DW_AT_location[DW_OP_regx 0x55]
    4786                    
    4787                    $C$DW$187       .dwtag  DW_TAG_TI_assign_register
    4788                            .dwattr $C$DW$187, DW_AT_name("D11")
    4789                            .dwattr $C$DW$187, DW_AT_location[DW_OP_regx 0x56]
    4790                    
    4791                    $C$DW$188       .dwtag  DW_TAG_TI_assign_register
    4792                            .dwattr $C$DW$188, DW_AT_name("D11_hi")
    4793                            .dwattr $C$DW$188, DW_AT_location[DW_OP_regx 0x57]
    4794                    
    4795                    $C$DW$189       .dwtag  DW_TAG_TI_assign_register
    4796                            .dwattr $C$DW$189, DW_AT_name("D12")
    4797                            .dwattr $C$DW$189, DW_AT_location[DW_OP_regx 0x58]
    4798                    
    4799                    $C$DW$190       .dwtag  DW_TAG_TI_assign_register
    4800                            .dwattr $C$DW$190, DW_AT_name("D12_hi")
    4801                            .dwattr $C$DW$190, DW_AT_location[DW_OP_regx 0x59]
    4802                    
    4803                    $C$DW$191       .dwtag  DW_TAG_TI_assign_register
    4804                            .dwattr $C$DW$191, DW_AT_name("D13")
    4805                            .dwattr $C$DW$191, DW_AT_location[DW_OP_regx 0x5a]
    4806                    
    4807                    $C$DW$192       .dwtag  DW_TAG_TI_assign_register
    4808                            .dwattr $C$DW$192, DW_AT_name("D13_hi")
    4809                            .dwattr $C$DW$192, DW_AT_location[DW_OP_regx 0x5b]
    4810                    
    4811                    $C$DW$193       .dwtag  DW_TAG_TI_assign_register
    4812                            .dwattr $C$DW$193, DW_AT_name("D14")
    4813                            .dwattr $C$DW$193, DW_AT_location[DW_OP_regx 0x5c]
    4814                    
    4815                    $C$DW$194       .dwtag  DW_TAG_TI_assign_register
    4816                            .dwattr $C$DW$194, DW_AT_name("D14_hi")
    4817                            .dwattr $C$DW$194, DW_AT_location[DW_OP_regx 0x5d]
    4818                    
    4819                    $C$DW$195       .dwtag  DW_TAG_TI_assign_register
    4820                            .dwattr $C$DW$195, DW_AT_name("D15")
    4821                            .dwattr $C$DW$195, DW_AT_location[DW_OP_regx 0x5e]
    4822                    
    4823                    $C$DW$196       .dwtag  DW_TAG_TI_assign_register
    4824                            .dwattr $C$DW$196, DW_AT_name("D15_hi")
    4825                            .dwattr $C$DW$196, DW_AT_location[DW_OP_regx 0x5f]
    4826                    
    4827                    $C$DW$197       .dwtag  DW_TAG_TI_assign_register
    4828                            .dwattr $C$DW$197, DW_AT_name("FPEXC")
    4829                            .dwattr $C$DW$197, DW_AT_location[DW_OP_reg18]
    4830                    
    4831                    $C$DW$198       .dwtag  DW_TAG_TI_assign_register
    4832                            .dwattr $C$DW$198, DW_AT_name("FPSCR")
    4833                            .dwattr $C$DW$198, DW_AT_location[DW_OP_reg19]
    4834                    
    4835                            .dwendtag $C$DW$CU
    4836                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 519 (89%)
Number of Thumb2 ins encoded as Thumb2 = 64 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 52


No Assembly Errors, No Assembly Warnings
