LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dff_logic IS
PORT (d, clk : IN BIT;
		q : OUT BIT;
		);
END dff_logic

--ARCHITECTURE behavior OF dff_logic IS
--BEGIN
--	PROCESS(clk)
--	BEGIN
--		IF (clk'event AND clk = '1') THEN
--			q <= d;
--		END IF;
--	END PROCESS;
--END behavior;