# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Mesi_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi {C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi/Mesi.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mesi
# 
# Top level modules:
# 	Mesi
# 
vsim +altera -do Mesi_run_msim_rtl_verilog.do -l msim_transcript -gui work.Mesi
# vsim +altera -do Mesi_run_msim_rtl_verilog.do -l msim_transcript -gui work.Mesi 
# Loading work.Mesi
# do Mesi_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi {C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi/Mesi.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mesi
# 
# Top level modules:
# 	Mesi
# 
do C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
# 1
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/Mesi/Reset
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/Mesi/clock
add wave -position 3 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/Mesi/Bus_in
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/Mesi/CPU
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi/simulation/modelsim/primeiro_teste.do
wave editwrite -file C:/Users/Daniel.BATCOMPUTER/Desktop/Tp4_Laoc/Mesi/simulation/modelsim/primeiro_teste.do -append
