--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 3 -s 5 -n 3 -fastpaths
group_photos_top.ncd group_photos_top.pcf -o group_photos_top_postpar.twr

Design file:              group_photos_top.ncd
Physical constraint file: group_photos_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    2.764|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<4>          |blue<0>        |   12.738|
sw<4>          |blue<1>        |   13.360|
sw<4>          |green<0>       |   12.402|
sw<4>          |green<1>       |   12.227|
sw<4>          |green<2>       |   12.771|
sw<4>          |red<0>         |   12.271|
sw<4>          |red<1>         |   12.750|
sw<4>          |red<2>         |   12.194|
sw<5>          |blue<0>        |   12.460|
sw<5>          |blue<1>        |   13.082|
sw<5>          |green<0>       |   12.124|
sw<5>          |green<1>       |   11.949|
sw<5>          |green<2>       |   12.493|
sw<5>          |red<0>         |   11.993|
sw<5>          |red<1>         |   12.472|
sw<5>          |red<2>         |   11.916|
sw<6>          |blue<0>        |   12.137|
sw<6>          |blue<1>        |   12.759|
sw<6>          |green<0>       |   11.801|
sw<6>          |green<1>       |   11.626|
sw<6>          |green<2>       |   12.170|
sw<6>          |red<0>         |   11.670|
sw<6>          |red<1>         |   12.149|
sw<6>          |red<2>         |   11.593|
sw<7>          |blue<0>        |   11.552|
sw<7>          |blue<1>        |   12.174|
sw<7>          |green<0>       |   11.216|
sw<7>          |green<1>       |   11.041|
sw<7>          |green<2>       |   11.585|
sw<7>          |red<0>         |   11.085|
sw<7>          |red<1>         |   11.564|
sw<7>          |red<2>         |   11.008|
---------------+---------------+---------+


Analysis completed Mon Mar 24 21:14:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



