Analysis & Synthesis report for mcu_top
Sat Jan 20 19:03:06 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Physical Synthesis Netlist Optimizations
 17. Multiplexer Restructuring Statistics (No Restructuring Performed)
 18. Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1
 19. Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1
 20. Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|edge_detect:u_toggle_detect
 21. Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_outhigh_detect
 22. Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_outlow_detect
 23. Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_inhigh_detect
 24. Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_inlow_detect
 25. Parameter Settings for User Entity Instance: gpio_top:u_gpio|posedge_detect:u_inta_detect
 26. Parameter Settings for User Entity Instance: gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen
 27. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync
 28. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async
 29. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h
 30. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p
 31. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm
 32. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm
 33. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm
 35. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm
 36. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux
 38. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0
 39. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst1
 40. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst2
 41. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst3
 42. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo
 43. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo
 44. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0
 45. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|posedge_detect:u_posedge_detect
 46. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|sync_ff:u_sync_ff_inst0
 47. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|negedge_detect:u_negedge_detect_inst0
 48. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|posedge_detect:u_posedge_detect_inst0
 49. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|posedge_detect:u_int_detect
 50. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen
 51. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux
 52. Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|clk_even_division:u_lsi
 54. Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25
 56. altsyncram Parameter Settings by Entity Instance
 57. altpll Parameter Settings by Entity Instance
 58. lpm_mult Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "fpga_platform:u_fpga_platform|clk_even_division:u_lsi"
 60. Port Connectivity Checks: "fpga_platform:u_fpga_platform"
 61. Port Connectivity Checks: "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|debug1_apb_cfg:u_debug_reg"
 62. Port Connectivity Checks: "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux"
 63. Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer"
 64. Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"
 65. Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux"
 66. Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"
 67. Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"
 68. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2"
 69. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1"
 70. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async"
 71. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync"
 72. Port Connectivity Checks: "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"
 73. Port Connectivity Checks: "fp_domain:u_fp_domain"
 74. In-System Memory Content Editor Settings
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 20 19:03:06 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; mcu_top                                         ;
; Top-level Entity Name              ; mcu_top                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 27,494                                          ;
;     Total combinational functions  ; 24,098                                          ;
;     Dedicated logic registers      ; 7,201                                           ;
; Total registers                    ; 7201                                            ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 327,680                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE55F23I7       ;                    ;
; Top-level entity name                                            ; mcu_top            ; mcu_top            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; design_define.v                                                                                        ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/design_define.v                                                    ;             ;
; ../../../library/rtl_logic/fifo_gen.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v                                                                                  ;             ;
; ../../../library/rtl_logic/sync_ff.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v                                                                                   ;             ;
; ../../../library/rtl_logic/edge_detect.v                                                               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v                                                                               ;             ;
; ../../../library/rtl_logic/clock_gen.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v                                                                                 ;             ;
; ../../../library/cm3/cortexm3ds_logic.v                                                                ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v                                                                                ;             ;
; ../../../library/cm3/CORTEXM3INTEGRATIONDS.v                                                           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v                                                                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v             ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v                             ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v                               ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v                 ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v                       ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v                                       ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v                       ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v                                       ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v                         ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v                                         ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v                     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v                                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v                                   ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v                                                   ;             ;
; ../../../user/verilog/domain/fp_domain.v                                                               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v                                                                               ;             ;
; ../../../user/verilog/sram/sram_top.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v                                                                                  ;             ;
; ../../../user/verilog/mcu_top.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v                                                                                        ;             ;
; ../../../library/altera_ip/ram_32k/ram_32k.v                                                           ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v                                                                           ;             ;
; ../../../library/altera_ip/ram_8k/ram_8k.v                                                             ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v                                                                             ;             ;
; ../../../library/altera_ip/pll_50m/pll_50m.v                                                           ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v                                                                           ;             ;
; ../../../user/fpga_verilog/fpga_platform.v                                                             ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v                                                                             ;             ;
; ../../../library/rtl_logic/interrupt_gen.v                                                             ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v                                                                             ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v                                     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v                                                     ;             ;
; ../../../library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v                               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v                                               ;             ;
; ../../../library/gen_apb/debug0_apb_cfg.v                                                              ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v                                                                              ;             ;
; ../../../library/gen_apb/debug1_apb_cfg.v                                                              ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v                                                                              ;             ;
; ../../../user/verilog/domain/apb0_top.v                                                                ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v                                                                                ;             ;
; ../../../user/verilog/domain/apb1_top.v                                                                ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v                                                                                ;             ;
; ../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v                                                   ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v                                                                   ;             ;
; ../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v                                                   ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v                                                                   ;             ;
; ../../../user/verilog/uart/uart_pe_core/uart_pe_core.v                                                 ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v                                                                 ;             ;
; ../../../user/verilog/uart/uart_apb_cfg.v                                                              ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v                                                                              ;             ;
; ../../../user/verilog/uart/uart_data_buffer.v                                                          ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v                                                                          ;             ;
; ../../../user/verilog/uart/uart_regs_wrap.v                                                            ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v                                                                            ;             ;
; ../../../user/verilog/uart/uart_top.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v                                                                                  ;             ;
; ../../../user/verilog/gpio/gpio_apb_cfg.v                                                              ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v                                                                              ;             ;
; ../../../user/verilog/gpio/pad.v                                                                       ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v                                                                                       ;             ;
; ../../../user/verilog/gpio/gpio_regs_wrap.v                                                            ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v                                                                            ;             ;
; ../../../user/verilog/gpio/gpioa_mux.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v                                                                                 ;             ;
; ../../../user/verilog/gpio/gpio_top.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v                                                                                  ;             ;
; ../../../user/verilog/gpio/gpio_normal.v                                                               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v                                                                               ;             ;
; ../../../user/verilog/gpio/gpio_pad.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v                                                                                  ;             ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; aglobal181.inc                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_qem1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf                                             ;             ;
; db/altsyncram_pic2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_pic2.tdf                                             ;             ;
; bootloader.mif                                                                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif                                                     ;             ;
; sld_mod_ram_rom.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                      ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_rom_sr.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; db/altsyncram_stj1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf                                             ;             ;
; db/altsyncram_03a2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf                                             ;             ;
; altpll.tdf                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf                                                           ;             ;
; stratix_pll.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;             ;
; stratixii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;             ;
; cycloneii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;             ;
; db/pll_50m_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v                                                ;             ;
; sld_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld6ed12f1a/alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; lpm_mult.tdf                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;             ;
; lpm_add_sub.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; multcore.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/multcore.inc                                                         ;             ;
; bypassff.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mult_7dt.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;             ;
; addcore.inc                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/addcore.inc                                                          ;             ;
; look_add.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/look_add.inc                                                         ;             ;
; alt_stratix_add_sub.inc                                                                                ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;             ;
; db/add_sub_pvi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf                                                 ;             ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 27,494                                                                                                              ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 24098                                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 17162                                                                                                               ;
;     -- 3 input functions                    ; 5252                                                                                                                ;
;     -- <=2 input functions                  ; 1684                                                                                                                ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 23250                                                                                                               ;
;     -- arithmetic mode                      ; 848                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 7201                                                                                                                ;
;     -- Dedicated logic registers            ; 7201                                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 25                                                                                                                  ;
; Total memory bits                           ; 327680                                                                                                              ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 6517                                                                                                                ;
; Total fan-out                               ; 114406                                                                                                              ;
; Average fan-out                             ; 3.64                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mcu_top                                                                                                                                ; 24098 (2)           ; 7201 (0)                  ; 327680      ; 6            ; 0       ; 3         ; 25   ; 0            ; |mcu_top                                                                                                                                                                                                                                                                                                                                            ; mcu_top                           ; work         ;
;    |fp_domain:u_fp_domain|                                                                                                              ; 23523 (2)           ; 6639 (0)                  ; 327680      ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain                                                                                                                                                                                                                                                                                                                      ; fp_domain                         ; work         ;
;       |CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|                                                                                     ; 21550 (0)           ; 5216 (0)                  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION                                                                                                                                                                                                                                                                          ; CORTEXM3INTEGRATIONDS             ; work         ;
;          |cortexm3ds_logic:u_cortexm3ds_logic|                                                                                          ; 21550 (21458)       ; 5216 (5216)               ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic                                                                                                                                                                                                                                      ; cortexm3ds_logic                  ; work         ;
;             |lpm_add_sub:Add25|                                                                                                         ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                |add_sub_pvi:auto_generated|                                                                                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25|add_sub_pvi:auto_generated                                                                                                                                                                                         ; add_sub_pvi                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;                |mult_7dt:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                               ; mult_7dt                          ; work         ;
;       |ahb_bus_matrix:u_ahb_bus_matrix|                                                                                                 ; 503 (0)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix                                                                                                                                                                                                                                                                                      ; ahb_bus_matrix                    ; work         ;
;          |ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|                                                                          ; 64 (62)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS0          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|                                                                          ; 32 (30)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS1          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|                                                                          ; 53 (50)             ; 6 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS2          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|                                                                                        ; 17 (17)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|                                                                                        ; 7 (7)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|                                                                                        ; 38 (38)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|                                                                                    ; 99 (76)             ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM0                ; work         ;
;             |ahb_bus_matrix_arbiterM0:u_output_arb|                                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM0          ; work         ;
;          |ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|                                                                                    ; 79 (56)             ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM1                ; work         ;
;             |ahb_bus_matrix_arbiterM1:u_output_arb|                                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM1          ; work         ;
;          |ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|                                                                                    ; 31 (9)              ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM5                ; work         ;
;             |ahb_bus_matrix_arbiterM5:u_output_arb|                                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM5          ; work         ;
;          |ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|                                                                                    ; 41 (38)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM6                ; work         ;
;             |ahb_bus_matrix_arbiterM6:u_output_arb|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|ahb_bus_matrix_arbiterM6:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM6          ; work         ;
;          |ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|                                                                                    ; 42 (39)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM7                ; work         ;
;             |ahb_bus_matrix_arbiterM7:u_output_arb|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|ahb_bus_matrix_arbiterM7:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM7          ; work         ;
;       |apb0_top:u_apb0_sync_top|                                                                                                        ; 936 (0)             ; 722 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top                                                                                                                                                                                                                                                                                             ; apb0_top                          ; work         ;
;          |cmsdk_apb_slave_mux:u_apb0_slave_mux|                                                                                         ; 249 (249)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux                                                                                                                                                                                                                                                        ; cmsdk_apb_slave_mux               ; work         ;
;          |debug0_apb_cfg:u_debug_reg|                                                                                                   ; 12 (12)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg                                                                                                                                                                                                                                                                  ; debug0_apb_cfg                    ; work         ;
;          |uart_top:u_uart0|                                                                                                             ; 675 (8)             ; 594 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0                                                                                                                                                                                                                                                                            ; uart_top                          ; work         ;
;             |interrupt_gen:u_interrupt_gen|                                                                                             ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen                                                                                                                                                                                                                                              ; interrupt_gen                     ; work         ;
;                |interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[4].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[4].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[5].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[5].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[6].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[6].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[7].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[7].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;                |interrupt_bit_gen:INT_GEN[8].u_int_bit_gen|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[8].u_int_bit_gen                                                                                                                                                                                                   ; interrupt_bit_gen                 ; work         ;
;             |posedge_detect:u_int_detect|                                                                                               ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|posedge_detect:u_int_detect                                                                                                                                                                                                                                                ; posedge_detect                    ; work         ;
;             |sync_ff_3d_en:u_sync_ff_3d_en_inst0|                                                                                       ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0                                                                                                                                                                                                                                        ; sync_ff_3d_en                     ; work         ;
;             |uart_data_buffer:u_uart_data_buffer|                                                                                       ; 319 (8)             ; 346 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer                                                                                                                                                                                                                                        ; uart_data_buffer                  ; work         ;
;                |fifo_sync:u_rx_fifo|                                                                                                    ; 154 (154)           ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo                                                                                                                                                                                                                    ; fifo_sync                         ; work         ;
;                |fifo_sync:u_tx_fifo|                                                                                                    ; 157 (157)           ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo                                                                                                                                                                                                                    ; fifo_sync                         ; work         ;
;             |uart_pe_core:u_uart_pe_core|                                                                                               ; 296 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core                                                                                                                                                                                                                                                ; uart_pe_core                      ; work         ;
;                |posedge_detect:u_posedge_detect|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|posedge_detect:u_posedge_detect                                                                                                                                                                                                                ; posedge_detect                    ; work         ;
;                |uart_pe_rx:u_uart_pe_rx|                                                                                                ; 141 (141)           ; 61 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx                                                                                                                                                                                                                        ; uart_pe_rx                        ; work         ;
;                   |negedge_detect:u_negedge_detect_inst0|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|negedge_detect:u_negedge_detect_inst0                                                                                                                                                                                  ; negedge_detect                    ; work         ;
;                   |posedge_detect:u_posedge_detect_inst0|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|posedge_detect:u_posedge_detect_inst0                                                                                                                                                                                  ; posedge_detect                    ; work         ;
;                   |sync_ff:u_sync_ff_inst0|                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|sync_ff:u_sync_ff_inst0                                                                                                                                                                                                ; sync_ff                           ; work         ;
;                |uart_pe_tx:u_uart_pe_tx|                                                                                                ; 155 (155)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx                                                                                                                                                                                                                        ; uart_pe_tx                        ; work         ;
;             |uart_regs_wrap:u_uart_regs_wrap|                                                                                           ; 42 (0)              ; 115 (38)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap                                                                                                                                                                                                                                            ; uart_regs_wrap                    ; work         ;
;                |sync_ff:u_sync_ff_inst0|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0                                                                                                                                                                                                                    ; sync_ff                           ; work         ;
;                |sync_ff:u_sync_ff_inst1|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst1                                                                                                                                                                                                                    ; sync_ff                           ; work         ;
;                |sync_ff:u_sync_ff_inst2|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst2                                                                                                                                                                                                                    ; sync_ff                           ; work         ;
;                |sync_ff:u_sync_ff_inst3|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst3                                                                                                                                                                                                                    ; sync_ff                           ; work         ;
;                |uart_apb_cfg:u_uart_apb_cfg|                                                                                            ; 38 (38)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg                                                                                                                                                                                                                ; uart_apb_cfg                      ; work         ;
;       |apb1_top:u_apb1_async_top|                                                                                                       ; 118 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top                                                                                                                                                                                                                                                                                            ; apb1_top                          ; work         ;
;          |cmsdk_apb_slave_mux:u_apb1_slave_mux|                                                                                         ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux                                                                                                                                                                                                                                                       ; cmsdk_apb_slave_mux               ; work         ;
;          |debug1_apb_cfg:u_debug_reg|                                                                                                   ; 20 (20)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|debug1_apb_cfg:u_debug_reg                                                                                                                                                                                                                                                                 ; debug1_apb_cfg                    ; work         ;
;       |cmsdk_ahb_to_apb:u_apb0_sync|                                                                                                    ; 5 (5)               ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync                                                                                                                                                                                                                                                                                         ; cmsdk_ahb_to_apb                  ; work         ;
;       |cmsdk_ahb_to_apb_async:u_apb1_async|                                                                                             ; 47 (0)              ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async                                                                                                                                                                                                                                                                                  ; cmsdk_ahb_to_apb_async            ; work         ;
;          |cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|                                                                                ; 9 (9)               ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h                                                                                                                                                                                                                                    ; cmsdk_ahb_to_apb_async_h          ; work         ;
;          |cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|                                                                                ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p                                                                                                                                                                                                                                    ; cmsdk_ahb_to_apb_async_p          ; work         ;
;          |cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1                                                                                                                                                                                                                              ; cmsdk_ahb_to_apb_async_syn        ; work         ;
;          |cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2                                                                                                                                                                                                                              ; cmsdk_ahb_to_apb_async_syn        ; work         ;
;       |sram_top:u_sram_top|                                                                                                             ; 362 (4)             ; 238 (0)                   ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top                                                                                                                                                                                                                                                                                                  ; sram_top                          ; work         ;
;          |cmsdk_ahb_to_sram:u_ahb_to_dtcm|                                                                                              ; 102 (102)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm                                                                                                                                                                                                                                                                  ; cmsdk_ahb_to_sram                 ; work         ;
;          |cmsdk_ahb_to_sram:u_ahb_to_itcm|                                                                                              ; 73 (73)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm                                                                                                                                                                                                                                                                  ; cmsdk_ahb_to_sram                 ; work         ;
;          |ram_32k:u_itcm|                                                                                                               ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm                                                                                                                                                                                                                                                                                   ; ram_32k                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_qem1:auto_generated|                                                                                         ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated                                                                                                                                                                                                                    ; altsyncram_qem1                   ; work         ;
;                   |altsyncram_pic2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1                                                                                                                                                                                        ; altsyncram_pic2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 92 (67)             ; 69 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                       ; sld_rom_sr                        ; work         ;
;          |ram_8k:u_dtcm|                                                                                                                ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm                                                                                                                                                                                                                                                                                    ; ram_8k                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_stj1:auto_generated|                                                                                         ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated                                                                                                                                                                                                                     ; altsyncram_stj1                   ; work         ;
;                   |altsyncram_03a2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1                                                                                                                                                                                         ; altsyncram_03a2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 91 (65)             ; 67 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 26 (26)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |fpga_platform:u_fpga_platform|                                                                                                      ; 14 (8)              ; 12 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform                                                                                                                                                                                                                                                                                                              ; fpga_platform                     ; work         ;
;       |clk_even_division:u_lsi|                                                                                                         ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|clk_even_division:u_lsi                                                                                                                                                                                                                                                                                      ; clk_even_division                 ; work         ;
;       |pll_50m:u_pll0|                                                                                                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0                                                                                                                                                                                                                                                                                               ; pll_50m                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;             |pll_50m_altpll:auto_generated|                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated                                                                                                                                                                                                                                         ; pll_50m_altpll                    ; work         ;
;    |gpio_top:u_gpio|                                                                                                                    ; 382 (10)            ; 436 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio                                                                                                                                                                                                                                                                                                                            ; gpio_top                          ; work         ;
;       |gpio_normal:u_gpioa_normal|                                                                                                      ; 128 (128)           ; 144 (64)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal                                                                                                                                                                                                                                                                                                 ; gpio_normal                       ; work         ;
;          |edge_detect:u_toggle_detect|                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal|edge_detect:u_toggle_detect                                                                                                                                                                                                                                                                     ; edge_detect                       ; work         ;
;          |negedge_detect:u_inlow_detect|                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_inlow_detect                                                                                                                                                                                                                                                                   ; negedge_detect                    ; work         ;
;          |negedge_detect:u_outlow_detect|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_outlow_detect                                                                                                                                                                                                                                                                  ; negedge_detect                    ; work         ;
;          |posedge_detect:u_inhigh_detect|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_inhigh_detect                                                                                                                                                                                                                                                                  ; posedge_detect                    ; work         ;
;          |posedge_detect:u_outhigh_detect|                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_outhigh_detect                                                                                                                                                                                                                                                                 ; posedge_detect                    ; work         ;
;       |gpio_pad:u_gpioa_pad|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad                                                                                                                                                                                                                                                                                                       ; gpio_pad                          ; work         ;
;          |pad:GPIO_PAD[0].u_pad|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[0].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[10].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[10].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[11].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[11].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[12].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[12].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[13].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[13].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[14].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[14].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[15].u_pad|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[15].u_pad                                                                                                                                                                                                                                                                                ; pad                               ; work         ;
;          |pad:GPIO_PAD[1].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[1].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[2].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[2].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[3].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[3].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[4].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[4].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[5].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[5].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[6].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[6].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[7].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[7].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[8].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[8].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;          |pad:GPIO_PAD[9].u_pad|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[9].u_pad                                                                                                                                                                                                                                                                                 ; pad                               ; work         ;
;       |gpio_regs_wrap:u_gpioa_regs_wrap|                                                                                                ; 178 (0)             ; 240 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap                                                                                                                                                                                                                                                                                           ; gpio_regs_wrap                    ; work         ;
;          |gpio_apb_cfg:u_gpio_apb_cfg|                                                                                                  ; 178 (178)           ; 240 (240)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg                                                                                                                                                                                                                                                               ; gpio_apb_cfg                      ; work         ;
;       |gpioa_mux:u_gpioa_mux|                                                                                                           ; 32 (32)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|gpioa_mux:u_gpioa_mux                                                                                                                                                                                                                                                                                                      ; gpioa_mux                         ; work         ;
;       |interrupt_gen:u_gpioa_interrupt_gen|                                                                                             ; 17 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen                                                                                                                                                                                                                                                                                        ; interrupt_gen                     ; work         ;
;          |interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[10].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[10].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[11].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[11].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[12].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[12].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[13].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[13].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[14].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[14].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[15].u_int_bit_gen|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[15].u_int_bit_gen                                                                                                                                                                                                                                            ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|                                                                                   ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[4].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[4].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[5].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[5].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[6].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[6].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[7].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[7].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[8].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[8].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;          |interrupt_bit_gen:INT_GEN[9].u_int_bit_gen|                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[9].u_int_bit_gen                                                                                                                                                                                                                                             ; interrupt_bit_gen                 ; work         ;
;       |posedge_detect:u_inta_detect|                                                                                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|gpio_top:u_gpio|posedge_detect:u_inta_detect                                                                                                                                                                                                                                                                                               ; posedge_detect                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 177 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 176 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (122)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; bootloader.mif ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+
; Name                ; curr_state.fsm_wait ; curr_state.fsm_wr1 ; curr_state.fsm_done ; curr_state.fsm_idle                                  ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+
; curr_state.fsm_idle ; 0                   ; 0                  ; 0                   ; 0                                                    ;
; curr_state.fsm_done ; 0                   ; 0                  ; 1                   ; 1                                                    ;
; curr_state.fsm_wr1  ; 0                   ; 1                  ; 0                   ; 1                                                    ;
; curr_state.fsm_wait ; 1                   ; 0                  ; 0                   ; 1                                                    ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K63t07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bf3nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vhfzz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuqh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lwqh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kyqh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0rh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2rh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4rh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6rh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8rh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dcrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cerh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Airh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wprh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vrrh07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gxps07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fzps07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1qs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D3qs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5qs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7qs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9qs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zaqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wgqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Viqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qsqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Owqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyqs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0rs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2rs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4rs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I6rs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8rs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ears07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccrs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aers07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yfrs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Whrs07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D6ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9ua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bjua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hsua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vxua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rzua17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N1va17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J3va17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5va17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7va17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X8va17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tava17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Leva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hgva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vlva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Npva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ftva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyva17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V7wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q9wa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lbwa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdwa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfwa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_resp                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_resp_reg                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[2]                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|data_out_port[2]                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[0]                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_addr[0,1,29..31]                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_write                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_size[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_burst[0..2]                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_mastlock                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_addr[29..31]                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_burst[1,2]                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_mastlock                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_hresp                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|hsel_lock                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|hsel_lock                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|slave_sel                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|hsel_lock                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|slave_sel                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M8km17                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|bound                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|bound                                                       ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|bound                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J23t07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|burst_override                                              ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[0]  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[0]  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|burst_override                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|data_in_port[0]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|data_in_port[0]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[1]                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z1anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z0anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gcanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rebnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vranz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kganz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zw9nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vibnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Drbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zmbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dsbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xtanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tgbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zy9nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z3anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ieanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mianz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aobnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sfbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K7bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9anz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Axanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Planz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nabnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eaanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fbanz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I5bnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hzbnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J2cnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5cnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8cnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbcnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Recnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thcnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vkcnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xncnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqcnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bucnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dxcnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F0dnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3dnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6dnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L9dnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ncdnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pfdnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ridnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tldnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vodnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrdnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bydnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1enz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4enz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7enz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jaenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zyenz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2fnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D5fnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8fnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jefnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nkfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pnfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vwfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzfnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2gnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6gnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9gnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fcgnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hfgnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jignz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llgnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nognz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Prgnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Txgnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V0hnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X3hnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z6hnz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ek0oz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ki0oz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwpoz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntpoz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gttf07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldbu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zabu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkbu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhbu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jobu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxbu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvbu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4cu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1cu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xacu07                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8cu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0tm17                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sxsm17 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvm17                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ip3nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su2nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Et2nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ms3nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ul3nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Un3nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkwa17                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmwa17 ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|tx_data[10]                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvnz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vfhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jlhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bphg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jyhg07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X5ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9ig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ifig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wmig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qqig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kuig07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ualu07                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6k917                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ern917                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zx9nz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2anz6                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A5km17                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sj3oz6                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbooz6                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3km17                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6km17                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[1] ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|data_in_port[1]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|i_addr_in_port[1] ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|data_in_port[1]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_addr_in_port[1] ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndyf07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dgyf07                                            ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state~4                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state~5                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pn2nz6                                            ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; Total Number of Removed Registers = 353                                                                                                                 ;                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zx9nz6,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2anz6                                             ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|data_out_port[2]                             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|burst_override,                                              ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|i_addr_in_port[1], ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|data_in_port[1]                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|data_out_port[2]                             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[1], ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|data_in_port[1],                                         ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_addr_in_port[1]  ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|bound                                                      ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|burst_override,                                              ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[0],  ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|data_in_port[0]                                          ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A5km17,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3km17,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndyf07                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bf3nz6                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sj3oz6,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbooz6                                             ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_resp                                         ; Stuck at GND              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_resp_reg,                                      ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_hresp                                        ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07                                           ; Lost Fanouts              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07,                                            ;
;                                                                                                                                                        ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6,                                            ;
;                                                                                                                                                        ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17                                           ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[0]                                               ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[1]                                                 ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[0] ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|data_in_port[0]                                          ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7201  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 273   ;
; Number of registers using Asynchronous Clear ; 4838  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4734  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|uart_tx                                                       ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_clkdiv[1]                                                                       ; 1       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_clkdiv[2]                                                                       ; 1       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_clkdiv[4]                                                                       ; 1       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_oversampling[0]                                                                 ; 5       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_oversampling[1]                                                                 ; 6       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_oversampling[2]                                                                 ; 4       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_oversampling[3]                                                                 ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|current_state[0]                                              ; 9       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_data_bit[0]                                                                     ; 6       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_clkdiv[1]                                           ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_clkdiv[2]                                           ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_clkdiv[4]                                           ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_oversampling[0]                                     ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_oversampling[1]                                     ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_oversampling[2]                                     ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_oversampling[3]                                     ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst2|Y[0]                                                      ; 5       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|r_data_bit[0]                                         ; 2       ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0|Y[0]                                                      ; 175     ;
; fpga_platform:u_fpga_platform|pll_locked_cnt[3]                                                                                                                                   ; 2       ;
; fpga_platform:u_fpga_platform|pll_locked_cnt[1]                                                                                                                                   ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cmss07                                                                      ; 17      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3us07                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C9us07                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0w917                                                                      ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6                                                                      ; 42      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6                                                                      ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6                                                                      ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6                                                                      ; 21      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6                                                                      ; 14      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6                                                                      ; 16      ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                   ; 27      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foboz6                                                                      ; 12      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui8oz6                                                                      ; 13      ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|i_no_port                                   ; 25      ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[0]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[1]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[2]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[3]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[4]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[5]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[6]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[7]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[8]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[9]                                                                                                                            ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[10]                                                                                                                           ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[11]                                                                                                                           ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[12]                                                                                                                           ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[13]                                                                                                                           ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[14]                                                                                                                           ; 3       ;
; gpio_top:u_gpio|gpio_normal:u_gpioa_normal|gpio_dir[15]                                                                                                                           ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hasnz6                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yefzz6                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrt917                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R7v917                                                                      ; 11      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6                                                                      ; 2       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout ; 3       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout ; 3       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbd917                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sc4t07                                                                      ; 55      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P36107                                                                      ; 9       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F56107                                                                      ; 12      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yt5107                                                                      ; 9       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107                                                                      ; 16      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07                                                                      ; 17      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107                                                                      ; 14      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107                                                                      ; 17      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eg1oz6                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrnh07                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu9oz6                                                                      ; 7       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5oh07                                                                      ; 29      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uctnz6                                                                      ; 13      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqus07                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2ph07                                                                      ; 8       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhuzz6                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6                                                                      ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fozf07                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ongg07                                                                      ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07                                                                      ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T0xg07                                                                      ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dnznz6                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G08m17                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gk8m17                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw8m17                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R99m17                                                                      ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzknz6                                                                      ; 11      ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_no_port                                   ; 12      ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[0]                                                                                           ; 5       ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[1]                                                                                           ; 5       ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[2]                                                                                           ; 5       ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[3]                                                                                           ; 5       ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[4]                                                                                           ; 5       ;
; gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|r_modex[5]                                                                                           ; 5       ;
; Total number of inverted registers = 176*                                                                                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4bjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4ym17[33]~62                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A05jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A05jy6~0_RTM038                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9bu07~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A48jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A49jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aacg07_OTERM105                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add0~1                                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add4~2                                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add8~1                                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add8~54                                                                                                       ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add9~1                                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add10~0                                                                                                       ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Agajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~14                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~15                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~18                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~20                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak2jy6~23                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak47z6~0_OTERM1                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Asag07_OTERM243                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Asgov6~0_Duplicate_2                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atjg07_OTERM103                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B1yg07_OTERM87                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2iov6~7_Duplicate_10                                                                                         ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6tg07_OTERM155                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bhag07_OTERM255                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM265                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM267                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM269                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijnz6_OTERM271                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C0ag07_OTERM209                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C0gg07_OTERM93                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C7hov6~0_Duplicate_2                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C73jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C73jy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C73jy6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C73jy6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C73jy6~10                                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cavnz6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cavnz6_OTERM281                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cavnz6_OTERM283                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cavnz6_OTERM285                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cb27z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cb27z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cb27z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cb27z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbxm17[1]~1                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cfajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cfk8v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cfmiw6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cmrg07_OTERM237                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnhnz6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnhnz6_OTERM59                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnhnz6_OTERM61                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnwm17[1]~0                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpcg07_OTERM149                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr27z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr27z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr27z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr27z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crbjy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cv37z6~2                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cv37z6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cww7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czajy6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czajy6_OTERM15                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czajy6_RTM017                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czajy6_RTM017                                                                                                 ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czbg07_OTERM193                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0_OTERM21                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0_RTM023                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daoiw6~0_RTM023                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dblg07_OTERM133                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dgyg07_OTERM121                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diw7x6~0_OTERM257                                                                                             ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dswm17[1]~1                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dtsg07_OTERM141                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2ajy6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2ajy6~0_OTERM69                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2ajy6~0_RTM071                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2ajy6~0_RTM071                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2bjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E4ug07_OTERM289                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E6a7z6~0_Duplicate_2                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E6bjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Egk8v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Enfg07_OTERM79                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ex38v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F3yg07_OTERM81                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4zm17[1]~1                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vg07_OTERM171                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8mnv6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fj78v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fykg07_OTERM163                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G1ajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G1ajy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G1ajy6~1_RTM070                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G5x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8iov6~1_Duplicate_3                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ghejy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Glniy6~0_RTM0272                                                                                              ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Glniy6~0_RTM0272                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnkg07_OTERM181                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gqrg07_OTERM233                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Grcg07_OTERM151                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gx7jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1cg07_OTERM199                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd9iw6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd9iw6~0_RTM08                                                                                                ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdlg07_OTERM129                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiyg07_OTERM125                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hvsg07_OTERM143                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2oiw6~0_OTERM31                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I6x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I8ejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I48jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I48jy6~0_RTM012                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Idx7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iecg07_OTERM109                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig9jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihug07_OTERM205                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik37z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik37z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik37z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik37z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikgjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikgjy6~0_OTERM277                                                                                             ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipfg07_OTERM77                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iqbg07_OTERM231                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iscjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Isrg07_OTERM239                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivf7z6[15]                                                                                                    ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivhov6~7_Duplicate_9                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ixjg07_OTERM117                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0lg07_OTERM161                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5yg07_OTERM85                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6ug07_OTERM287                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J7vg07_OTERM175                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jjg7z6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jqwm17[1]~1                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2f7z6[5]                                                                                                     ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4gg07_OTERM89                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kf8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfajy6~0_RTM016                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kfajy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj9jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kjajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kjk8v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kkjg07_OTERM99                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kr17z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kr17z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kr17z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kr17z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kt38v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kwag07_OTERM219                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7iov6~_Duplicate_1                                                                                           ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8ag07_OTERM251                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldr7x6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldym17[16]~30                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lflg07_OTERM135                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llag07_OTERM245                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lpkg07_OTERM177                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lrk7x6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Luug07_OTERM187                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M3cg07_OTERM195                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma47z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma47z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma47z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma47z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mabjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mapiw6~1_Duplicate_3                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mgcg07_OTERM111                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~0_OTERM7                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~0_RTM09                                                                                                ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~0_RTM09                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi2jy6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi8jy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mpoiw6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mpoiw6~0_RTM022                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mrfg07_OTERM73                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mrgov6~0_Duplicate_2                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwrg07_OTERM235                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzjg07_OTERM113                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM51                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM53                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM55                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM295                                                                                       ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3jnz6_OTERM57_OTERM297                                                                                       ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njug07_OTERM201                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsbg07_OTERM227                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntoiw6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyag07_OTERM217                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O1ejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O1ejy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O6gg07_OTERM91                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O9x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O55jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O55jy6~0_RTM026                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O127z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O127z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O127z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O127z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oh2jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ol6jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ol6jy6~0_RTM042                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ol27z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Olajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Omjg07_OTERM97                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ov38v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ox7jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ozh7x6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6_OTERM33                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6_RTM035                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3i7x6_RTM035                                                                                                 ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Paag07_OTERM249                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Phlg07_OTERM131                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pwug07_OTERM191                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzsg07_OTERM157                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0ajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0ajy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0fjy6_OTERM63                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q1kg07_OTERM119                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4ejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q037z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q037z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q037z6~6                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q037z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q047z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q047z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q047z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q047z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qax7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qc17z6~2                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qc17z6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qg8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6_OTERM11                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6_RTM013                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6_RTM013                                                                                                 ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjk7x6~0_OTERM3                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qk6jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qkejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmj7z6~2_Duplicate_4                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnag07_OTERM241                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoknz6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoknz6_OTERM259                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoknz6_OTERM261                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoknz6_OTERM263                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qp9g07_OTERM215                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0_OTERM41                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0_RTM043                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qpl7x6~0_RTM043                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qrkg07_OTERM183                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qtfg07_OTERM75                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qwbjy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4lg07_OTERM165                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9yg07_OTERM123                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbvg07_OTERM169                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmsg07_OTERM139                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rphov6~0_OTERM19                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqk8v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rze7z6[5]                                                                                                     ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3fjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S4x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7gjy6~0_OTERM65                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sb5jy6                                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sfajy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Slug07_OTERM207                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sn8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sn9jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sv5jy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sx38v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sz8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1tg07_OTERM153                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T2bg07_OTERM221                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Taug07_OTERM291                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdz7v6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tjbg07_OTERM229                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tor7x6~0_Duplicate_2                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Towm17[0]~1                                                                                                   ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Txniw6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyug07_OTERM185                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3kg07_OTERM115                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6fjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6fjy6~0_OTERM275                                                                                             ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7k7x6~0_OTERM47                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ua37z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ua37z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ua37z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ua37z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ueejy6~0_OTERM67                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujx7v6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujx7v6~1_RTM0273                                                                                              ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukcg07_OTERM147                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Umbjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut9g07_OTERM211                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu7jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu37z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu47z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu47z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu47z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu47z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uy2jy6~0_OTERM45                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uycjy6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6                                                                                                        ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6_OTERM37                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6_RTM039                                                                                                 ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6i7x6_RTM039                                                                                                 ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6lg07_OTERM167                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbyg07_OTERM127                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdvg07_OTERM173                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vosg07_OTERM137                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpag07_OTERM247                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vtkg07_OTERM179                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W4bg07_OTERM223                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7cg07_OTERM107                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdx7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wh17z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wh17z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wh17z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wh17z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wl27z6~2                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wl27z6~3                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Woo917~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wp6jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wp6jy6~0_RTM034                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wqjg07_OTERM101                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ws38v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wtgjy6~0_OTERM5                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wv9g07_OTERM213                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wx7jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wx8jy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X0vg07_OTERM189                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X3tg07_OTERM159                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0                                                                                                      ; Deleted          ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0_OTERM25                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0_RTM027                                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdoiw6~0_RTM027                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeag07_OTERM253                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xjy7x6~0_OTERM279                                                                                             ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnug07_OTERM203                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnym17[5]~10                                                                                                  ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwbg07_OTERM197                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xyxg07_OTERM83                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y0x7v6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y2y7x6_OTERM49                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4ejy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycug07_OTERM293                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk47z6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk47z6~1                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk47z6~7                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk47z6~8                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ykgjy6~0                                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylbg07_OTERM225                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymcg07_OTERM145                                                                                               ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxfg07_OTERM95                                                                                                ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zrbet6~1_Duplicate_3                                                                                          ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zumiw6~0_OTERM29                                                                                              ; Retimed Register ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo|Add2~1                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo|Add3~1                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo|Mux14~2                                                                                     ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo|Add2~1                                                                                      ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo|fifo_num[0]~0                                                                               ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|Equal6~0                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|Add0~0                                                                                          ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|Add0~1                                                                                          ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|Equal6~0                                                                                        ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1          ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2  ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1         ; Modified         ; Timing optimization ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|clkdiv_cnt[11]                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[1]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|reg_early_incr_count[1]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|reg_early_incr_count[1]                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|fifo_data[6]                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|clkdiv_cnt[10]                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fpga_platform:u_fpga_platform|pll_locked_cnt[2]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|oversampling_cnt[3]                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|data_bit_cnt[3]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|stop_bit_cnt[0]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|interval_bit_cnt[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|tx_data_parity                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|data_bit_cnt[3]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|oversampling_cnt[0]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|stop_bit_cnt[0]                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_burst_remain[0]                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|reg_burst_remain[0]                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|reg_burst_remain[2]                                                            ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|r_rx_data_d[6]                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo|fifo_num[0]                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo|fifo_num[0]                                                                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 77 LEs               ; 7 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx|tx_data[0]                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fpga_platform:u_fpga_platform|pll_locked_cnt[1]                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|Mux12                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9fnv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ub9nv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fu7nv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jc6nv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nu4nv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gsdnv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Racnv6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jtanv6                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dpo8v6                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|HADDRM[11]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|addr_out_port.0010                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|addr_out_port.1000                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|HADDRM[10]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|i_hselm                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kjs8v6                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnfhw6                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|r_data_bit_real[1]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|Mux22                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|Mux10                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg|Selector7                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|debug1_apb_cfg:u_debug_reg|Selector29                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|Selector25                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|Selector28                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg|Selector31                                                                               ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |mcu_top|gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|Selector8                                                                                                                               ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |mcu_top|gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg|Selector16                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|edge_detect:u_toggle_detect ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_outhigh_detect ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_outlow_detect ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_inhigh_detect ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_inlow_detect ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|posedge_detect:u_inta_detect ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDRWIDTH      ; 32    ; Signed Integer                                                         ;
; REGISTER_RDATA ; 1     ; Signed Integer                                                         ;
; REGISTER_WDATA ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDRWIDTH      ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; AW             ; 15    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; MIFFILE        ; bootloader.mif ; String                                                              ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; bootloader.mif       ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qem1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; AW             ; 13    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; MIFFILE        ;       ; String                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ;                      ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_stj1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                                                                          ;
; PORT1_ENABLE   ; 1     ; Signed Integer                                                                                          ;
; PORT2_ENABLE   ; 1     ; Signed Integer                                                                                          ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT4_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT5_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT6_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                                                                          ;
; PORT10_ENABLE  ; 1     ; Signed Integer                                                                                          ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                                                                          ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                                                                          ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                                                                          ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                                                                          ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; DEFAULT_VAL    ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; DEFAULT_VAL    ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; DEFAULT_VAL    ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; DEFAULT_VAL    ; 1     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                          ;
; DEFAULT_VAL    ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|posedge_detect:u_posedge_detect ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|sync_ff:u_sync_ff_inst0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                  ;
; DEFAULT_VAL    ; 0     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|negedge_detect:u_negedge_detect_inst0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|posedge_detect:u_posedge_detect_inst0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|posedge_detect:u_int_detect ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                                                                           ;
; PORT1_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT2_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT4_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT5_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT6_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                                                                           ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                                                                           ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                                                                           ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                                                                           ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                                                                           ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                                                                           ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                  ;
+-------------------------------+---------------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                               ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_50m ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                               ;
; LOCK_HIGH                     ; 1                         ; Untyped                                               ;
; LOCK_LOW                      ; 1                         ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                               ;
; SKIP_VCO                      ; OFF                       ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                               ;
; BANDWIDTH                     ; 0                         ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                        ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 8                         ; Signed Integer                                        ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                                        ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 5                         ; Signed Integer                                        ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                        ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                               ;
; VCO_MIN                       ; 0                         ; Untyped                                               ;
; VCO_MAX                       ; 0                         ; Untyped                                               ;
; VCO_CENTER                    ; 0                         ; Untyped                                               ;
; PFD_MIN                       ; 0                         ; Untyped                                               ;
; PFD_MAX                       ; 0                         ; Untyped                                               ;
; M_INITIAL                     ; 0                         ; Untyped                                               ;
; M                             ; 0                         ; Untyped                                               ;
; N                             ; 1                         ; Untyped                                               ;
; M2                            ; 1                         ; Untyped                                               ;
; N2                            ; 1                         ; Untyped                                               ;
; SS                            ; 1                         ; Untyped                                               ;
; C0_HIGH                       ; 0                         ; Untyped                                               ;
; C1_HIGH                       ; 0                         ; Untyped                                               ;
; C2_HIGH                       ; 0                         ; Untyped                                               ;
; C3_HIGH                       ; 0                         ; Untyped                                               ;
; C4_HIGH                       ; 0                         ; Untyped                                               ;
; C5_HIGH                       ; 0                         ; Untyped                                               ;
; C6_HIGH                       ; 0                         ; Untyped                                               ;
; C7_HIGH                       ; 0                         ; Untyped                                               ;
; C8_HIGH                       ; 0                         ; Untyped                                               ;
; C9_HIGH                       ; 0                         ; Untyped                                               ;
; C0_LOW                        ; 0                         ; Untyped                                               ;
; C1_LOW                        ; 0                         ; Untyped                                               ;
; C2_LOW                        ; 0                         ; Untyped                                               ;
; C3_LOW                        ; 0                         ; Untyped                                               ;
; C4_LOW                        ; 0                         ; Untyped                                               ;
; C5_LOW                        ; 0                         ; Untyped                                               ;
; C6_LOW                        ; 0                         ; Untyped                                               ;
; C7_LOW                        ; 0                         ; Untyped                                               ;
; C8_LOW                        ; 0                         ; Untyped                                               ;
; C9_LOW                        ; 0                         ; Untyped                                               ;
; C0_INITIAL                    ; 0                         ; Untyped                                               ;
; C1_INITIAL                    ; 0                         ; Untyped                                               ;
; C2_INITIAL                    ; 0                         ; Untyped                                               ;
; C3_INITIAL                    ; 0                         ; Untyped                                               ;
; C4_INITIAL                    ; 0                         ; Untyped                                               ;
; C5_INITIAL                    ; 0                         ; Untyped                                               ;
; C6_INITIAL                    ; 0                         ; Untyped                                               ;
; C7_INITIAL                    ; 0                         ; Untyped                                               ;
; C8_INITIAL                    ; 0                         ; Untyped                                               ;
; C9_INITIAL                    ; 0                         ; Untyped                                               ;
; C0_MODE                       ; BYPASS                    ; Untyped                                               ;
; C1_MODE                       ; BYPASS                    ; Untyped                                               ;
; C2_MODE                       ; BYPASS                    ; Untyped                                               ;
; C3_MODE                       ; BYPASS                    ; Untyped                                               ;
; C4_MODE                       ; BYPASS                    ; Untyped                                               ;
; C5_MODE                       ; BYPASS                    ; Untyped                                               ;
; C6_MODE                       ; BYPASS                    ; Untyped                                               ;
; C7_MODE                       ; BYPASS                    ; Untyped                                               ;
; C8_MODE                       ; BYPASS                    ; Untyped                                               ;
; C9_MODE                       ; BYPASS                    ; Untyped                                               ;
; C0_PH                         ; 0                         ; Untyped                                               ;
; C1_PH                         ; 0                         ; Untyped                                               ;
; C2_PH                         ; 0                         ; Untyped                                               ;
; C3_PH                         ; 0                         ; Untyped                                               ;
; C4_PH                         ; 0                         ; Untyped                                               ;
; C5_PH                         ; 0                         ; Untyped                                               ;
; C6_PH                         ; 0                         ; Untyped                                               ;
; C7_PH                         ; 0                         ; Untyped                                               ;
; C8_PH                         ; 0                         ; Untyped                                               ;
; C9_PH                         ; 0                         ; Untyped                                               ;
; L0_HIGH                       ; 1                         ; Untyped                                               ;
; L1_HIGH                       ; 1                         ; Untyped                                               ;
; G0_HIGH                       ; 1                         ; Untyped                                               ;
; G1_HIGH                       ; 1                         ; Untyped                                               ;
; G2_HIGH                       ; 1                         ; Untyped                                               ;
; G3_HIGH                       ; 1                         ; Untyped                                               ;
; E0_HIGH                       ; 1                         ; Untyped                                               ;
; E1_HIGH                       ; 1                         ; Untyped                                               ;
; E2_HIGH                       ; 1                         ; Untyped                                               ;
; E3_HIGH                       ; 1                         ; Untyped                                               ;
; L0_LOW                        ; 1                         ; Untyped                                               ;
; L1_LOW                        ; 1                         ; Untyped                                               ;
; G0_LOW                        ; 1                         ; Untyped                                               ;
; G1_LOW                        ; 1                         ; Untyped                                               ;
; G2_LOW                        ; 1                         ; Untyped                                               ;
; G3_LOW                        ; 1                         ; Untyped                                               ;
; E0_LOW                        ; 1                         ; Untyped                                               ;
; E1_LOW                        ; 1                         ; Untyped                                               ;
; E2_LOW                        ; 1                         ; Untyped                                               ;
; E3_LOW                        ; 1                         ; Untyped                                               ;
; L0_INITIAL                    ; 1                         ; Untyped                                               ;
; L1_INITIAL                    ; 1                         ; Untyped                                               ;
; G0_INITIAL                    ; 1                         ; Untyped                                               ;
; G1_INITIAL                    ; 1                         ; Untyped                                               ;
; G2_INITIAL                    ; 1                         ; Untyped                                               ;
; G3_INITIAL                    ; 1                         ; Untyped                                               ;
; E0_INITIAL                    ; 1                         ; Untyped                                               ;
; E1_INITIAL                    ; 1                         ; Untyped                                               ;
; E2_INITIAL                    ; 1                         ; Untyped                                               ;
; E3_INITIAL                    ; 1                         ; Untyped                                               ;
; L0_MODE                       ; BYPASS                    ; Untyped                                               ;
; L1_MODE                       ; BYPASS                    ; Untyped                                               ;
; G0_MODE                       ; BYPASS                    ; Untyped                                               ;
; G1_MODE                       ; BYPASS                    ; Untyped                                               ;
; G2_MODE                       ; BYPASS                    ; Untyped                                               ;
; G3_MODE                       ; BYPASS                    ; Untyped                                               ;
; E0_MODE                       ; BYPASS                    ; Untyped                                               ;
; E1_MODE                       ; BYPASS                    ; Untyped                                               ;
; E2_MODE                       ; BYPASS                    ; Untyped                                               ;
; E3_MODE                       ; BYPASS                    ; Untyped                                               ;
; L0_PH                         ; 0                         ; Untyped                                               ;
; L1_PH                         ; 0                         ; Untyped                                               ;
; G0_PH                         ; 0                         ; Untyped                                               ;
; G1_PH                         ; 0                         ; Untyped                                               ;
; G2_PH                         ; 0                         ; Untyped                                               ;
; G3_PH                         ; 0                         ; Untyped                                               ;
; E0_PH                         ; 0                         ; Untyped                                               ;
; E1_PH                         ; 0                         ; Untyped                                               ;
; E2_PH                         ; 0                         ; Untyped                                               ;
; E3_PH                         ; 0                         ; Untyped                                               ;
; M_PH                          ; 0                         ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; CBXI_PARAMETER                ; pll_50m_altpll            ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                        ;
+-------------------------------+---------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|clk_even_division:u_lsi ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                    ;
; Entity Instance                       ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_platform:u_fpga_platform|clk_even_division:u_lsi" ;
+--------+--------+----------+------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                              ;
+--------+--------+----------+------------------------------------------------------+
; outclk ; Output ; Info     ; Explicitly unconnected                               ;
+--------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fpga_platform:u_fpga_platform" ;
+------------+--------+----------+--------------------------+
; Port       ; Type   ; Severity ; Details                  ;
+------------+--------+----------+--------------------------+
; clk_80mhz  ; Output ; Info     ; Explicitly unconnected   ;
; clk_50mhz  ; Output ; Info     ; Explicitly unconnected   ;
; lsi_locked ; Output ; Info     ; Explicitly unconnected   ;
+------------+--------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|debug1_apb_cfg:u_debug_reg" ;
+--------+--------+----------+---------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------+
; debug0 ; Output ; Info     ; Explicitly unconnected                                                    ;
; debug1 ; Output ; Info     ; Explicitly unconnected                                                    ;
; debug2 ; Output ; Info     ; Explicitly unconnected                                                    ;
; debug3 ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux" ;
+-----------+--------+----------+----------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------+
; PREADY0   ; Input  ; Info     ; Stuck at VCC                                                                     ;
; PSLVERR0  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL1     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY1   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA1   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR1  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL2     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY2   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA2   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL3     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY3   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL4     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY4   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA4   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR4  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL5     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY5   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA5   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR5  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL6     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY6   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA6   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR6  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL7     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY7   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL8     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY8   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL9     ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY9   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL10    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY10  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL11    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY11  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL12    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY12  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA12  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR12 ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL13    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY13  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA13  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR13 ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL14    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY14  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA14  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR14 ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSEL15    ; Output ; Info     ; Explicitly unconnected                                                           ;
; PREADY15  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PRDATA15  ; Input  ; Info     ; Stuck at GND                                                                     ;
; PSLVERR15 ; Input  ; Info     ; Stuck at GND                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                     ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------+
; tx_fifo_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; tx_fifo_full  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; rx_fifo_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; rx_fifo_full  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg" ;
+--------+--------+----------+--------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------+
; debug0 ; Output ; Info     ; Explicitly unconnected                                                   ;
; debug1 ; Output ; Info     ; Explicitly unconnected                                                   ;
; debug2 ; Output ; Info     ; Explicitly unconnected                                                   ;
; debug3 ; Output ; Info     ; Explicitly unconnected                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PREADY0   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PSLVERR0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PREADY1   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PSLVERR1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY2   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA2   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL3     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY3   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL4     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY4   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA4   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL5     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY5   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA5   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL6     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY6   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA6   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL7     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY7   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL8     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY8   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL9     ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY9   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL11    ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY11  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL12    ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY12  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA12  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL13    ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY13  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA13  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL14    ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY14  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA14  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL15    ; Output ; Info     ; Explicitly unconnected                                                              ;
; PREADY15  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PRDATA15  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; vis_r0_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r1_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r2_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r3_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r4_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r5_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r6_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r7_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r8_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r9_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r10_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r11_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r12_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_msp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_psp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_pc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ISOLATEn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RETAINn         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RSTBYPASS       ; Input  ; Info     ; Stuck at GND                                                                        ;
; CGBYPASS        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCLK           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[24..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[6..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AUXFAULT        ; Input  ; Info     ; Stuck at GND                                                                        ;
; BIGEND          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DNOTITRANS      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; INTISR[239..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; INTISR[4..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; INTNMI          ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRI        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IFLUSH          ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRD        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EXREQD          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EXRESPD         ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HMASTERS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; EXREQS          ; Output ; Info     ; Explicitly unconnected                                                              ;
; EXRESPS         ; Input  ; Info     ; Stuck at GND                                                                        ;
; RXEV            ; Input  ; Info     ; Stuck at GND                                                                        ;
; SLEEPHOLDREQn   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; EDBGRQ          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGRESTART      ; Input  ; Info     ; Stuck at GND                                                                        ;
; FIXMASTERTYPE   ; Input  ; Info     ; Stuck at GND                                                                        ;
; WICENREQ        ; Input  ; Info     ; Stuck at GND                                                                        ;
; TSVALUEB        ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; NIDEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; MPUDISABLE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; TRACECLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRACEDATA       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHADDR       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHTRANS      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHSIZE       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHBURST      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHPROT       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWRITE      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHREADY      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRESP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; BRCHSTAT        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HALTED          ; Output ; Info     ; Explicitly unconnected                                                              ;
; DBGRESTARTED    ; Output ; Info     ; Explicitly unconnected                                                              ;
; LOCKUP          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SLEEPING        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPDEEP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPHOLDACKn   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTNUM       ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTSTAT      ; Output ; Info     ; Explicitly unconnected                                                              ;
; CURRPRI         ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRCENA          ; Output ; Info     ; Explicitly unconnected                                                              ;
; SYSRESETREQ     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TXEV            ; Output ; Info     ; Explicitly unconnected                                                              ;
; GATEHCLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; WAKEUP          ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICENACK        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; APBACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PCLKEN    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; APBACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; REMAP           ; Input  ; Info     ; Stuck at GND                                                                        ;
; HSELS0          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTERS0[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKS0     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HSELS1          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HWRITES1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERS1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWDATAS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKS1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HSELS2          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTERS2       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS2        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HBURSTM0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HBURSTM1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HSELM5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HADDRM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HTRANSM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWRITEM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HSIZEM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HBURSTM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPROTM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM5       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWDATAM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM5     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HREADYMUXM5     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM5        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM5        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM5        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HBURSTM6        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM6       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM6     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM6        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM6        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRESPM6[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERM6        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HBURSTM7        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM7       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM7        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM7        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRESPM7[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERM7        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANENABLE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANINHCLK      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANOUTHCLK     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain"         ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; uart0_tx_oen ; Output ; Info     ; Explicitly unconnected ;
; uart0_rx_oen ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0              ; ram_        ; 32    ; 8192  ; Read/Write ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated ;
; 1              ; ram_        ; 32    ; 2048  ; Read/Write ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 7087                        ;
;     CLR               ; 1680                        ;
;     CLR SCLR          ; 38                          ;
;     CLR SLD           ; 157                         ;
;     ENA               ; 1748                        ;
;     ENA CLR           ; 2902                        ;
;     ENA SCLR SLD      ; 6                           ;
;     SLD               ; 93                          ;
;     plain             ; 463                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 23921                       ;
;     arith             ; 840                         ;
;         2 data inputs ; 400                         ;
;         3 data inputs ; 440                         ;
;     normal            ; 23081                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 126                         ;
;         2 data inputs ; 1121                        ;
;         3 data inputs ; 4735                        ;
;         4 data inputs ; 17097                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 35.00                       ;
; Average LUT depth     ; 16.43                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jan 20 19:01:20 2024
Info: Command: quartus_map mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 61
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 106
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 23
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 126
Info (12021): Found 6 design units, including 6 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 26
    Info (12023): Found entity 2: sync_ff_en File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 49
    Info (12023): Found entity 3: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
    Info (12023): Found entity 4: sync_ff_2d_en File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 110
    Info (12023): Found entity 5: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 151
    Info (12023): Found entity 6: sync_ff_3d_en File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 185
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 24
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 61
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 98
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 19
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 36
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
    Info (12023): Found entity 1: fpga_platform File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v
    Info (12023): Found entity 1: interrupt_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v Line: 16
    Info (12023): Found entity 2: interrupt_bit_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM6 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM6 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v
    Info (12023): Found entity 1: debug0_apb_cfg File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v
    Info (12023): Found entity 1: debug1_apb_cfg File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v
    Info (12023): Found entity 1: apb0_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v
    Info (12023): Found entity 1: apb1_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v
    Info (12023): Found entity 1: uart_pe_rx File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v
    Info (12023): Found entity 1: uart_pe_tx File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v
    Info (12023): Found entity 1: uart_pe_core File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v
    Info (12023): Found entity 1: uart_apb_cfg File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v
    Info (12023): Found entity 1: uart_data_buffer File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v
    Info (12023): Found entity 1: uart_regs_wrap File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v
    Info (12023): Found entity 1: uart_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v
    Info (12023): Found entity 1: gpio_apb_cfg File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v
    Info (12023): Found entity 1: pad File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v
    Info (12023): Found entity 1: gpio_regs_wrap File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v
    Info (12023): Found entity 1: gpioa_mux File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v
    Info (12023): Found entity 1: gpio_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v
    Info (12023): Found entity 1: gpio_normal File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v
    Info (12023): Found entity 1: gpio_pad File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at mcu_top.v(69): created implicit net for "apb0_root_clk" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at mcu_top.v(72): created implicit net for "apb0_root_rstn" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 72
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "gpio_top" for hierarchy "gpio_top:u_gpio" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 116
Info (12128): Elaborating entity "gpio_regs_wrap" for hierarchy "gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 98
Info (12128): Elaborating entity "gpio_apb_cfg" for hierarchy "gpio_top:u_gpio|gpio_regs_wrap:u_gpioa_regs_wrap|gpio_apb_cfg:u_gpio_apb_cfg" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(76): object "r_mode_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(78): object "r_type_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(80): object "r_speed_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(82): object "r_pupd_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(84): object "r_od_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(86): object "r_toggle_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(88): object "r_af_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(90): object "r_inttrig_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(92): object "r_int_en_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(94): object "r_int_clr_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(95): object "r_id_wr" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(96): object "r_id_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(97): object "r_int_sta_wr" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at gpio_apb_cfg.v(98): object "r_int_sta_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 98
Warning (10762): Verilog HDL Case Statement warning at gpio_apb_cfg.v(227): can't check case statement for completeness because the case expression has too many possible states File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v Line: 227
Info (12128): Elaborating entity "gpio_pad" for hierarchy "gpio_top:u_gpio|gpio_pad:u_gpioa_pad" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 115
Info (12128): Elaborating entity "pad" for hierarchy "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[0].u_pad" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v Line: 47
Info (12128): Elaborating entity "gpio_normal" for hierarchy "gpio_top:u_gpio|gpio_normal:u_gpioa_normal" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 141
Info (12128): Elaborating entity "edge_detect" for hierarchy "gpio_top:u_gpio|gpio_normal:u_gpioa_normal|edge_detect:u_toggle_detect" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v Line: 77
Info (12128): Elaborating entity "posedge_detect" for hierarchy "gpio_top:u_gpio|gpio_normal:u_gpioa_normal|posedge_detect:u_outhigh_detect" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v Line: 101
Info (12128): Elaborating entity "negedge_detect" for hierarchy "gpio_top:u_gpio|gpio_normal:u_gpioa_normal|negedge_detect:u_outlow_detect" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v Line: 114
Info (12128): Elaborating entity "gpioa_mux" for hierarchy "gpio_top:u_gpio|gpioa_mux:u_gpioa_mux" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 168
Info (12128): Elaborating entity "interrupt_gen" for hierarchy "gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v Line: 205
Info (12128): Elaborating entity "interrupt_bit_gen" for hierarchy "gpio_top:u_gpio|interrupt_gen:u_gpioa_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen" File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v Line: 46
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 168
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 361
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(421) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 421
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 733
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 870
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 917
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 956
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1017
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1081
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1145
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM6" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1193
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM6" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_3|ahb_bus_matrix_arbiterM6:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1241
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_4|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 416
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 473
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 677
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 728
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qem1.tdf
    Info (12023): Found entity 1: altsyncram_qem1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qem1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pic2.tdf
    Info (12023): Found entity 1: altsyncram_pic2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_pic2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pic2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 38
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (2048) in the Memory Initialization File "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif" -- setting initial value for remaining addresses to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 178
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "apb0_top" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 768
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|cmsdk_apb_slave_mux:u_apb0_slave_mux" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v Line: 184
Info (12128): Elaborating entity "debug0_apb_cfg" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at debug0_apb_cfg.v(44): object "dreg0_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at debug0_apb_cfg.v(46): object "dreg1_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at debug0_apb_cfg.v(48): object "dreg2_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at debug0_apb_cfg.v(50): object "dreg3_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 50
Warning (10762): Verilog HDL Case Statement warning at debug0_apb_cfg.v(100): can't check case statement for completeness because the case expression has too many possible states File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v Line: 100
Info (12128): Elaborating entity "uart_top" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v Line: 241
Info (12128): Elaborating entity "uart_regs_wrap" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 129
Info (12128): Elaborating entity "sync_ff" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v Line: 166
Warning (10230): Verilog HDL assignment warning at sync_ff.v(42): truncated value with size 32 to match size of target (1) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 42
Info (12128): Elaborating entity "uart_apb_cfg" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(187): object "r_tx_data_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(189): object "r_top_ctrl_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(191): object "r_pe_ctrl_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(193): object "r_int_en_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(195): object "r_int_clr_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(196): object "r_fifo_sta_wr" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(197): object "r_fifo_sta_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(198): object "r_int_sta_wr" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(199): object "r_int_sta_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at uart_apb_cfg.v(200): object "r_rx_data_wr" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 200
Warning (10762): Verilog HDL Case Statement warning at uart_apb_cfg.v(580): can't check case statement for completeness because the case expression has too many possible states File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v Line: 580
Info (12128): Elaborating entity "uart_data_buffer" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 164
Info (12128): Elaborating entity "fifo_sync" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at fifo_gen.v(46): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 46
Warning (10027): Verilog HDL or VHDL warning at the fifo_gen.v(55): index expression is not wide enough to address all of the elements in the array File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 55
Info (12128): Elaborating entity "sync_ff_3d_en" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 235
Warning (10230): Verilog HDL assignment warning at sync_ff.v(206): truncated value with size 32 to match size of target (1) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 206
Warning (10230): Verilog HDL assignment warning at sync_ff.v(207): truncated value with size 32 to match size of target (1) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 207
Warning (10230): Verilog HDL assignment warning at sync_ff.v(208): truncated value with size 32 to match size of target (1) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 208
Info (12128): Elaborating entity "uart_pe_core" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 280
Info (12128): Elaborating entity "posedge_detect" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|posedge_detect:u_posedge_detect" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v Line: 88
Info (12128): Elaborating entity "uart_pe_tx" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at uart_pe_tx.v(66): object "tx_state_idle" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at uart_pe_tx.v(204): object "clkdiv_flag_start" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at uart_pe_tx.v(206): object "oversampling_flag_start" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 206
Info (10264): Verilog HDL Case Statement information at uart_pe_tx.v(116): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 116
Info (12128): Elaborating entity "uart_pe_rx" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at uart_pe_rx.v(192): object "clkdiv_flag_start" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at uart_pe_rx.v(194): object "oversampling_flag_start" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 194
Info (10264): Verilog HDL Case Statement information at uart_pe_rx.v(116): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 116
Info (12128): Elaborating entity "sync_ff" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|sync_ff:u_sync_ff_inst0" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 274
Warning (10230): Verilog HDL assignment warning at sync_ff.v(42): truncated value with size 32 to match size of target (1) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 42
Info (12128): Elaborating entity "negedge_detect" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|negedge_detect:u_negedge_detect_inst0" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v Line: 414
Info (12128): Elaborating entity "posedge_detect" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|posedge_detect:u_int_detect" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 301
Info (12128): Elaborating entity "interrupt_gen" for hierarchy "fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|interrupt_gen:u_interrupt_gen" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v Line: 317
Info (12128): Elaborating entity "apb1_top" for hierarchy "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 796
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|cmsdk_apb_slave_mux:u_apb1_slave_mux" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v Line: 149
Info (12128): Elaborating entity "debug1_apb_cfg" for hierarchy "fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|debug1_apb_cfg:u_debug_reg" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at debug1_apb_cfg.v(44): object "dreg0_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at debug1_apb_cfg.v(46): object "dreg1_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at debug1_apb_cfg.v(48): object "dreg2_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at debug1_apb_cfg.v(50): object "dreg3_rd" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 50
Warning (10762): Verilog HDL Case Statement warning at debug1_apb_cfg.v(100): can't check case statement for completeness because the case expression has too many possible states File: /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v Line: 100
Info (12128): Elaborating entity "fpga_platform" for hierarchy "fpga_platform:u_fpga_platform" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 187
Info (12128): Elaborating entity "pll_50m" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0" File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 91
Info (12128): Elaborating entity "altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12130): Elaborated megafunction instantiation "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12133): Instantiated megafunction "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v
    Info (12023): Found entity 1: pll_50m_altpll File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_50m_altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clk_even_division" for hierarchy "fpga_platform:u_fpga_platform|clk_even_division:u_lsi" File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 119
Warning (10230): Verilog HDL assignment warning at clock_gen.v(70): truncated value with size 32 to match size of target (4) File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 70
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.20.19:01:34 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[15].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[14].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[13].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[12].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[11].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[10].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[9].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[8].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[7].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[6].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[5].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[4].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[3].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[2].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[1].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
    Warning (13049): Converted tri-state buffer "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[0].u_pad|od_out" feeding internal logic into a wire File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v Line: 38
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio_top:u_gpio|gpioa_mux:u_gpioa_mux|gpioa_out[0]" to the node "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[0].u_pad|gpio" into an OR gate File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v Line: 36
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio_top:u_gpio|gpioa_mux:u_gpioa_mux|gpioa_out[1]" to the node "gpio_top:u_gpio|gpio_pad:u_gpioa_pad|pad:GPIO_PAD[1].u_pad|gpio" into an OR gate File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v Line: 36
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          hse
    Info (332111):  200.000     jtag_tck
    Info (332111):   25.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   12.500 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 28509 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 28408 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 1493 megabytes
    Info: Processing ended: Sat Jan 20 19:03:06 2024
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg.


