0.6
2017.4
Dec 15 2017
21:07:18
D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sim_1/new/sim_D_latch.v,1729386653,verilog,,,,sim_D_latch,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sources_1/new/D_latch.v,1729179993,verilog,,D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sim_1/new/sim_D_latch.v,,D_latch,,,,,,,,
