#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 19 12:19:02 2025
# Process ID: 6284
# Current directory: C:/Users/meraj/az_CA_arm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8892 C:\Users\meraj\az_CA_arm\az_CA_arm.xpr
# Log file: C:/Users/meraj/az_CA_arm/vivado.log
# Journal file: C:/Users/meraj/az_CA_arm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/meraj/az_CA_arm/az_CA_arm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 819.090 ; gain = 183.707
open_bd_design {C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_mode
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_opc
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_S
Adding cell -- xilinx.com:module_ref:status_register:1.0 - status_register_0
Adding cell -- xilinx.com:module_ref:Condition_Check:1.0 - Condition_Check_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_cond
Adding cell -- xilinx.com:module_ref:RegisterFile:1.0 - RegisterFile_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Rn
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Rd
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:module_ref:not_gate:1.0 - not_gate_0
Adding cell -- xilinx.com:module_ref:OR_Gate:1.0 - OR_Gate_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Im_24
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_1
Adding cell -- xilinx.com:module_ref:OR_Gate:1.0 - OR_Gate_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_W_En
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_cmd
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_S_ex
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_B
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_WB
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Mem_R
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Im
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_ShOp
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Register_En
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Cin
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - data_memory
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_1
Adding cell -- xilinx.com:module_ref:Hazard_unit:1.0 - Hazard_unit_0
Adding cell -- xilinx.com:module_ref:not_gate:1.0 - not_gate_1
Adding cell -- xilinx.com:module_ref:OR_Gate:1.0 - OR_Gate_2
Adding cell -- xilinx.com:module_ref:Control_Unit:1.0 - Control_Unit_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - slice_Rm
Adding cell -- xilinx.com:module_ref:Adder_32:1.0 - Adder_32_0
Adding cell -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding cell -- xilinx.com:module_ref:Adder:1.0 - Adder_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Cin_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - adder_in_B
Adding cell -- xilinx.com:module_ref:Execute_Memory_Stage_Register:1.0 - Execute_Memory_Stage_0
Adding cell -- xilinx.com:module_ref:Memory_WriteBack_Stage_Register:1.0 - Memory_WriteBack_Sta_0
Adding cell -- xilinx.com:module_ref:Val2_Generator:1.0 - Val2_Generator_1
Adding cell -- xilinx.com:module_ref:My_mux:1.0 - My_mux_0
Adding cell -- xilinx.com:module_ref:My_mux:1.0 - My_mux_1
Adding cell -- xilinx.com:module_ref:My_mux:1.0 - My_mux_2
Adding cell -- xilinx.com:module_ref:If_Id_Register:1.0 - If_Id_Register_0
Adding cell -- xilinx.com:module_ref:My_mux:1.0 - My_mux_3
Adding cell -- xilinx.com:module_ref:ForwardingUnit:1.0 - ForwardingUnit_0
Adding cell -- xilinx.com:module_ref:Mux3To1:1.0 - Mux3To1_0
Adding cell -- xilinx.com:module_ref:Mux3To1:1.0 - Mux3To1_1
Adding cell -- xilinx.com:module_ref:Id_Exe_Pipeline_Register:1.0 - Id_Exe_Pipeline_Regi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /data_memory/clk(undef)
Successfully read diagram <design_1> from BD file <C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 19 12:20:11 2025...
