Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/jason/Desktop/vivado/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6477490301b94069800327c7fb88882b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Conv_acc_behav xil_defaultlib.tb_Conv_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'o_PE_rst_state' [/home/jason/Desktop/acc_ip/tb_Conv_acc.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jason/Desktop/acc_ip/yolo/yolo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jason/Desktop/acc_ip/yolo/yolo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.Conv_acc
Compiling module xil_defaultlib.tb_Conv_acc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Conv_acc_behav
