#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 31 12:48:28 2022
# Process ID: 23487
# Current directory: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_ADC_Interface_0_synth_1
# Command line: vivado -log design_1_ADC_Interface_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ADC_Interface_0.tcl
# Log file: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_ADC_Interface_0_synth_1/design_1_ADC_Interface_0.vds
# Journal file: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_ADC_Interface_0_synth_1/vivado.jou
# Running On: mklab-ssd-2, OS: Linux, CPU Frequency: 3570.321 MHz, CPU Physical cores: 6, Host memory: 15694 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/mklab/.Xilinx/Vivado/Vivado_init.tcl'
58 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.578 ; gain = 0.426 ; free physical = 6960 ; free virtual = 55991
source design_1_ADC_Interface_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/src/ipRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_ADC_Interface_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24015
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 3216.137 ; gain = 155.797 ; free physical = 157 ; free virtual = 41231
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ADC_Interface_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_ADC_Interface_0/synth/design_1_ADC_Interface_0.vhd:69]
	Parameter C_DECIMATION bound to: 128 - type: integer 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_CLOCK_RATIO bound to: 5 - type: integer 
	Parameter C_CHANNELS bound to: 4 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_OUT_TYPE bound to: 1 - type: integer 
	Parameter C_DATA_BITS bound to: 16 - type: integer 
	Parameter C_SIGNED bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'axis_AD7403_v1_0' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:22' bound to instance 'U0' of component 'axis_AD7403_v1_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_ADC_Interface_0/synth/design_1_ADC_Interface_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'axis_AD7403_v1_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:49]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'mclk_ODDR_inst' to cell 'ODDRE1' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:202]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sinc3' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:20' bound to instance 'ch_inst' of component 'sinc3' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:219]
INFO: [Synth 8-638] synthesizing module 'sinc3' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'sinc3' (1#1) [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:35]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sinc3' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:20' bound to instance 'ch_inst' of component 'sinc3' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:219]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sinc3' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:20' bound to instance 'ch_inst' of component 'sinc3' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:219]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sinc3' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/sinc3.vhd:20' bound to instance 'ch_inst' of component 'sinc3' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element signed_gen[0].ch_u_data_reg[0] was removed.  [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element signed_gen[1].ch_u_data_reg[1] was removed.  [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element signed_gen[2].ch_u_data_reg[2] was removed.  [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element signed_gen[3].ch_u_data_reg[3] was removed.  [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:238]
WARNING: [Synth 8-3936] Found unconnected internal register 'signed_gen[3].ch_s_data_reg[3]' and it is trimmed from '17' to '16' bits. [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'signed_gen[2].ch_s_data_reg[2]' and it is trimmed from '17' to '16' bits. [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'signed_gen[1].ch_s_data_reg[1]' and it is trimmed from '17' to '16' bits. [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'signed_gen[0].ch_s_data_reg[0]' and it is trimmed from '17' to '16' bits. [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axis_AD7403_v1_0' (2#1) [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba51/hdl/axis_AD7403_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADC_Interface_0' (3#1) [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_ADC_Interface_0/synth/design_1_ADC_Interface_0.vhd:69]
WARNING: [Synth 8-7129] Port dec_ratio[15] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[14] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[13] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[12] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[11] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[10] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[9] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[8] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[7] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[6] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[5] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[4] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[3] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[2] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[1] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_ratio[0] in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aresetn in module axis_AD7403_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module axis_AD7403_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 3267.074 ; gain = 206.734 ; free physical = 753 ; free virtual = 40967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3284.887 ; gain = 224.547 ; free physical = 731 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3284.887 ; gain = 224.547 ; free physical = 731 ; free virtual = 40995
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3294.793 ; gain = 0.000 ; free physical = 707 ; free virtual = 40988
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3440.730 ; gain = 0.000 ; free physical = 164 ; free virtual = 37872
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ODDRE1 => OSERDESE3: 1 instance 

write_xdc: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:07 . Memory (MB): peak = 3440.730 ; gain = 0.000 ; free physical = 149 ; free virtual = 37258
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:08 . Memory (MB): peak = 3464.543 ; gain = 23.812 ; free physical = 163 ; free virtual = 37215
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:03:01 . Memory (MB): peak = 3464.543 ; gain = 404.203 ; free physical = 6726 ; free virtual = 39700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:03:01 . Memory (MB): peak = 3464.543 ; gain = 404.203 ; free physical = 6722 ; free virtual = 39696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:03:01 . Memory (MB): peak = 3464.543 ; gain = 404.203 ; free physical = 6713 ; free virtual = 39687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:03:02 . Memory (MB): peak = 3464.543 ; gain = 404.203 ; free physical = 6728 ; free virtual = 39736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   37 Bit       Adders := 12    
	   2 Input   16 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 24    
	               16 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 36    
	   9 Input   16 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axis_tready in module design_1_ADC_Interface_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aresetn in module design_1_ADC_Interface_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:03:07 . Memory (MB): peak = 3464.543 ; gain = 404.203 ; free physical = 6235 ; free virtual = 39296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:03:28 . Memory (MB): peak = 3819.848 ; gain = 759.508 ; free physical = 164 ; free virtual = 33286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:03:28 . Memory (MB): peak = 3820.848 ; gain = 760.508 ; free physical = 163 ; free virtual = 33289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:03:28 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 142 ; free virtual = 33235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 175 ; free virtual = 33164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 175 ; free virtual = 33163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 175 ; free virtual = 33114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 175 ; free virtual = 33114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 174 ; free virtual = 33113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 174 ; free virtual = 33113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    80|
|2     |LUT1   |     8|
|3     |LUT2   |   483|
|4     |LUT3   |    11|
|5     |LUT4   |    16|
|6     |LUT5   |    12|
|7     |LUT6   |    80|
|8     |ODDRE1 |     1|
|9     |FDRE   |   977|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:03:35 . Memory (MB): peak = 3849.895 ; gain = 789.555 ; free physical = 174 ; free virtual = 33117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:02:15 . Memory (MB): peak = 3849.895 ; gain = 609.898 ; free physical = 291 ; free virtual = 33145
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:03:37 . Memory (MB): peak = 3849.902 ; gain = 789.555 ; free physical = 289 ; free virtual = 33144
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3849.902 ; gain = 0.000 ; free physical = 176 ; free virtual = 33041
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.598 ; gain = 0.000 ; free physical = 328 ; free virtual = 33365
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ODDRE1 => OSERDESE3: 1 instance 

Synth Design complete, checksum: e1a6cce
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:05:01 . Memory (MB): peak = 3920.598 ; gain = 1109.020 ; free physical = 455 ; free virtual = 33505
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_ADC_Interface_0_synth_1/design_1_ADC_Interface_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ADC_Interface_0, cache-ID = 9b932392cbdcfcec
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_ADC_Interface_0_synth_1/design_1_ADC_Interface_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ADC_Interface_0_utilization_synth.rpt -pb design_1_ADC_Interface_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 12:54:01 2022...
