Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  4 23:46:18 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-16  Warning           Large setup violation          21          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: timer_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.918     -186.180                     21                  604        0.111        0.000                      0                  604        4.500        0.000                       0                   253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -8.918     -186.180                     21                  465        0.111        0.000                      0                  465        4.500        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  5.441        0.000                      0                  139        0.590        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           21  Failing Endpoints,  Worst Slack       -8.918ns,  Total Violation     -186.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.856ns  (logic 10.045ns (53.273%)  route 8.811ns (46.727%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.174 r  timer_inst/tick_count4_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           0.623    22.796    timer_inst/tick_count4_inferred__0/i__carry__3_n_4
    SLICE_X97Y47         LUT4 (Prop_lut4_I1_O)        0.307    23.103 r  timer_inst/tick_count[19]_i_22/O
                         net (fo=2, routed)           0.658    23.761    timer_inst/tick_count[19]_i_22_n_0
    SLICE_X97Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.885 f  timer_inst/clk_div_i_2/O
                         net (fo=1, routed)           0.404    24.289    timer_inst/clk_div_i_2_n_0
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  timer_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000    24.413    timer_inst/clk_div_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  timer_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X97Y49         FDCE                                         r  timer_inst/clk_div_reg/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X97Y49         FDCE (Setup_fdce_C_D)        0.031    15.495    timer_inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -24.413    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.870ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 10.052ns (54.022%)  route 8.555ns (45.978%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364    24.165    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[12]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X96Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                 -8.870    

Slack (VIOLATED) :        -8.870ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 10.052ns (54.022%)  route 8.555ns (45.978%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364    24.165    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[13]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X96Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                 -8.870    

Slack (VIOLATED) :        -8.870ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 10.052ns (54.022%)  route 8.555ns (45.978%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364    24.165    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[1]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X96Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                 -8.870    

Slack (VIOLATED) :        -8.870ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 10.052ns (54.022%)  route 8.555ns (45.978%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364    24.165    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[4]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X96Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                 -8.870    

Slack (VIOLATED) :        -8.861ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 10.052ns (54.046%)  route 8.547ns (45.954%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356    24.156    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[0]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -8.861    

Slack (VIOLATED) :        -8.861ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 10.052ns (54.046%)  route 8.547ns (45.954%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356    24.156    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[10]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -8.861    

Slack (VIOLATED) :        -8.861ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 10.052ns (54.046%)  route 8.547ns (45.954%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356    24.156    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[11]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y49         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -8.861    

Slack (VIOLATED) :        -8.861ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 10.052ns (54.046%)  route 8.547ns (45.954%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356    24.156    timer_inst/tick_count0
    SLICE_X94Y47         FDCE                                         r  timer_inst/tick_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y47         FDCE                                         r  timer_inst/tick_count_reg[14]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y47         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -8.861    

Slack (VIOLATED) :        -8.861ns  (required time - arrival time)
  Source:                 timer_inst/raw_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 10.052ns (54.046%)  route 8.547ns (45.954%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.795     5.557    timer_inst/clk_in_IBUF_BUFG
    SLICE_X105Y36        FDCE                                         r  timer_inst/raw_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDCE (Prop_fdce_C_Q)         0.419     5.976 f  timer_inst/raw_counter_reg[2]/Q
                         net (fo=14, routed)          0.607     6.583    timer_inst/raw_counter_reg_n_0_[2]
    SLICE_X103Y36        LUT1 (Prop_lut1_I0_O)        0.296     6.879 r  timer_inst/tick_count4__0_carry_i_9/O
                         net (fo=1, routed)           0.000     6.879    timer_inst/tick_count4__0_carry_i_9_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  timer_inst/tick_count4__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.429    timer_inst/tick_count4__0_carry_i_5_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 f  timer_inst/tick_count4__0_carry__0_i_9/O[2]
                         net (fo=5, routed)           0.338     8.005    timer_inst/tick_count6[7]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.302     8.307 f  timer_inst/tick_count4__0_carry__0_i_14/O
                         net (fo=13, routed)          0.641     8.948    timer_inst/tick_count5[7]
    SLICE_X104Y38        LUT6 (Prop_lut6_I1_O)        0.124     9.072 r  timer_inst/tick_count4__0_carry__1_i_4/O
                         net (fo=1, routed)           0.730     9.803    timer_inst/tick_count4__0_carry__1_i_4_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.353 r  timer_inst/tick_count4__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.353    timer_inst/tick_count4__0_carry__1_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  timer_inst/tick_count4__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.470    timer_inst/tick_count4__0_carry__2_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  timer_inst/tick_count4__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.587    timer_inst/tick_count4__0_carry__3_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.704 r  timer_inst/tick_count4__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.704    timer_inst/tick_count4__0_carry__4_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.821 r  timer_inst/tick_count4__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.821    timer_inst/tick_count4__0_carry__5_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.060 r  timer_inst/tick_count4__0_carry__6/O[2]
                         net (fo=3, routed)           0.467    11.527    timer_inst/tick_count4__0_carry__6_n_5
    SLICE_X104Y42        LUT6 (Prop_lut6_I5_O)        0.301    11.828 r  timer_inst/tick_count4__98_carry__5_i_2/O
                         net (fo=1, routed)           0.797    12.625    timer_inst/tick_count4__98_carry__5_i_2_n_0
    SLICE_X101Y42        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.023 r  timer_inst/tick_count4__98_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.023    timer_inst/tick_count4__98_carry__5_n_0
    SLICE_X101Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.262 r  timer_inst/tick_count4__98_carry__6/O[2]
                         net (fo=15, routed)          0.857    14.118    timer_inst/tick_count4__98_carry__6_n_5
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.302    14.420 r  timer_inst/tick_count4__170_carry__0_i_4/O
                         net (fo=1, routed)           0.340    14.760    timer_inst/tick_count4__170_carry__0_i_4_n_0
    SLICE_X100Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.310 r  timer_inst/tick_count4__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.310    timer_inst/tick_count4__170_carry__0_n_0
    SLICE_X100Y43        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.529 r  timer_inst/tick_count4__170_carry__1/O[0]
                         net (fo=2, routed)           0.493    16.021    timer_inst/tick_count4__170_carry__1_n_7
    SLICE_X99Y43         LUT2 (Prop_lut2_I0_O)        0.295    16.316 r  timer_inst/tick_count4__235_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.316    timer_inst/tick_count4__235_carry__0_i_3_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  timer_inst/tick_count4__235_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.866    timer_inst/tick_count4__235_carry__0_n_0
    SLICE_X99Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.200 r  timer_inst/tick_count4__235_carry__1/O[1]
                         net (fo=1, routed)           0.602    17.802    timer_inst/tick_count4__235_carry__1_n_6
    SLICE_X98Y44         LUT4 (Prop_lut4_I3_O)        0.303    18.105 r  timer_inst/tick_count4__272_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.105    timer_inst/tick_count4__272_carry__4_i_7_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.638 r  timer_inst/tick_count4__272_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.638    timer_inst/tick_count4__272_carry__4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.857 f  timer_inst/tick_count4__272_carry__5/O[0]
                         net (fo=1, routed)           0.471    19.328    timer_inst/tick_count4__272_carry__5_n_7
    SLICE_X97Y45         LUT1 (Prop_lut1_I0_O)        0.295    19.623 r  timer_inst/tick_count4__338_carry__3_i_1/O
                         net (fo=1, routed)           0.000    19.623    timer_inst/tick_count4__338_carry__3_i_1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.114 r  timer_inst/tick_count4__338_carry__3/CO[1]
                         net (fo=36, routed)          0.785    20.900    timer_inst/tick_count4__338_carry__3_n_2
    SLICE_X96Y45         LUT3 (Prop_lut3_I1_O)        0.329    21.229 r  timer_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    21.229    timer_inst/tick_count4[9]
    SLICE_X96Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.742 r  timer_inst/tick_count4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.742    timer_inst/tick_count4_inferred__0/i__carry__1_n_0
    SLICE_X96Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.859 r  timer_inst/tick_count4_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.859    timer_inst/tick_count4_inferred__0/i__carry__2_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.182 f  timer_inst/tick_count4_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.636    22.818    timer_inst/tick_count4_inferred__0/i__carry__3_n_6
    SLICE_X95Y48         LUT4 (Prop_lut4_I1_O)        0.306    23.124 f  timer_inst/tick_count[19]_i_19/O
                         net (fo=2, routed)           0.166    23.290    timer_inst/tick_count[19]_i_19_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.414 r  timer_inst/tick_count[19]_i_6/O
                         net (fo=1, routed)           0.263    23.676    timer_inst/tick_count[19]_i_6_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.800 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356    24.156    timer_inst/tick_count0
    SLICE_X94Y47         FDCE                                         r  timer_inst/tick_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y47         FDCE                                         r  timer_inst/tick_count_reg[15]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y47         FDCE (Setup_fdce_C_CE)      -0.169    15.295    timer_inst/tick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -8.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blink_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.079%)  route 0.290ns (60.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.638     1.585    blink_inst/u_alarm_edge/clk_in_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  blink_inst/u_alarm_edge/fall_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.141     1.726 f  blink_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=21, routed)          0.290     2.016    blink_inst/u_alarm_edge/fall_p_reg_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I0_O)        0.045     2.061 r  blink_inst/u_alarm_edge/limit[22]_i_1/O
                         net (fo=1, routed)           0.000     2.061    blink_inst/p_0_in[22]
    SLICE_X109Y48        FDCE                                         r  blink_inst/limit_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  blink_inst/limit_reg[22]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y48        FDCE (Hold_fdce_C_D)         0.092     1.950    blink_inst/limit_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 blink_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.676%)  route 0.295ns (61.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.638     1.585    blink_inst/u_alarm_edge/clk_in_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  blink_inst/u_alarm_edge/fall_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.141     1.726 f  blink_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=21, routed)          0.295     2.021    blink_inst/u_alarm_edge/fall_p_reg_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.045     2.066 r  blink_inst/u_alarm_edge/limit[24]_i_1/O
                         net (fo=1, routed)           0.000     2.066    blink_inst/p_0_in[24]
    SLICE_X109Y49        FDCE                                         r  blink_inst/limit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  blink_inst/limit_reg[24]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDCE (Hold_fdce_C_D)         0.092     1.950    blink_inst/limit_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blink_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.846%)  route 0.319ns (63.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.638     1.585    blink_inst/u_alarm_edge/clk_in_IBUF_BUFG
    SLICE_X110Y53        FDCE                                         r  blink_inst/u_alarm_edge/fall_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  blink_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=21, routed)          0.319     2.045    blink_inst/u_alarm_edge/fall_p_reg_0
    SLICE_X109Y47        LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  blink_inst/u_alarm_edge/limit[18]_i_1/O
                         net (fo=1, routed)           0.000     2.090    blink_inst/p_0_in[18]
    SLICE_X109Y47        FDCE                                         r  blink_inst/limit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  blink_inst/limit_reg[18]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y47        FDCE (Hold_fdce_C_D)         0.092     1.950    blink_inst/limit_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_db_loop/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.339%)  route 0.326ns (63.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.637     1.584    u_db_loop/clk_in_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  u_db_loop/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  u_db_loop/result_reg/Q
                         net (fo=30, routed)          0.326     2.051    blink_inst/u_alarm_edge/sel0[0]
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.045     2.096 r  blink_inst/u_alarm_edge/limit[21]_i_1/O
                         net (fo=1, routed)           0.000     2.096    blink_inst/p_0_in[21]
    SLICE_X109Y49        FDCE                                         r  blink_inst/limit_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  blink_inst/limit_reg[21]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDCE (Hold_fdce_C_D)         0.091     1.949    blink_inst/limit_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 blink_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.640     1.587    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  blink_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  blink_inst/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     1.897    blink_inst/counter_reg[19]
    SLICE_X107Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  blink_inst/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.942    blink_inst/counter[16]_i_2_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.057 r  blink_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.058    blink_inst/counter_reg[16]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.112 r  blink_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.112    blink_inst/counter_reg[20]_i_1_n_7
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[20]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.105     1.960    blink_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blink_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.640     1.587    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  blink_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  blink_inst/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     1.897    blink_inst/counter_reg[19]
    SLICE_X107Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  blink_inst/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.942    blink_inst/counter[16]_i_2_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.057 r  blink_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.058    blink_inst/counter_reg[16]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.123 r  blink_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.123    blink_inst/counter_reg[20]_i_1_n_5
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[22]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.105     1.960    blink_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blink_inst/limit_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.593%)  route 0.337ns (64.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.640     1.587    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  blink_inst/limit_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  blink_inst/limit_reg[24]/Q
                         net (fo=3, routed)           0.337     2.064    blink_inst/limit[24]
    SLICE_X109Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.109 r  blink_inst/limit[25]_i_1/O
                         net (fo=1, routed)           0.000     2.109    blink_inst/p_0_in[25]
    SLICE_X109Y50        FDCE                                         r  blink_inst/limit_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  blink_inst/limit_reg[25]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.091     1.946    blink_inst/limit_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_db_reset/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_reset/flipflops_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.639     1.586    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  u_db_reset/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  u_db_reset/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.080     1.830    u_db_reset/flipflops_reg_n_0_[0]
    SLICE_X112Y51        FDRE                                         r  u_db_reset/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  u_db_reset/flipflops_reg[1]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.060     1.646    u_db_reset/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 blink_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.640     1.587    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  blink_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  blink_inst/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     1.897    blink_inst/counter_reg[19]
    SLICE_X107Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  blink_inst/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.942    blink_inst/counter[16]_i_2_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.057 r  blink_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.058    blink_inst/counter_reg[16]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.148 r  blink_inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    blink_inst/counter_reg[20]_i_1_n_6
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[21]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.105     1.960    blink_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 blink_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.640     1.587    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  blink_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  blink_inst/counter_reg[19]/Q
                         net (fo=3, routed)           0.169     1.897    blink_inst/counter_reg[19]
    SLICE_X107Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  blink_inst/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.942    blink_inst/counter[16]_i_2_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.057 r  blink_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.058    blink_inst/counter_reg[16]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.148 r  blink_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.148    blink_inst/counter_reg[20]_i_1_n_4
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y50        FDCE                                         r  blink_inst/counter_reg[23]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.105     1.960    blink_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y16    timer_inst/raw_limit_cycles0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X95Y39   raw_counter2_carry_i_10/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X109Y46  blink_inst/clk_div_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y45  blink_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y47  blink_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y47  blink_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y48  blink_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y48  blink_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X107Y48  blink_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X95Y39   raw_counter2_carry_i_10/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X95Y39   raw_counter2_carry_i_10/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X109Y46  blink_inst/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X109Y46  blink_inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y45  blink_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y45  blink_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X95Y39   raw_counter2_carry_i_10/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X95Y39   raw_counter2_carry_i_10/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X109Y46  blink_inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X109Y46  blink_inst/clk_div_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y45  blink_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y45  blink_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y47  blink_inst/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[0]_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.580ns (14.607%)  route 3.391ns (85.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.791     9.613    timer_inst/prev_reg
    SLICE_X101Y36        FDCE                                         f  timer_inst/raw_counter_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.617    15.100    timer_inst/clk_in_IBUF_BUFG
    SLICE_X101Y36        FDCE                                         r  timer_inst/raw_counter_reg[0]_replica/C
                         clock pessimism              0.394    15.494    
                         clock uncertainty           -0.035    15.459    
    SLICE_X101Y36        FDCE (Recov_fdce_C_CLR)     -0.405    15.054    timer_inst/raw_counter_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.070%)  route 3.269ns (84.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.669     9.491    timer_inst/prev_reg
    SLICE_X96Y39         FDCE                                         f  timer_inst/raw_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.619    15.102    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y39         FDCE                                         r  timer_inst/raw_counter_reg[14]/C
                         clock pessimism              0.394    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X96Y39         FDCE (Recov_fdce_C_CLR)     -0.361    15.100    timer_inst/raw_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.070%)  route 3.269ns (84.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.669     9.491    timer_inst/prev_reg
    SLICE_X96Y39         FDCE                                         f  timer_inst/raw_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.619    15.102    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y39         FDCE                                         r  timer_inst/raw_counter_reg[16]/C
                         clock pessimism              0.394    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X96Y39         FDCE (Recov_fdce_C_CLR)     -0.361    15.100    timer_inst/raw_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.144%)  route 3.250ns (84.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.650     9.472    timer_inst/prev_reg
    SLICE_X100Y37        FDCE                                         f  timer_inst/raw_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.618    15.101    timer_inst/clk_in_IBUF_BUFG
    SLICE_X100Y37        FDCE                                         r  timer_inst/raw_counter_reg[6]/C
                         clock pessimism              0.394    15.495    
                         clock uncertainty           -0.035    15.460    
    SLICE_X100Y37        FDCE (Recov_fdce_C_CLR)     -0.361    15.099    timer_inst/raw_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.070%)  route 3.269ns (84.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.669     9.491    timer_inst/prev_reg
    SLICE_X96Y39         FDCE                                         f  timer_inst/raw_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.619    15.102    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y39         FDCE                                         r  timer_inst/raw_counter_reg[13]/C
                         clock pessimism              0.394    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X96Y39         FDCE (Recov_fdce_C_CLR)     -0.319    15.142    timer_inst/raw_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.580ns (15.070%)  route 3.269ns (84.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.669     9.491    timer_inst/prev_reg
    SLICE_X96Y39         FDCE                                         f  timer_inst/raw_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.619    15.102    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y39         FDCE                                         r  timer_inst/raw_counter_reg[15]/C
                         clock pessimism              0.394    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X96Y39         FDCE (Recov_fdce_C_CLR)     -0.319    15.142    timer_inst/raw_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/raw_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.144%)  route 3.250ns (84.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.650     9.472    timer_inst/prev_reg
    SLICE_X100Y37        FDCE                                         f  timer_inst/raw_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.618    15.101    timer_inst/clk_in_IBUF_BUFG
    SLICE_X100Y37        FDCE                                         r  timer_inst/raw_counter_reg[5]/C
                         clock pessimism              0.394    15.495    
                         clock uncertainty           -0.035    15.460    
    SLICE_X100Y37        FDCE (Recov_fdce_C_CLR)     -0.319    15.141    timer_inst/raw_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/half_ticks_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.580ns (15.479%)  route 3.167ns (84.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.567     9.389    timer_inst/prev_reg
    SLICE_X95Y48         FDCE                                         f  timer_inst/half_ticks_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X95Y48         FDCE                                         r  timer_inst/half_ticks_reg[0]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X95Y48         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    timer_inst/half_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/half_ticks_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.580ns (15.479%)  route 3.167ns (84.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.567     9.389    timer_inst/prev_reg
    SLICE_X95Y48         FDCE                                         f  timer_inst/half_ticks_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X95Y48         FDCE                                         r  timer_inst/half_ticks_reg[1]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X95Y48         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    timer_inst/half_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/tick_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.580ns (16.073%)  route 3.029ns (83.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         2.429     9.251    timer_inst/prev_reg
    SLICE_X94Y47         FDCE                                         f  timer_inst/tick_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622    15.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y47         FDCE                                         r  timer_inst/tick_count_reg[15]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X94Y47         FDCE (Recov_fdce_C_CLR)     -0.361    15.103    timer_inst/tick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.360     2.353    blink_inst/fall_p_reg_0
    SLICE_X109Y50        FDCE                                         f  blink_inst/limit_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  blink_inst/limit_reg[25]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.360     2.353    blink_inst/fall_p_reg_0
    SLICE_X109Y50        FDCE                                         f  blink_inst/limit_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  blink_inst/limit_reg[26]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.621%)  route 0.636ns (77.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.417     2.410    blink_inst/fall_p_reg_0
    SLICE_X107Y51        FDCE                                         f  blink_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  blink_inst/counter_reg[24]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.621%)  route 0.636ns (77.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.417     2.410    blink_inst/fall_p_reg_0
    SLICE_X107Y51        FDCE                                         f  blink_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  blink_inst/counter_reg[25]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.621%)  route 0.636ns (77.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.417     2.410    blink_inst/fall_p_reg_0
    SLICE_X107Y51        FDCE                                         f  blink_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  blink_inst/counter_reg[26]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.621%)  route 0.636ns (77.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.417     2.410    blink_inst/fall_p_reg_0
    SLICE_X107Y51        FDCE                                         f  blink_inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  blink_inst/counter_reg[27]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.630%)  route 0.674ns (78.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.454     2.448    blink_inst/fall_p_reg_0
    SLICE_X109Y51        FDCE                                         f  blink_inst/limit_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  blink_inst/limit_reg[27]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.630%)  route 0.674ns (78.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.454     2.448    blink_inst/fall_p_reg_0
    SLICE_X109Y51        FDCE                                         f  blink_inst/limit_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  blink_inst/limit_reg[28]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.630%)  route 0.674ns (78.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.454     2.448    blink_inst/fall_p_reg_0
    SLICE_X109Y51        FDCE                                         f  blink_inst/limit_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  blink_inst/limit_reg[29]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_inst/limit_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.630%)  route 0.674ns (78.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.454     2.448    blink_inst/fall_p_reg_0
    SLICE_X109Y51        FDCE                                         f  blink_inst/limit_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.908     2.102    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  blink_inst/limit_reg[30]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y51        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    blink_inst/limit_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.685    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.786ns  (logic 0.704ns (25.271%)  route 2.082ns (74.729%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.403     1.859    fsm_inst/u_alarm_edge/Q[3]
    SLICE_X110Y48        LUT6 (Prop_lut6_I3_O)        0.124     1.983 f  fsm_inst/u_alarm_edge/current_state[2]_i_2/O
                         net (fo=2, routed)           0.679     2.662    fsm_inst/u_alarm_edge/current_state[2]_i_2_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I1_O)        0.124     2.786 r  fsm_inst/u_alarm_edge/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.786    fsm_inst/next_state[2]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.693ns  (logic 0.704ns (26.143%)  route 1.989ns (73.857%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.403     1.859    fsm_inst/u_alarm_edge/Q[3]
    SLICE_X110Y48        LUT6 (Prop_lut6_I3_O)        0.124     1.983 f  fsm_inst/u_alarm_edge/current_state[2]_i_2/O
                         net (fo=2, routed)           0.586     2.569    fsm_inst/u_alarm_edge/current_state[2]_i_2_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     2.693 r  fsm_inst/u_alarm_edge/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.693    fsm_inst/next_state[1]
    SLICE_X111Y48        FDCE                                         r  fsm_inst/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.194ns  (logic 0.937ns (42.710%)  route 1.257ns (57.290%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE                         0.000     0.000 r  fsm_inst/u_alarm_edge/fall_p_reg/C
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=3, routed)           0.978     1.434    fsm_inst/u_alarm_edge/alarm_fall_pulse
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.154     1.588 f  fsm_inst/u_alarm_edge/current_state[0]_i_2/O
                         net (fo=1, routed)           0.279     1.867    fsm_inst/u_alarm_edge/current_state[0]_i_2_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I1_O)        0.327     2.194 r  fsm_inst/u_alarm_edge/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.194    fsm_inst/next_state[0]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.580ns (46.578%)  route 0.665ns (53.422%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE                         0.000     0.000 r  fsm_inst/u_alarm_edge/fall_p_reg/C
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=3, routed)           0.665     1.121    u_db_reset/alarm_fall_pulse
    SLICE_X110Y49        LUT2 (Prop_lut2_I1_O)        0.124     1.245 r  u_db_reset/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.245    fsm_inst/D[0]
    SLICE_X110Y49        FDCE                                         r  fsm_inst/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/u_alarm_edge/prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/u_alarm_edge/fall_p_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.883ns  (logic 0.718ns (81.333%)  route 0.165ns (18.667%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE                         0.000     0.000 r  fsm_inst/u_alarm_edge/prev_reg/C
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  fsm_inst/u_alarm_edge/prev_reg/Q
                         net (fo=1, routed)           0.165     0.584    fsm_inst/u_alarm_edge/prev
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.299     0.883 r  fsm_inst/u_alarm_edge/fall_p_i_1__0/O
                         net (fo=1, routed)           0.000     0.883    fsm_inst/u_alarm_edge/fall_p0
    SLICE_X110Y51        FDCE                                         r  fsm_inst/u_alarm_edge/fall_p_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/u_alarm_edge/prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/u_alarm_edge/fall_p_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE                         0.000     0.000 r  fsm_inst/u_alarm_edge/prev_reg/C
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fsm_inst/u_alarm_edge/prev_reg/Q
                         net (fo=1, routed)           0.062     0.190    fsm_inst/u_alarm_edge/prev
    SLICE_X110Y51        LUT2 (Prop_lut2_I0_O)        0.099     0.289 r  fsm_inst/u_alarm_edge/fall_p_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    fsm_inst/u_alarm_edge/fall_p0
    SLICE_X110Y51        FDCE                                         r  fsm_inst/u_alarm_edge/fall_p_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[1]/C
    SLICE_X111Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fsm_inst/current_state_reg[1]/Q
                         net (fo=25, routed)          0.144     0.285    fsm_inst/u_alarm_edge/Q[1]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  fsm_inst/u_alarm_edge/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    fsm_inst/next_state[2]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[1]/C
    SLICE_X111Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[1]/Q
                         net (fo=25, routed)          0.203     0.344    fsm_inst/u_alarm_edge/Q[1]
    SLICE_X111Y48        LUT6 (Prop_lut6_I4_O)        0.045     0.389 r  fsm_inst/u_alarm_edge/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    fsm_inst/next_state[1]
    SLICE_X111Y48        FDCE                                         r  fsm_inst/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/u_alarm_edge/fall_p_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.232%)  route 0.244ns (56.768%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE                         0.000     0.000 r  fsm_inst/u_alarm_edge/fall_p_reg/C
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/u_alarm_edge/fall_p_reg/Q
                         net (fo=3, routed)           0.244     0.385    u_db_reset/alarm_fall_pulse
    SLICE_X110Y49        LUT2 (Prop_lut2_I1_O)        0.045     0.430 r  u_db_reset/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.430    fsm_inst/D[0]
    SLICE_X110Y49        FDCE                                         r  fsm_inst/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.071%)  route 0.246ns (56.929%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[0]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=28, routed)          0.246     0.387    fsm_inst/u_alarm_edge/Q[0]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     0.432 r  fsm_inst/u_alarm_edge/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    fsm_inst/next_state[0]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_g/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 3.970ns (66.566%)  route 1.994ns (33.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.878     5.640    pwm_g/clk_in_IBUF_BUFG
    SLICE_X111Y42        FDCE                                         r  pwm_g/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  pwm_g/pwm_out_reg/Q
                         net (fo=1, routed)           1.994     8.090    led_g_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.604 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000    11.604    led_g
    T21                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.987ns (67.576%)  route 1.913ns (32.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.878     5.640    pwm_b/clk_in_IBUF_BUFG
    SLICE_X110Y42        FDCE                                         r  pwm_b/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  pwm_b/pwm_out_reg/Q
                         net (fo=1, routed)           1.913     8.009    led_b_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.541 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.541    led_b
    U22                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 3.978ns (68.239%)  route 1.852ns (31.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.877     5.639    pwm_r/clk_in_IBUF_BUFG
    SLICE_X109Y42        FDCE                                         r  pwm_r/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.456     6.095 r  pwm_r/pwm_out_reg/Q
                         net (fo=1, routed)           1.852     7.947    led_r_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.469 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.469    led_r
    T22                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/u_alarm_edge/fall_p_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 0.580ns (23.356%)  route 1.903ns (76.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         1.304     8.126    fsm_inst/u_alarm_edge/fall_p_reg_0
    SLICE_X110Y51        FDCE                                         f  fsm_inst/u_alarm_edge/fall_p_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/u_alarm_edge/prev_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 0.580ns (23.356%)  route 1.903ns (76.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         1.304     8.126    fsm_inst/u_alarm_edge/fall_p_reg_0
    SLICE_X110Y51        FDCE                                         f  fsm_inst/u_alarm_edge/prev_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_loop/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.861ns  (logic 0.580ns (31.170%)  route 1.281ns (68.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.866     5.628    u_db_loop/clk_in_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  u_db_loop/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  u_db_loop/result_reg/Q
                         net (fo=30, routed)          1.281     7.365    fsm_inst/u_alarm_edge/sel0[0]
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  fsm_inst/u_alarm_edge/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.489    fsm_inst/next_state[0]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_loop/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.850ns  (logic 0.580ns (31.359%)  route 1.270ns (68.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.866     5.628    u_db_loop/clk_in_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  u_db_loop/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  u_db_loop/result_reg/Q
                         net (fo=30, routed)          1.270     7.354    fsm_inst/u_alarm_edge/sel0[0]
    SLICE_X110Y48        LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  fsm_inst/u_alarm_edge/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.478    fsm_inst/next_state[2]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.822ns  (logic 0.580ns (31.832%)  route 1.242ns (68.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.642     7.464    fsm_inst/fall_p_reg
    SLICE_X110Y48        FDCE                                         f  fsm_inst/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.822ns  (logic 0.580ns (31.832%)  route 1.242ns (68.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.642     7.464    fsm_inst/fall_p_reg
    SLICE_X110Y48        FDCE                                         f  fsm_inst/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.818ns  (logic 0.580ns (31.909%)  route 1.238ns (68.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.880     5.642    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.600     6.698    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.124     6.822 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.638     7.460    fsm_inst/fall_p_reg
    SLICE_X111Y48        FDCE                                         f  fsm_inst/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.109     1.838    u_db_reset/arst_db
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  u_db_reset/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    fsm_inst/D[0]
    SLICE_X110Y49        FDCE                                         r  fsm_inst/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_alarm/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/u_alarm_edge/prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.563%)  route 0.279ns (66.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.637     1.584    u_db_alarm/clk_in_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  u_db_alarm/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  u_db_alarm/result_reg/Q
                         net (fo=5, routed)           0.279     2.004    fsm_inst/u_alarm_edge/alarm_db
    SLICE_X110Y51        FDCE                                         r  fsm_inst/u_alarm_edge/prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_loop/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.758%)  route 0.382ns (67.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.637     1.584    u_db_loop/clk_in_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  u_db_loop/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  u_db_loop/result_reg/Q
                         net (fo=30, routed)          0.382     2.107    fsm_inst/u_alarm_edge/sel0[0]
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.045     2.152 r  fsm_inst/u_alarm_edge/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.152    fsm_inst/next_state[1]
    SLICE_X111Y48        FDCE                                         r  fsm_inst/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.231ns (38.589%)  route 0.368ns (61.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.136     1.865    fsm_inst/u_alarm_edge/arst_db
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.045     1.910 f  fsm_inst/u_alarm_edge/current_state[2]_i_2/O
                         net (fo=2, routed)           0.232     2.141    fsm_inst/u_alarm_edge/current_state[2]_i_2_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  fsm_inst/u_alarm_edge/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.186    fsm_inst/next_state[2]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.296ns (48.078%)  route 0.320ns (51.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    fsm_inst/u_alarm_edge/arst_db
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.994 f  fsm_inst/u_alarm_edge/current_state[0]_i_2/O
                         net (fo=1, routed)           0.100     2.094    fsm_inst/u_alarm_edge/current_state[0]_i_2_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I1_O)        0.110     2.204 r  fsm_inst/u_alarm_edge/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.204    fsm_inst/next_state[0]
    SLICE_X110Y48        FDCE                                         r  fsm_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_alarm/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/u_alarm_edge/fall_p_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.186ns (29.316%)  route 0.448ns (70.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.637     1.584    u_db_alarm/clk_in_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  u_db_alarm/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.725 f  u_db_alarm/result_reg/Q
                         net (fo=5, routed)           0.448     2.173    fsm_inst/u_alarm_edge/alarm_db
    SLICE_X110Y51        LUT2 (Prop_lut2_I1_O)        0.045     2.218 r  fsm_inst/u_alarm_edge/fall_p_i_1__0/O
                         net (fo=1, routed)           0.000     2.218    fsm_inst/u_alarm_edge/fall_p0
    SLICE_X110Y51        FDCE                                         r  fsm_inst/u_alarm_edge/fall_p_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.877%)  route 0.458ns (71.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.238     2.232    fsm_inst/fall_p_reg
    SLICE_X110Y49        FDCE                                         f  fsm_inst/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.186ns (28.762%)  route 0.461ns (71.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.241     2.235    fsm_inst/fall_p_reg
    SLICE_X111Y48        FDCE                                         f  fsm_inst/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.186ns (28.570%)  route 0.465ns (71.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.245     2.239    fsm_inst/fall_p_reg
    SLICE_X110Y48        FDCE                                         f  fsm_inst/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_db_reset/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.186ns (28.570%)  route 0.465ns (71.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.641     1.588    u_db_reset/clk_in_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  u_db_reset/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u_db_reset/result_reg/Q
                         net (fo=5, routed)           0.220     1.949    u_db_reset/arst_db
    SLICE_X110Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.994 f  u_db_reset/prev_state[3]_i_2/O
                         net (fo=145, routed)         0.245     2.239    fsm_inst/fall_p_reg
    SLICE_X110Y48        FDCE                                         f  fsm_inst/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 3.159ns (34.818%)  route 5.914ns (65.182%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.646     2.102    fsm_inst/current_state_reg[3]_0[3]
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.124     2.226 r  fsm_inst/raw_limit_cycles0_i_6/O
                         net (fo=18, routed)          1.569     3.795    timer_inst/logical_limit_ticks[0]
    SLICE_X101Y47        LUT6 (Prop_lut6_I4_O)        0.124     3.919 r  timer_inst/next_tick1_carry_i_2/O
                         net (fo=1, routed)           0.190     4.109    timer_inst/next_tick1_carry_i_2_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.513 r  timer_inst/next_tick1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.513    timer_inst/next_tick1_carry_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.630 r  timer_inst/next_tick1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.630    timer_inst/next_tick1_carry__0_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.787 r  timer_inst/next_tick1_carry__1/CO[1]
                         net (fo=30, routed)          1.030     5.817    timer_inst/next_tick1_carry__1_n_2
    SLICE_X101Y47        LUT3 (Prop_lut3_I1_O)        0.360     6.177 r  timer_inst/clk_div0_carry_i_5/O
                         net (fo=1, routed)           0.809     6.986    timer_inst/clk_div0_carry_i_5_n_0
    SLICE_X99Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.312 r  timer_inst/clk_div0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.312    timer_inst/clk_div0_carry_i_3_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.862 r  timer_inst/clk_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.862    timer_inst/clk_div0_carry_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.090 f  timer_inst/clk_div0_carry__0/CO[2]
                         net (fo=1, routed)           0.669     8.760    timer_inst/clk_div0_carry__0_n_1
    SLICE_X97Y49         LUT6 (Prop_lut6_I3_O)        0.313     9.073 r  timer_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     9.073    timer_inst/clk_div_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  timer_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X97Y49         FDCE                                         r  timer_inst/clk_div_reg/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.714ns (24.456%)  route 5.294ns (75.544%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.646     2.102    fsm_inst/current_state_reg[3]_0[3]
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.124     2.226 r  fsm_inst/raw_limit_cycles0_i_6/O
                         net (fo=18, routed)          1.569     3.795    timer_inst/logical_limit_ticks[0]
    SLICE_X101Y47        LUT6 (Prop_lut6_I4_O)        0.124     3.919 r  timer_inst/next_tick1_carry_i_2/O
                         net (fo=1, routed)           0.190     4.109    timer_inst/next_tick1_carry_i_2_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.513 r  timer_inst/next_tick1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.513    timer_inst/next_tick1_carry_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.630 r  timer_inst/next_tick1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.630    timer_inst/next_tick1_carry__0_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.787 r  timer_inst/next_tick1_carry__1/CO[1]
                         net (fo=30, routed)          1.231     6.018    timer_inst/next_tick1_carry__1_n_2
    SLICE_X97Y48         LUT4 (Prop_lut4_I2_O)        0.332     6.350 r  timer_inst/tick_count[6]_i_1/O
                         net (fo=1, routed)           0.658     7.008    timer_inst/p_1_in[6]
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[6]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 1.742ns (25.427%)  route 5.109ns (74.573%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.646     2.102    fsm_inst/current_state_reg[3]_0[3]
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.124     2.226 r  fsm_inst/raw_limit_cycles0_i_6/O
                         net (fo=18, routed)          1.569     3.795    timer_inst/logical_limit_ticks[0]
    SLICE_X101Y47        LUT6 (Prop_lut6_I4_O)        0.124     3.919 r  timer_inst/next_tick1_carry_i_2/O
                         net (fo=1, routed)           0.190     4.109    timer_inst/next_tick1_carry_i_2_n_0
    SLICE_X100Y47        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.513 r  timer_inst/next_tick1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.513    timer_inst/next_tick1_carry_n_0
    SLICE_X100Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.630 r  timer_inst/next_tick1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.630    timer_inst/next_tick1_carry__0_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.787 r  timer_inst/next_tick1_carry__1/CO[1]
                         net (fo=30, routed)          1.023     5.810    timer_inst/next_tick1_carry__1_n_2
    SLICE_X99Y47         LUT4 (Prop_lut4_I2_O)        0.360     6.170 r  timer_inst/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.681     6.851    timer_inst/p_1_in[5]
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[5]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 0.952ns (13.958%)  route 5.869ns (86.042%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364     6.821    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[12]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 0.952ns (13.958%)  route 5.869ns (86.042%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364     6.821    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[13]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 0.952ns (13.958%)  route 5.869ns (86.042%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364     6.821    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[1]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 0.952ns (13.958%)  route 5.869ns (86.042%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.364     6.821    timer_inst/tick_count0
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  timer_inst/tick_count_reg[4]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.812ns  (logic 0.952ns (13.975%)  route 5.860ns (86.025%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356     6.812    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.812ns  (logic 0.952ns (13.975%)  route 5.860ns (86.025%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356     6.812    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[10]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/tick_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.812ns  (logic 0.952ns (13.975%)  route 5.860ns (86.025%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          1.431     1.887    timer_inst/prev_state_reg[3]_0[3]
    SLICE_X110Y46        LUT4 (Prop_lut4_I0_O)        0.124     2.011 r  timer_inst/prev_state[3]_i_4/O
                         net (fo=1, routed)           0.674     2.685    timer_inst/prev_state[3]_i_4_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  timer_inst/prev_state[3]_i_1/O
                         net (fo=7, routed)           1.115     3.924    timer_inst/prev_state[3]_i_1_n_0
    SLICE_X106Y43        LUT2 (Prop_lut2_I1_O)        0.124     4.048 f  timer_inst/raw_counter[31]_i_3/O
                         net (fo=54, routed)          2.284     6.332    timer_inst/raw_counter[31]_i_3_n_0
    SLICE_X95Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.456 r  timer_inst/tick_count[19]_i_1/O
                         net (fo=20, routed)          0.356     6.812    timer_inst/tick_count0
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.622     5.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  timer_inst/tick_count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[1]/C
    SLICE_X111Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[1]/Q
                         net (fo=25, routed)          0.295     0.436    timer_inst/prev_state_reg[3]_0[1]
    SLICE_X110Y46        FDCE                                         r  timer_inst/prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  timer_inst/prev_state_reg[1]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/prev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.784%)  route 0.349ns (71.216%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[0]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=28, routed)          0.349     0.490    timer_inst/prev_state_reg[3]_0[0]
    SLICE_X108Y46        FDCE                                         r  timer_inst/prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.910     2.104    timer_inst/clk_in_IBUF_BUFG
    SLICE_X108Y46        FDCE                                         r  timer_inst/prev_state_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink_inst/limit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.358%)  route 0.312ns (62.642%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          0.312     0.453    fsm_inst/current_state_reg[3]_0[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I2_O)        0.045     0.498 r  fsm_inst/limit[6]_i_1/O
                         net (fo=1, routed)           0.000     0.498    blink_inst/D[0]
    SLICE_X110Y47        FDCE                                         r  blink_inst/limit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.912     2.106    blink_inst/clk_in_IBUF_BUFG
    SLICE_X110Y47        FDCE                                         r  blink_inst/limit_reg[6]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/prev_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[2]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[2]/Q
                         net (fo=27, routed)          0.439     0.580    timer_inst/prev_state_reg[3]_0[2]
    SLICE_X110Y46        FDCE                                         r  timer_inst/prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    timer_inst/clk_in_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  timer_inst/prev_state_reg[2]/C

Slack:                    inf
  Source:                 alarm_in
                            (input port)
  Destination:            u_db_alarm/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.237ns (38.772%)  route 0.375ns (61.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  alarm_in (IN)
                         net (fo=0)                   0.000     0.000    alarm_in
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  alarm_in_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.613    u_db_alarm/D[0]
    SLICE_X113Y59        FDRE                                         r  u_db_alarm/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.909     2.103    u_db_alarm/clk_in_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  u_db_alarm/flipflops_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink_inst/limit_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.263%)  route 0.389ns (62.737%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[3]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[3]/Q
                         net (fo=26, routed)          0.168     0.309    fsm_inst/current_state_reg[3]_0[3]
    SLICE_X109Y48        LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  fsm_inst/limit[20]_i_2/O
                         net (fo=1, routed)           0.221     0.575    blink_inst/u_alarm_edge/limit_reg[20]_0
    SLICE_X109Y48        LUT5 (Prop_lut5_I4_O)        0.045     0.620 r  blink_inst/u_alarm_edge/limit[20]_i_1/O
                         net (fo=1, routed)           0.000     0.620    blink_inst/p_0_in[20]
    SLICE_X109Y48        FDPE                                         r  blink_inst/limit_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y48        FDPE                                         r  blink_inst/limit_reg[20]/C

Slack:                    inf
  Source:                 speed_in[1]
                            (input port)
  Destination:            u_db_speed1/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.227ns (36.357%)  route 0.398ns (63.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  speed_in[1] (IN)
                         net (fo=0)                   0.000     0.000    speed_in[1]
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  speed_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.398     0.626    u_db_speed1/D[0]
    SLICE_X109Y54        FDRE                                         r  u_db_speed1/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.907     2.101    u_db_speed1/clk_in_IBUF_BUFG
    SLICE_X109Y54        FDRE                                         r  u_db_speed1/flipflops_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink_inst/limit_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.231ns (35.089%)  route 0.427ns (64.911%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[2]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fsm_inst/current_state_reg[2]/Q
                         net (fo=27, routed)          0.289     0.430    fsm_inst/current_state_reg[3]_0[2]
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.045     0.475 r  fsm_inst/limit[12]_i_2/O
                         net (fo=2, routed)           0.138     0.613    blink_inst/u_alarm_edge/limit_reg[8]
    SLICE_X109Y45        LUT4 (Prop_lut4_I3_O)        0.045     0.658 r  blink_inst/u_alarm_edge/limit[12]_i_1/O
                         net (fo=1, routed)           0.000     0.658    blink_inst/p_0_in[12]
    SLICE_X109Y45        FDPE                                         r  blink_inst/limit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.910     2.104    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y45        FDPE                                         r  blink_inst/limit_reg[12]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink_inst/limit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.234ns (35.383%)  route 0.427ns (64.617%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[2]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_inst/current_state_reg[2]/Q
                         net (fo=27, routed)          0.289     0.430    fsm_inst/current_state_reg[3]_0[2]
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.045     0.475 f  fsm_inst/limit[12]_i_2/O
                         net (fo=2, routed)           0.138     0.613    blink_inst/u_alarm_edge/limit_reg[8]
    SLICE_X109Y45        LUT4 (Prop_lut4_I0_O)        0.048     0.661 r  blink_inst/u_alarm_edge/limit[8]_i_1/O
                         net (fo=1, routed)           0.000     0.661    blink_inst/p_0_in[8]
    SLICE_X109Y45        FDCE                                         r  blink_inst/limit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.910     2.104    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  blink_inst/limit_reg[8]/C

Slack:                    inf
  Source:                 fsm_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink_inst/limit_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.903%)  route 0.431ns (65.097%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDCE                         0.000     0.000 r  fsm_inst/current_state_reg[1]/C
    SLICE_X111Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fsm_inst/current_state_reg[1]/Q
                         net (fo=25, routed)          0.261     0.402    fsm_inst/current_state_reg[3]_0[1]
    SLICE_X109Y46        LUT4 (Prop_lut4_I0_O)        0.045     0.447 f  fsm_inst/limit[22]_i_3/O
                         net (fo=5, routed)           0.170     0.617    blink_inst/u_alarm_edge/limit_reg[20]
    SLICE_X109Y47        LUT6 (Prop_lut6_I3_O)        0.045     0.662 r  blink_inst/u_alarm_edge/limit[18]_i_1/O
                         net (fo=1, routed)           0.000     0.662    blink_inst/p_0_in[18]
    SLICE_X109Y47        FDCE                                         r  blink_inst/limit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.911     2.105    blink_inst/clk_in_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  blink_inst/limit_reg[18]/C





