Analysis & Synthesis report for ex14
Tue Aug 01 21:10:28 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for wish_io:inst3
 12. Source assignments for T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1
 13. Source assignments for T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 14. Source assignments for T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1
 15. Source assignments for T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 16. Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated
 17. Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated
 18. Source assignments for T8052:inst|T51_UART:uart
 19. Source assignments for wish_io:inst1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jji2:auto_generated
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr
 23. Source assignments for sld_hub:sld_hub_inst
 24. Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine
 25. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 26. Parameter Settings for User Entity Instance: altpll0:inst4|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: T8052:inst
 28. Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2
 30. Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2
 32. Parameter Settings for User Entity Instance: T8052:inst|T51:core51
 33. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_ALU:alu
 34. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
 35. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
 36. Parameter Settings for User Entity Instance: T8052:inst|T51_Glue:glue51
 37. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp0
 38. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp1
 39. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp2
 40. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp3
 41. Parameter Settings for User Entity Instance: T8052:inst|T51_TC01:tc01
 42. Parameter Settings for User Entity Instance: T8052:inst|T51_TC2:tc2
 43. Parameter Settings for User Entity Instance: T8052:inst|T51_UART:uart
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 46. Parameter Settings for Inferred Entity Instance: T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0
 47. lpm_mult Parameter Settings by Entity Instance
 48. SignalTap II Logic Analyzer Settings
 49. In-System Memory Content Editor Settings
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Aug 01 21:10:28 2006   ;
; Quartus II Version          ; 6.0 Build 178 04/27/2006 SJ Web Edition ;
; Revision Name               ; ex14                                    ;
; Top-level Entity Name       ; ex14                                    ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; 2,925                                   ;
; Total pins                  ; 35                                      ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 103,296                                 ;
; Total PLLs                  ; 1                                       ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1C12F256C7       ;                    ;
; Top-level entity name                                              ; ex14               ; ex14               ;
; Family name                                                        ; Cyclone            ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone                                  ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; T51/fpga/xram_cyclone.vhd        ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/fpga/xram_cyclone.vhd                     ;
; T51/fpga/iram_cyclone.vhd        ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/fpga/iram_cyclone.vhd                     ;
; T51/fpga/rom_cyclone.vhd         ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/fpga/rom_cyclone.vhd                      ;
; T51/fpga/T51_RAM_altera.vhd      ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/fpga/T51_RAM_altera.vhd                   ;
; T51/fpga/T8052.vhd               ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/fpga/T8052.vhd                            ;
; Mega/altpll0.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/Mega/altpll0.vhd                              ;
; T51/T51_UART.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_UART.vhd                              ;
; T51/T51.vhd                      ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51.vhd                                   ;
; T51/T51_ALU.vhd                  ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_ALU.vhd                               ;
; T51/T51_Glue.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_Glue.vhd                              ;
; T51/T51_MD.vhd                   ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_MD.vhd                                ;
; T51/T51_Pack.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_Pack.vhd                              ;
; T51/T51_Port.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_Port.vhd                              ;
; T51/T51_TC01.vhd                 ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_TC01.vhd                              ;
; T51/T51_TC2.vhd                  ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/T51/T51_TC2.vhd                               ;
; ex14.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/HGB_Work/Elektor/ex14/ex14.bdf                                      ;
; wish_io.vhd                      ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/wish_io.vhd                                   ;
; wishbone_decoder.vhd             ; yes             ; User VHDL File                     ; C:/HGB_Work/Elektor/ex14/wishbone_decoder.vhd                          ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/altpll.tdf                 ;
; aglobal60.inc                    ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc              ;
; stratix_pll.inc                  ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/stratix_pll.inc            ;
; stratixii_pll.inc                ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/stratixii_pll.inc          ;
; cycloneii_pll.inc                ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/cycloneii_pll.inc          ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf             ;
; stratix_ram_block.inc            ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/stratix_ram_block.inc      ;
; lpm_mux.inc                      ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_mux.inc                ;
; lpm_decode.inc                   ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc             ;
; altsyncram.inc                   ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altsyncram.inc             ;
; a_rdenreg.inc                    ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/a_rdenreg.inc              ;
; altrom.inc                       ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altrom.inc                 ;
; altram.inc                       ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altram.inc                 ;
; altdpram.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altdpram.inc               ;
; altqpram.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altqpram.inc               ;
; db/altsyncram_lak1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_lak1.tdf                        ;
; db/altsyncram_ien2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_ien2.tdf                        ;
; db/decode_fga.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/decode_fga.tdf                             ;
; db/mux_vab.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/mux_vab.tdf                                ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd        ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd             ;
; db/altsyncram_ulh1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_ulh1.tdf                        ;
; db/altsyncram_ppk2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_ppk2.tdf                        ;
; alt3pram.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf               ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/altdpram.tdf               ;
; memmodes.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/others/maxplus2/memmodes.inc             ;
; a_hdffe.inc                      ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/a_hdffe.inc                ;
; alt_le_rden_reg.inc              ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/alt_le_rden_reg.inc        ;
; db/altsyncram_49p1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_49p1.tdf                        ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_signaltap.vhd          ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_ela_control.vhd        ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf           ;
; lpm_constant.inc                 ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc           ;
; dffeea.inc                       ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc                 ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_mbpmg.vhd              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc            ;
; cmpconst.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc               ;
; lpm_compare.inc                  ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc            ;
; lpm_counter.inc                  ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc            ;
; alt_synch_counter.inc            ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc      ;
; alt_synch_counter_f.inc          ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc    ;
; alt_counter_f10ke.inc            ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc      ;
; alt_counter_stratix.inc          ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc    ;
; db/cntr_3ag.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cntr_3ag.tdf                               ;
; db/cntr_2jf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cntr_2jf.tdf                               ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.tdf            ;
; comptree.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/comptree.inc               ;
; altshift.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/altshift.inc               ;
; db/cmpr_4mh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cmpr_4mh.tdf                               ;
; sld_acquisition_buffer.vhd       ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_acquisition_buffer.vhd ;
; db/cntr_7ch.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cntr_7ch.tdf                               ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_ff.tdf                 ;
; db/altsyncram_jji2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/altsyncram_jji2.tdf                        ;
; db/cntr_ahe.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cntr_ahe.tdf                               ;
; db/cntr_t5f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/cntr_t5f.tdf                               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_hub.vhd                ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf             ;
; declut.inc                       ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/declut.inc                 ;
; db/decode_ogi.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/decode_ogi.tdf                             ;
; sld_dffex.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd              ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf               ;
; multcore.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/multcore.inc               ;
; bypassff.inc                     ; yes             ; Other                              ; c:/altera/quartus60/libraries/megafunctions/bypassff.inc               ;
; db/mult_qk01.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/HGB_Work/Elektor/ex14/db/mult_qk01.tdf                              ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Total logic elements                        ; 2925                                        ;
;     -- Combinational with no register       ; 1964                                        ;
;     -- Register only                        ; 332                                         ;
;     -- Combinational with a register        ; 629                                         ;
;                                             ;                                             ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 1341                                        ;
;     -- 3 input functions                    ; 658                                         ;
;     -- 2 input functions                    ; 489                                         ;
;     -- 1 input functions                    ; 100                                         ;
;     -- 0 input functions                    ; 5                                           ;
;         -- Combinational cells for routing  ; 0                                           ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 2471                                        ;
;     -- arithmetic mode                      ; 454                                         ;
;     -- qfbk mode                            ; 0                                           ;
;     -- register cascade mode                ; 0                                           ;
;     -- synchronous clear/load mode          ; 199                                         ;
;     -- asynchronous clear/load mode         ; 682                                         ;
;                                             ;                                             ;
; Total registers                             ; 961                                         ;
; Total logic cells in carry chains           ; 506                                         ;
; I/O pins                                    ; 35                                          ;
; Total memory bits                           ; 103296                                      ;
; Total PLLs                                  ; 1                                           ;
; Maximum fan-out node                        ; altpll0:inst4|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 736                                         ;
; Total fan-out                               ; 12601                                       ;
; Average fan-out                             ; 4.18                                        ;
+---------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                        ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ex14                                                                                             ; 2925 (2)    ; 961          ; 103296      ; 0    ; 35   ; 0            ; 1964 (2)     ; 332 (0)           ; 629 (0)          ; 506 (0)         ; 0 (0)      ; |ex14                                                                                                                                                                                                                                                         ;
;    |T8052:inst|                                                                                   ; 2478 (29)   ; 650          ; 102400      ; 0    ; 0    ; 0            ; 1828 (5)     ; 215 (7)           ; 435 (17)         ; 454 (0)         ; 0 (0)      ; |ex14|T8052:inst                                                                                                                                                                                                                                              ;
;       |T51:core51|                                                                                ; 1781 (1147) ; 316          ; 4096        ; 0    ; 0    ; 0            ; 1465 (953)   ; 125 (69)          ; 191 (125)        ; 307 (173)       ; 0 (0)      ; |ex14|T8052:inst|T51:core51                                                                                                                                                                                                                                   ;
;          |T51_ALU:alu|                                                                            ; 600 (394)   ; 111          ; 0           ; 0    ; 0    ; 0            ; 489 (344)    ; 45 (20)           ; 66 (30)          ; 134 (60)        ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_ALU:alu                                                                                                                                                                                                                       ;
;             |T51_MD:md|                                                                           ; 206 (105)   ; 61           ; 0           ; 0    ; 0    ; 0            ; 145 (44)     ; 25 (25)           ; 36 (36)          ; 74 (17)         ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                                                                                             ;
;                |lpm_mult:Mult0|                                                                   ; 101 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (0)      ; 0 (0)             ; 0 (0)            ; 57 (0)          ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0                                                                                                                                                                                              ;
;                   |mult_qk01:auto_generated|                                                      ; 101 (101)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 0 (0)            ; 57 (57)         ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated                                                                                                                                                                     ;
;          |T51_RAM_Altera:\Altera_MODEL:ram|                                                       ; 34 (34)     ; 11           ; 4096        ; 0    ; 0    ; 0            ; 23 (23)      ; 11 (11)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram                                                                                                                                                                                                  ;
;             |iram_cyclone:IRAM|                                                                   ; 0 (0)       ; 0            ; 4096        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM                                                                                                                                                                                ;
;                |alt3pram:alt3pram_component|                                                      ; 0 (0)       ; 0            ; 4096        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component                                                                                                                                                    ;
;                   |altdpram:altdpram_component1|                                                  ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                       ;
;                      |altsyncram:ram_block|                                                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                  ;
;                         |altsyncram_49p1:auto_generated|                                          ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated                                                                   ;
;                   |altdpram:altdpram_component2|                                                  ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                       ;
;                      |altsyncram:ram_block|                                                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                  ;
;                         |altsyncram_49p1:auto_generated|                                          ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated                                                                   ;
;       |T51_Glue:glue51|                                                                           ; 72 (72)     ; 26           ; 0           ; 0    ; 0    ; 0            ; 46 (46)      ; 21 (21)           ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51_Glue:glue51                                                                                                                                                                                                                              ;
;       |T51_Port:tp0|                                                                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51_Port:tp0                                                                                                                                                                                                                                 ;
;       |T51_Port:tp1|                                                                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51_Port:tp1                                                                                                                                                                                                                                 ;
;       |T51_Port:tp2|                                                                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51_Port:tp2                                                                                                                                                                                                                                 ;
;       |T51_Port:tp3|                                                                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|T51_Port:tp3                                                                                                                                                                                                                                 ;
;       |T51_TC01:tc01|                                                                             ; 204 (204)   ; 49           ; 0           ; 0    ; 0    ; 0            ; 155 (155)    ; 8 (8)             ; 41 (41)          ; 82 (82)         ; 0 (0)      ; |ex14|T8052:inst|T51_TC01:tc01                                                                                                                                                                                                                                ;
;       |T51_TC2:tc2|                                                                               ; 74 (74)     ; 46           ; 0           ; 0    ; 0    ; 0            ; 28 (28)      ; 24 (24)           ; 22 (22)          ; 16 (16)         ; 0 (0)      ; |ex14|T8052:inst|T51_TC2:tc2                                                                                                                                                                                                                                  ;
;       |T51_UART:uart|                                                                             ; 145 (145)   ; 76           ; 0           ; 0    ; 0    ; 0            ; 69 (69)      ; 20 (20)           ; 56 (56)          ; 6 (6)           ; 0 (0)      ; |ex14|T8052:inst|T51_UART:uart                                                                                                                                                                                                                                ;
;       |rom_cyclone:Altera_rom|                                                                    ; 77 (0)      ; 42           ; 65536       ; 0    ; 0    ; 0            ; 35 (0)       ; 6 (0)             ; 36 (0)           ; 22 (0)          ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom                                                                                                                                                                                                                       ;
;          |altsyncram:altsyncram_component|                                                        ; 77 (0)      ; 42           ; 65536       ; 0    ; 0    ; 0            ; 35 (0)       ; 6 (0)             ; 36 (0)           ; 22 (0)          ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component                                                                                                                                                                                       ;
;             |altsyncram_lak1:auto_generated|                                                      ; 77 (0)      ; 42           ; 65536       ; 0    ; 0    ; 0            ; 35 (0)       ; 6 (0)             ; 36 (0)           ; 22 (0)          ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated                                                                                                                                                        ;
;                |altsyncram_ien2:altsyncram1|                                                      ; 8 (2)       ; 2            ; 65536       ; 0    ; 0    ; 0            ; 6 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1                                                                                                                            ;
;                   |decode_fga:decode5|                                                            ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|decode_fga:decode5                                                                                                         ;
;                   |mux_vab:mux6|                                                                  ; 4 (4)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|mux_vab:mux6                                                                                                               ;
;                |sld_mod_ram_rom:mgl_prim2|                                                        ; 69 (50)     ; 40           ; 0           ; 0    ; 0    ; 0            ; 29 (19)      ; 4 (4)             ; 36 (27)          ; 22 (17)         ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                            ; 19 (19)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                           ;
;       |xram_cyclone:Altera_ram|                                                                   ; 64 (0)      ; 39           ; 32768       ; 0    ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram                                                                                                                                                                                                                      ;
;          |altsyncram:altsyncram_component|                                                        ; 64 (0)      ; 39           ; 32768       ; 0    ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component                                                                                                                                                                                      ;
;             |altsyncram_ulh1:auto_generated|                                                      ; 64 (0)      ; 39           ; 32768       ; 0    ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated                                                                                                                                                       ;
;                |altsyncram_ppk2:altsyncram1|                                                      ; 0 (0)       ; 0            ; 32768       ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1                                                                                                                           ;
;                |sld_mod_ram_rom:mgl_prim2|                                                        ; 64 (42)     ; 39           ; 0           ; 0    ; 0    ; 0            ; 25 (12)      ; 4 (4)             ; 35 (26)          ; 21 (16)         ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                             ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                            ; 22 (22)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                          ;
;    |altpll0:inst4|                                                                                ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|altpll0:inst4                                                                                                                                                                                                                                           ;
;       |altpll:altpll_component|                                                                   ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|altpll0:inst4|altpll:altpll_component                                                                                                                                                                                                                   ;
;    |sld_hub:sld_hub_inst|                                                                         ; 153 (45)    ; 97           ; 0           ; 0    ; 0    ; 0            ; 56 (38)      ; 25 (0)            ; 72 (7)           ; 6 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst                                                                                                                                                                                                                                    ;
;       |lpm_decode:instruction_decoder|                                                            ; 5 (0)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                     ;
;          |decode_ogi:auto_generated|                                                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated                                                                                                                                                                           ;
;       |lpm_shiftreg:jtag_ir_register|                                                             ; 10 (10)     ; 10           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                      ;
;       |sld_dffex:BROADCAST|                                                                       ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA_0|                                                                       ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA|                                                                         ; 3 (3)       ; 3            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                  ;
;       |sld_dffex:IRSR|                                                                            ; 13 (13)     ; 10           ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                     ;
;       |sld_dffex:RESET|                                                                           ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                    ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                  ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                           ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                  ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                                           ;
;       |sld_dffex:\GEN_IRF:3:IRF|                                                                  ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF                                                                                                                                                                                                           ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                         ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                  ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                         ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                                                  ;
;       |sld_dffex:\GEN_SHADOW_IRF:3:S_IRF|                                                         ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:3:S_IRF                                                                                                                                                                                                  ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                 ; 20 (20)     ; 19           ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                          ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                   ; 24 (24)     ; 10           ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 10 (10)          ; 6 (6)           ; 0 (0)      ; |ex14|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                            ;
;    |sld_signaltap:auto_signaltap_0|                                                               ; 243 (27)    ; 182          ; 896         ; 0    ; 0    ; 0            ; 61 (5)       ; 92 (16)           ; 90 (6)           ; 30 (0)          ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                          ;
;       |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0            ; 896         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;
;          |altsyncram_jji2:auto_generated|                                                         ; 0 (0)       ; 0            ; 896         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jji2:auto_generated                                                                                                                                           ;
;       |sld_acquisition_buffer:sld_acquisition_buffer_inst|                                        ; 15 (2)      ; 13           ; 0           ; 0    ; 0    ; 0            ; 2 (1)        ; 6 (0)             ; 7 (1)            ; 7 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst                                                                                                                                                                       ;
;          |lpm_counter:\write_address_non_zero_gen:write_pointer_counter|                          ; 7 (0)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter                                                                                                         ;
;             |cntr_7ch:auto_generated|                                                             ; 7 (7)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated                                                                                 ;
;          |lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|                             ; 6 (6)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register                                                                                                            ;
;       |sld_ela_control:ela_control|                                                               ; 141 (9)     ; 102          ; 0           ; 0    ; 0    ; 0            ; 39 (8)       ; 70 (1)            ; 32 (0)           ; 12 (0)          ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control                                                                                                                                                                                              ;
;          |lpm_shiftreg:trigger_config_deserialize|                                                ; 15 (15)     ; 15           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;
;          |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 79 (0)      ; 65           ; 0           ; 0    ; 0    ; 0            ; 14 (0)       ; 51 (0)            ; 14 (0)           ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;
;             |lpm_shiftreg:trigger_condition_deserialize|                                          ; 42 (42)     ; 42           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;
;             |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 37 (0)      ; 23           ; 0           ; 0    ; 0    ; 0            ; 14 (0)       ; 9 (0)             ; 14 (0)           ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;
;          |sld_ela_level_seq_mgr:ela_level_seq_mgr|                                                ; 10 (10)     ; 2            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr                                                                                                                                                      ;
;          |sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|                            ; 7 (1)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1                                                                                                                                  ;
;             |lpm_counter:post_trigger_counter|                                                    ; 6 (0)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter                                                                                                 ;
;                |cntr_3ag:auto_generated|                                                          ; 6 (6)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated                                                                         ;
;          |sld_ela_seg_state_machine:sm2|                                                          ; 4 (4)       ; 3            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2                                                                                                                                                                ;
;          |sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|                         ; 12 (2)      ; 7            ; 0           ; 0    ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 7 (1)            ; 6 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr                                                                                                                               ;
;             |lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|                         ; 4 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare                                                                   ;
;                |cmpr_4mh:auto_generated|                                                          ; 4 (4)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_4mh:auto_generated                                           ;
;             |lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|                         ; 6 (0)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter                                                                   ;
;                |cntr_2jf:auto_generated|                                                          ; 6 (6)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated                                           ;
;          |sld_ela_state_machine:sm1|                                                              ; 5 (5)       ; 3            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1                                                                                                                                                                    ;
;       |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 42 (4)      ; 37           ; 0           ; 0    ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 37 (0)           ; 11 (0)          ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;
;          |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)       ; 4            ; 0           ; 0    ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; 5 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;
;             |cntr_ahe:auto_generated|                                                             ; 5 (5)       ; 4            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 5 (5)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ahe:auto_generated                                                       ;
;          |lpm_counter:read_pointer_counter|                                                       ; 6 (0)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;
;             |cntr_t5f:auto_generated|                                                             ; 6 (6)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t5f:auto_generated                                                                                ;
;          |lpm_shiftreg:info_data_shift_out|                                                       ; 13 (13)     ; 13           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;
;          |lpm_shiftreg:ram_data_shift_out|                                                        ; 14 (14)     ; 14           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;
;       |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex14|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;
;    |wish_io:inst1|                                                                                ; 21 (21)     ; 16           ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; 8 (8)           ; 0 (0)      ; |ex14|wish_io:inst1                                                                                                                                                                                                                                           ;
;    |wish_io:inst3|                                                                                ; 20 (20)     ; 16           ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; 8 (8)           ; 0 (0)      ; |ex14|wish_io:inst3                                                                                                                                                                                                                                           ;
;    |wishbone_decoder:inst8|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex14|wishbone_decoder:inst8                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None              ;
; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None              ;
; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; firmware/ex14.hex ;
; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None              ;
; sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jji2:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 961   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 139   ;
; Number of registers using Asynchronous Clear ; 682   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 578   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; wish_io:inst3|OUTPUT[6]                 ; 1       ;
; wish_io:inst3|OUTPUT[5]                 ; 1       ;
; wish_io:inst3|OUTPUT[4]                 ; 1       ;
; wish_io:inst3|OUTPUT[3]                 ; 1       ;
; wish_io:inst3|OUTPUT[2]                 ; 1       ;
; wish_io:inst3|OUTPUT[1]                 ; 1       ;
; wish_io:inst3|OUTPUT[0]                 ; 1       ;
; wish_io:inst1|OUTPUT[7]                 ; 1       ;
; wish_io:inst1|OUTPUT[6]                 ; 1       ;
; wish_io:inst1|OUTPUT[5]                 ; 1       ;
; wish_io:inst1|OUTPUT[4]                 ; 1       ;
; wish_io:inst1|OUTPUT[3]                 ; 1       ;
; wish_io:inst1|OUTPUT[2]                 ; 1       ;
; wish_io:inst1|OUTPUT[1]                 ; 1       ;
; T8052:inst|T51:core51|P2R[4]            ; 1       ;
; T8052:inst|T51:core51|P2R[5]            ; 1       ;
; T8052:inst|T51:core51|P2R[6]            ; 1       ;
; T8052:inst|T51:core51|P2R[7]            ; 1       ;
; T8052:inst|T51:core51|P2R[0]            ; 1       ;
; T8052:inst|T51:core51|P2R[1]            ; 1       ;
; T8052:inst|T51:core51|P2R[2]            ; 1       ;
; T8052:inst|T51:core51|P2R[3]            ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo            ; 2       ;
; T8052:inst|T51:core51|FCycle[0]         ; 38      ;
; T8052:inst|T51:core51|SP[1]             ; 9       ;
; T8052:inst|T51:core51|SP[2]             ; 6       ;
; T8052:inst|T51:core51|SP[0]             ; 12      ;
; T8052:inst|T51_Port:tp1|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Glue:glue51|Int0_r[1]    ; 4       ;
; T8052:inst|T51_UART:uart|TXD_i          ; 3       ;
; T8052:inst|T51_UART:uart|RX_Filtered    ; 9       ;
; T8052:inst|T51_Glue:glue51|Int0_r[0]    ; 3       ;
; T8052:inst|T51_UART:uart|Samples[1]     ; 2       ;
; T8052:inst|T51_UART:uart|Samples[0]     ; 3       ;
; Total number of inverted registers = 65 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|PCC[6]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|RAM_Addr_r[15]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|Inst[3]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|B[5]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|DPL0[6]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|DPH0[5]                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ex14|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ex14|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt1[15]                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|Int_Trig_r[3]                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[2]                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13]                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC2:tc2|Cnt[0]                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC2:tc2|Cnt[11]                                                                                                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ex14|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt1[8]                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt0[14]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|SP[3]                                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt0[12]                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|ACC[7]                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt1[5]                                                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|ACC[2]                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |ex14|T8052:inst|T51_UART:uart|SBUF[6]                                                                                                                                                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ex14|T8052:inst|T51_UART:uart|RX_ShiftReg[6]                                                                                                                                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |ex14|T8052:inst|T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ex14|T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                         ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |ex14|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|T51_TC01:tc01|Cnt0[0]                                                                                                                                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |ex14|T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ex14|T8052:inst|T51:core51|PC[13]                                                                                                                                                                   ;
; 28:1               ; 8 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|SFR_RData_r[3]                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ex14|T8052:inst|T51:core51|SP[2]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|Mem_Din[0]                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|Int_AddrB[2]                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|Int_AddrB[3]                                                                                                                                                             ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q[3]                                                                                                                                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q[6]                                                                                                                                                  ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]                                                                                                                                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]                                                                                                                                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|Int_AddrA[5]                                                                                                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|Int_AddrA[1]                                                                                                                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|ROM_Addr[11]                                                                                                                                                             ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |ex14|T8052:inst|T51:core51|ROM_Addr[6]                                                                                                                                                              ;
; 22:1               ; 2 bits    ; 28 LEs        ; 22 LEs               ; 6 LEs                  ; No         ; |ex14|T8052:inst|T51:core51|ROM_Addr[5]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ex14|T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ex14|T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ex14|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ex14|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Source assignments for wish_io:inst3     ;
+----------------+-------+------+----------+
; Assignment     ; Value ; From ; To       ;
+----------------+-------+------+----------+
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[3] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[4] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[5] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[6] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[7] ;
+----------------+-------+------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                             ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]                                                                                                                                                ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]                                                                                                                                                ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]                                                                                                                                                ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]                                                                                                                                                ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]                                                                                                                                                ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                              ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]                                                                                                                                                 ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]                                                                                                                                                 ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]                                                                                                                                                 ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]                                                                                                                                                 ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]                                                                                                                                                 ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for T8052:inst|T51_UART:uart ;
+----------------+-------+------+-----------------+
; Assignment     ; Value ; From ; To              ;
+----------------+-------+------+-----------------+
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[0]   ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[1]   ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[2]   ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[3]   ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[0]   ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[1]   ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[2]   ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[3]   ;
+----------------+-------+------+-----------------+


+------------------------------------------+
; Source assignments for wish_io:inst1     ;
+----------------+-------+------+----------+
; Assignment     ; Value ; From ; To       ;
+----------------+-------+------+----------+
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[3] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[4] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[5] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[6] ;
; POWER_UP_LEVEL ; Low   ; -    ; COUNT[7] ;
+----------------+-------+------+----------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+---------------------------------+-------+------+------+
; Assignment                      ; Value ; From ; To   ;
+---------------------------------+-------+------+------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -    ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -    ;
+---------------------------------+-------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jji2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+---------------------------------------+
; Assignment           ; Value ; From ; To                                    ;
+----------------------+-------+------+---------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                     ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]                       ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]                       ;
+----------------------+-------+------+---------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine ;
+----------------+-------+------+-------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                    ;
+----------------+-------+------+-------------------------------------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; state[0]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[1]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[2]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[3]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[4]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[5]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[6]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[7]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[8]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[9]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[10]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[11]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[12]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[13]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[14]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[15]                                             ;
+----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[5]               ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst4|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Integer                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Integer                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 3                 ; Integer                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 5                 ; Integer                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; simenv         ; 0     ; Integer                        ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                     ; Value             ; Type                                                  ;
+------------------------------------+-------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                 ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF               ; IGNORE_CASCADE                                        ;
; OPERATION_MODE                     ; SINGLE_PORT       ; Untyped                                               ;
; WIDTH_A                            ; 8                 ; Integer                                               ;
; WIDTHAD_A                          ; 13                ; Integer                                               ;
; NUMWORDS_A                         ; 8192              ; Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED      ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE              ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE              ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE              ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE              ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE              ; Untyped                                               ;
; WIDTH_B                            ; 1                 ; Untyped                                               ;
; WIDTHAD_B                          ; 1                 ; Untyped                                               ;
; NUMWORDS_B                         ; 1                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1            ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1            ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1            ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1            ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED      ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1            ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE              ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE              ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE              ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE              ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE              ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE              ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                 ; Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                 ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO              ; Untyped                                               ;
; BYTE_SIZE                          ; 8                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE         ; Untyped                                               ;
; INIT_FILE                          ; firmware/ex14.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A            ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                 ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL            ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL            ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL            ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL            ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_lak1   ; Untyped                                               ;
+------------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                               ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; sld_node_info         ; 135818752  ; Integer                                                                                                                            ;
; sld_ip_version        ; 1          ; Integer                                                                                                                            ;
; sld_ip_minor_version  ; 2          ; Integer                                                                                                                            ;
; sld_common_ip_version ; 0          ; Integer                                                                                                                            ;
; width_word            ; 8          ; Untyped                                                                                                                            ;
; numwords              ; 8192       ; Untyped                                                                                                                            ;
; widthad               ; 13         ; Untyped                                                                                                                            ;
; shift_count_bits      ; 4          ; Untyped                                                                                                                            ;
; cvalue                ; 00000000   ; Untyped                                                                                                                            ;
; is_data_in_ram        ; 1          ; Untyped                                                                                                                            ;
; is_readable           ; 1          ; Untyped                                                                                                                            ;
; node_name             ; 1347571527 ; Untyped                                                                                                                            ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+----------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                     ;
+------------------------------------+-----------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                           ;
; OPERATION_MODE                     ; SINGLE_PORT     ; Untyped                                                  ;
; WIDTH_A                            ; 8               ; Integer                                                  ;
; WIDTHAD_A                          ; 12              ; Integer                                                  ;
; NUMWORDS_A                         ; 4096            ; Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                  ;
; WIDTH_B                            ; 1               ; Untyped                                                  ;
; WIDTHAD_B                          ; 1               ; Untyped                                                  ;
; NUMWORDS_B                         ; 1               ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                  ;
; BYTE_SIZE                          ; 8               ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ulh1 ; Untyped                                                  ;
+------------------------------------+-----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; sld_node_info         ; 135818752  ; Integer                                                                                                                             ;
; sld_ip_version        ; 1          ; Integer                                                                                                                             ;
; sld_ip_minor_version  ; 2          ; Integer                                                                                                                             ;
; sld_common_ip_version ; 0          ; Integer                                                                                                                             ;
; width_word            ; 8          ; Untyped                                                                                                                             ;
; numwords              ; 4096       ; Untyped                                                                                                                             ;
; widthad               ; 12         ; Untyped                                                                                                                             ;
; shift_count_bits      ; 4          ; Untyped                                                                                                                             ;
; cvalue                ; 00000000   ; Untyped                                                                                                                             ;
; is_data_in_ram        ; 1          ; Untyped                                                                                                                             ;
; is_readable           ; 1          ; Untyped                                                                                                                             ;
; node_name             ; 1481785677 ; Untyped                                                                                                                             ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; dualbus         ; 1     ; Integer                                  ;
; ramaddresswidth ; 8     ; Integer                                  ;
; seconddptr      ; 0     ; Integer                                  ;
; t8032           ; 0     ; Integer                                  ;
; tristate        ; 0     ; Integer                                  ;
; simenv          ; 0     ; Integer                                  ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_ALU:alu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; tristate       ; 0     ; Integer                                               ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; ramaddresswidth ; 8     ; Integer                                                                   ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 8            ; Integer                                                                                                   ;
; WIDTHAD                ; 8            ; Integer                                                                                                   ;
; NUMWORDS               ; 256          ; Untyped                                                                                                   ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                   ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                                   ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                                   ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                                   ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                                   ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                                   ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                                   ;
; RDCONTROL_REG_A        ; INCLOCK      ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                                   ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                                   ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                                   ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                                   ;
; RDCONTROL_REG_B        ; INCLOCK      ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                                   ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                                   ;
; USE_EAB                ; ON           ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone      ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Glue:glue51 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Integer                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_TC01:tc01 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; fastcount      ; 0     ; Integer                                      ;
; tristate       ; 0     ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_TC2:tc2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; fastcount      ; 0     ; Integer                                    ;
; tristate       ; 0     ; Integer                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_UART:uart ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; fastcount      ; 0     ; Integer                                      ;
; tristate       ; 0     ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                   ;
+-----------------------------+-----------------------------------------------------------+---------+
; Parameter Name              ; Value                                                     ; Type    ;
+-----------------------------+-----------------------------------------------------------+---------+
; lpm_type                    ; sld_signaltap                                             ; String  ;
; sld_node_info               ; 536899072                                                 ; Untyped ;
; sld_ip_version              ; 4                                                         ; Integer ;
; sld_ip_minor_version        ; 0                                                         ; Integer ;
; sld_common_ip_version       ; 0                                                         ; Integer ;
; sld_data_bits               ; 14                                                        ; Untyped ;
; sld_trigger_bits            ; 14                                                        ; Untyped ;
; sld_data_bit_cntr_bits      ; 4                                                         ; Untyped ;
; sld_node_crc_bits           ; 32                                                        ; Integer ;
; sld_node_crc_hiword         ; 49437                                                     ; Untyped ;
; sld_node_crc_loword         ; 28609                                                     ; Untyped ;
; sld_incremental_routing     ; 0                                                         ; Integer ;
; sld_sample_depth            ; 64                                                        ; Untyped ;
; sld_mem_address_bits        ; 6                                                         ; Untyped ;
; sld_ram_block_type          ; AUTO                                                      ; String  ;
; sld_trigger_level           ; 1                                                         ; Untyped ;
; sld_trigger_in_enabled      ; 0                                                         ; Untyped ;
; sld_advanced_trigger_entity ; basic,1,                                                  ; Untyped ;
; sld_trigger_level_pipeline  ; 1                                                         ; Untyped ;
; sld_enable_advanced_trigger ; 0                                                         ; Untyped ;
; sld_advanced_trigger_1      ; NONE                                                      ; String  ;
; sld_advanced_trigger_2      ; NONE                                                      ; String  ;
; sld_advanced_trigger_3      ; NONE                                                      ; String  ;
; sld_advanced_trigger_4      ; NONE                                                      ; String  ;
; sld_advanced_trigger_5      ; NONE                                                      ; String  ;
; sld_advanced_trigger_6      ; NONE                                                      ; String  ;
; sld_advanced_trigger_7      ; NONE                                                      ; String  ;
; sld_advanced_trigger_8      ; NONE                                                      ; String  ;
; sld_advanced_trigger_9      ; NONE                                                      ; String  ;
; sld_advanced_trigger_10     ; NONE                                                      ; String  ;
; sld_inversion_mask_length   ; 57                                                        ; Untyped ;
; sld_inversion_mask          ; 000000000000000000000000000000000000000000000000000000000 ; Untyped ;
; sld_power_up_trigger        ; 0                                                         ; Untyped ;
+-----------------------------+-----------------------------------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                                                 ;
+--------------------------+--------------------------------------------------------------------------------------------------+---------+
; Parameter Name           ; Value                                                                                            ; Type    ;
+--------------------------+--------------------------------------------------------------------------------------------------+---------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped ;
; sld_hub_ip_minor_version ; 3                                                                                                ; Untyped ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped ;
; device_family            ; Cyclone                                                                                          ; Untyped ;
; n_nodes                  ; 3                                                                                                ; Untyped ;
; n_sel_bits               ; 2                                                                                                ; Untyped ;
; n_node_ir_bits           ; 8                                                                                                ; Untyped ;
; node_info                ; 001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000 ; Binary  ;
; compilation_mode         ; 0                                                                                                ; Untyped ;
+--------------------------+--------------------------------------------------------------------------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                           ;
+------------------------------------------------+-----------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8         ; Untyped                                        ;
; LPM_WIDTHB                                     ; 8         ; Untyped                                        ;
; LPM_WIDTHP                                     ; 16        ; Untyped                                        ;
; LPM_WIDTHR                                     ; 16        ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                        ;
; LATENCY                                        ; 0         ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                        ;
; USE_EAB                                        ; OFF       ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone   ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_qk01 ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                        ;
+------------------------------------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 1                                                          ;
; Entity Instance                       ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                          ;
;     -- LPM_WIDTHP                     ; 16                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                        ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Trigger Levels ; Advanced Trigger Levels ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ; Incremental Trigger Inputs ; Incremental Data Inputs ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+
; 0              ; auto_signaltap_0 ; 14                  ; 14               ; 64           ; 1              ; 0                       ; no              ; no               ; no                       ; 0                          ; 0                       ;
+----------------+------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+--------------------------+----------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                      ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; 0              ; PROG        ; 8     ; 8192  ; Read/Write ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated  ;
; 1              ; XRAM        ; 8     ; 4096  ; Read/Write ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Tue Aug 01 21:05:24 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex14 -c ex14
Info: Found 2 design units, including 1 entities, in source file T51/fpga/xram_cyclone.vhd
    Info: Found design unit 1: xram_cyclone-SYN
    Info: Found entity 1: xram_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/iram_cyclone.vhd
    Info: Found design unit 1: iram_cyclone-SYN
    Info: Found entity 1: iram_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/rom_cyclone.vhd
    Info: Found design unit 1: rom_cyclone-SYN
    Info: Found entity 1: rom_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/T51_RAM_altera.vhd
    Info: Found design unit 1: T51_RAM_Altera-rtl
    Info: Found entity 1: T51_RAM_Altera
Info: Found 2 design units, including 1 entities, in source file T51/fpga/T8052.vhd
    Info: Found design unit 1: T8052-rtl
    Info: Found entity 1: T8052
Info: Found 2 design units, including 1 entities, in source file T51/fpga/T8052_Toplevel.vhd
    Info: Found design unit 1: T8052_Toplevel-RTL
    Info: Found entity 1: T8052_Toplevel
Info: Found 2 design units, including 1 entities, in source file Mega/altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file T51/T51_UART.vhd
    Info: Found design unit 1: T51_UART-rtl
    Info: Found entity 1: T51_UART
Info: Found 2 design units, including 1 entities, in source file T51/T51.vhd
    Info: Found design unit 1: T51-rtl
    Info: Found entity 1: T51
Info: Found 2 design units, including 1 entities, in source file T51/T51_ALU.vhd
    Info: Found design unit 1: T51_ALU-rtl
    Info: Found entity 1: T51_ALU
Info: Found 2 design units, including 1 entities, in source file T51/T51_Glue.vhd
    Info: Found design unit 1: T51_Glue-rtl
    Info: Found entity 1: T51_Glue
Info: Found 2 design units, including 1 entities, in source file T51/T51_MD.vhd
    Info: Found design unit 1: T51_MD-rtl
    Info: Found entity 1: T51_MD
Info: Found 2 design units, including 0 entities, in source file T51/T51_Pack.vhd
    Info: Found design unit 1: T51_Pack
    Info: Found design unit 2: T51_Pack-body
Info: Found 2 design units, including 1 entities, in source file T51/T51_Port.vhd
    Info: Found design unit 1: T51_Port-rtl
    Info: Found entity 1: T51_Port
Info: Found 2 design units, including 1 entities, in source file T51/T51_RAM.vhd
    Info: Found design unit 1: T51_RAM-rtl
    Info: Found entity 1: T51_RAM
Info: Found 2 design units, including 1 entities, in source file T51/T51_TC01.vhd
    Info: Found design unit 1: T51_TC01-rtl
    Info: Found entity 1: T51_TC01
Info: Found 2 design units, including 1 entities, in source file T51/T51_TC2.vhd
    Info: Found design unit 1: T51_TC2-rtl
    Info: Found entity 1: T51_TC2
Info: Found 1 design units, including 1 entities, in source file ex14.bdf
    Info: Found entity 1: ex14
Info: Found 2 design units, including 1 entities, in source file wish_io.vhd
    Info: Found design unit 1: wish_io-wish_io_architecture
    Info: Found entity 1: wish_io
Info: Found 2 design units, including 1 entities, in source file wishbone_decoder.vhd
    Info: Found design unit 1: wishbone_decoder-wishbone_decoder_architecture
    Info: Found entity 1: wishbone_decoder
Info: Elaborating entity "ex14" for the top level hierarchy
Warning: Found multiple base names
Info: Elaborating entity "wish_io" for hierarchy "wish_io:inst3"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst4"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst4|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst4|altpll:altpll_component"
Info: Elaborating entity "wishbone_decoder" for hierarchy "wishbone_decoder:inst8"
Info: Elaborating entity "T8052" for hierarchy "T8052:inst"
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(204): object "RAM_Cycle" assigned a value but never read
Info: Elaborating entity "rom_cyclone" for hierarchy "T8052:inst|rom_cyclone:Altera_rom"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lak1.tdf
    Info: Found entity 1: altsyncram_lak1
Info: Elaborating entity "altsyncram_lak1" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ien2.tdf
    Info: Found entity 1: altsyncram_ien2
Info: Elaborating entity "altsyncram_ien2" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1"
Warning: Memory depth value (8192) in design file differs from memory depth value (276) in Memory Initialization File -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf
    Info: Found entity 1: decode_fga
Info: Elaborating entity "decode_fga" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|decode_fga:decode4"
Info: Elaborating entity "decode_fga" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|decode_fga:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf
    Info: Found entity 1: mux_vab
Info: Elaborating entity "mux_vab" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|mux_vab:mux6"
Info: Found 3 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd
    Info: Found design unit 1: sld_mod_ram_rom_pack
    Info: Found design unit 2: sld_mod_ram_rom-rtl
    Info: Found entity 1: sld_mod_ram_rom
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Found 2 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Elaborating entity "sld_rom_sr" for hierarchy "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborated megafunction instantiation "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr", which is child of megafunction instantiation "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1347571527"
    Info: Parameter "NUMWORDS" = "8192"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "13"
Info: Elaborating entity "xram_cyclone" for hierarchy "T8052:inst|xram_cyclone:Altera_ram"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ulh1.tdf
    Info: Found entity 1: altsyncram_ulh1
Info: Elaborating entity "altsyncram_ulh1" for hierarchy "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ppk2.tdf
    Info: Found entity 1: altsyncram_ppk2
Info: Elaborating entity "altsyncram_ppk2" for hierarchy "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborating entity "T51" for hierarchy "T8052:inst|T51:core51"
Warning (10036): Verilog HDL or VHDL warning at T51.vhd(201): object "Do_ACC_Wr" assigned a value but never read
Info: Elaborating entity "T51_ALU" for hierarchy "T8052:inst|T51:core51|T51_ALU:alu"
Info: Elaborating entity "T51_MD" for hierarchy "T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md"
Info: Elaborating entity "T51_RAM_Altera" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram"
Info: Elaborating entity "iram_cyclone" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/alt3pram.tdf
    Info: Found entity 1: alt3pram
Info: Elaborating entity "alt3pram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Elaborating entity "altdpram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Instantiated megafunction "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "8"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Instantiated megafunction "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "8"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_49p1.tdf
    Info: Found entity 1: altsyncram_49p1
Info: Elaborating entity "altsyncram_49p1" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated"
Info: Elaborating entity "T51_Glue" for hierarchy "T8052:inst|T51_Glue:glue51"
Info: Elaborating entity "T51_Port" for hierarchy "T8052:inst|T51_Port:tp0"
Info: Elaborating entity "T51_TC01" for hierarchy "T8052:inst|T51_TC01:tc01"
Info: Elaborating entity "T51_TC2" for hierarchy "T8052:inst|T51_TC2:tc2"
Info: Elaborating entity "T51_UART" for hierarchy "T8052:inst|T51_UART:uart"
Info: Found 3 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_signaltap.vhd
    Info: Found design unit 1: sld_signaltap_pack
    Info: Found design unit 2: sld_signaltap-rtl
    Info: Found entity 1: sld_signaltap
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Found 14 design units, including 7 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_ela_control.vhd
    Info: Found design unit 1: sld_ela_control-rtl
    Info: Found design unit 2: sld_ela_level_seq_mgr-rtl
    Info: Found design unit 3: sld_ela_state_machine-rtl
    Info: Found design unit 4: sld_ela_seg_state_machine-rtl
    Info: Found design unit 5: sld_ela_post_trigger_counter-rtl
    Info: Found design unit 6: sld_ela_segment_mgr-rtl
    Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl
    Info: Found entity 1: sld_ela_control
    Info: Found entity 2: sld_ela_level_seq_mgr
    Info: Found entity 3: sld_ela_state_machine
    Info: Found entity 4: sld_ela_seg_state_machine
    Info: Found entity 5: sld_ela_post_trigger_counter
    Info: Found entity 6: sld_ela_segment_mgr
    Info: Found entity 7: sld_ela_basic_multi_level_trigger
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 4 design units, including 2 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_mbpmg.vhd
    Info: Found design unit 1: sld_mbpmg-rtl
    Info: Found design unit 2: sld_sbpmg-rtl
    Info: Found entity 1: sld_mbpmg
    Info: Found entity 2: sld_sbpmg
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3ag.tdf
    Info: Found entity 1: cntr_3ag
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cntr_2jf.tdf
    Info: Found entity 1: cntr_2jf
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_compare.tdf
    Info: Found entity 1: lpm_compare
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_4mh.tdf
    Info: Found entity 1: cmpr_4mh
Info: Found 4 design units, including 2 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_acquisition_buffer.vhd
    Info: Found design unit 1: sld_acquisition_buffer-rtl
    Info: Found design unit 2: sld_offload_buffer_mgr-rtl
    Info: Found entity 1: sld_acquisition_buffer
    Info: Found entity 2: sld_offload_buffer_mgr
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cntr_7ch.tdf
    Info: Found entity 1: cntr_7ch
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_ff.tdf
    Info: Found entity 1: lpm_ff
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jji2.tdf
    Info: Found entity 1: altsyncram_jji2
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ahe.tdf
    Info: Found entity 1: cntr_ahe
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Found 1 design units, including 1 entities, in source file db/cntr_t5f.tdf
    Info: Found entity 1: cntr_t5f
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Elaborated megafunction instantiation "sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr", which is child of megafunction instantiation "sld_signaltap:auto_signaltap_0"
Info: Instantiated megafunction "sld_signaltap:auto_signaltap_0" with the following parameter:
    Info: Parameter "SLD_NODE_INFO" = "536899072"
    Info: Parameter "SLD_POWER_UP_TRIGGER" = "0"
    Info: Parameter "SLD_TRIGGER_LEVEL" = "1"
    Info: Parameter "SLD_TRIGGER_IN_ENABLED" = "0"
    Info: Parameter "SLD_ADVANCED_TRIGGER_ENTITY" = "basic,1,"
    Info: Parameter "SLD_TRIGGER_LEVEL_PIPELINE" = "1"
    Info: Parameter "SLD_ENABLE_ADVANCED_TRIGGER" = "0"
    Info: Parameter "SLD_DATA_BIT_CNTR_BITS" = "4"
    Info: Parameter "SLD_SAMPLE_DEPTH" = "64"
    Info: Parameter "SLD_MEM_ADDRESS_BITS" = "6"
    Info: Parameter "SLD_DATA_BITS" = "14"
    Info: Parameter "SLD_TRIGGER_BITS" = "14"
    Info: Parameter "SLD_INVERSION_MASK" = "000000000000000000000000000000000000000000000000000000000"
    Info: Parameter "SLD_INVERSION_MASK_LENGTH" = "57"
    Info: Parameter "SLD_NODE_CRC_LOWORD" = "28609"
    Info: Parameter "SLD_NODE_CRC_HIWORD" = "49437"
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
    Info: Source node "|ex14|ACK" connects to port "acq_trigger_in[0]"
    Info: Source node "|ex14|ACK" connects to port "acq_data_in[0]"
    Info: Source node "|ex14|CLK" connects to port "acq_clk"
    Info: Source node "|ex14|CYC" connects to port "acq_trigger_in[1]"
    Info: Source node "|ex14|CYC" connects to port "acq_data_in[1]"
    Info: Source node "|ex14|S1_ACK" connects to port "acq_trigger_in[2]"
    Info: Source node "|ex14|S1_ACK" connects to port "acq_data_in[2]"
    Info: Source node "|ex14|S1_CYC" connects to port "acq_trigger_in[3]"
    Info: Source node "|ex14|S1_CYC" connects to port "acq_data_in[3]"
    Info: Source node "|ex14|S1_SEL" connects to port "acq_trigger_in[4]"
    Info: Source node "|ex14|S1_SEL" connects to port "acq_data_in[4]"
    Info: Source node "|ex14|S1_STB" connects to port "acq_trigger_in[5]"
    Info: Source node "|ex14|S1_STB" connects to port "acq_data_in[5]"
    Info: Source node "|ex14|S1_WE" connects to port "acq_trigger_in[6]"
    Info: Source node "|ex14|S1_WE" connects to port "acq_data_in[6]"
    Info: Source node "|ex14|S2_ACK" connects to port "acq_trigger_in[7]"
    Info: Source node "|ex14|S2_ACK" connects to port "acq_data_in[7]"
    Info: Source node "|ex14|S2_CYC" connects to port "acq_trigger_in[8]"
    Info: Source node "|ex14|S2_CYC" connects to port "acq_data_in[8]"
    Info: Source node "|ex14|S2_SEL" connects to port "acq_trigger_in[9]"
    Info: Source node "|ex14|S2_SEL" connects to port "acq_data_in[9]"
    Info: Source node "|ex14|S2_STB" connects to port "acq_trigger_in[10]"
    Info: Source node "|ex14|S2_STB" connects to port "acq_data_in[10]"
    Info: Source node "|ex14|S2_WE" connects to port "acq_trigger_in[11]"
    Info: Source node "|ex14|S2_WE" connects to port "acq_data_in[11]"
    Info: Source node "|ex14|STB" connects to port "acq_trigger_in[12]"
    Info: Source node "|ex14|STB" connects to port "acq_data_in[12]"
    Info: Source node "|ex14|WE" connects to port "acq_trigger_in[13]"
    Info: Source node "|ex14|WE" connects to port "acq_data_in[13]"
Info: Found 6 design units, including 2 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_decode:instruction_decoder", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Found 1 design units, including 1 entities, in source file db/decode_ogi.tdf
    Info: Found entity 1: decode_ogi
Info: Found 2 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:RESET", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:IRSR", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:IRF_ENA", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "3"
    Info: Parameter "N_SEL_BITS" = "2"
    Info: Parameter "N_NODE_IR_BITS" = "8"
    Info: Parameter "NODE_INFO" = "001000000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Warning: Reduced register "T8052:inst|T51_TC2:tc2|E_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|E_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|T_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|T_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|T0_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|T1_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I0_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I1_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I0_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I1_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|Capture" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:inst|T51_Glue:glue51|Int1_r[0]" merged to single register "T8052:inst|T51_Glue:glue51|Int0_r[0]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[0]" merged to single register "T8052:inst|IO_Addr_r[0]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[1]" merged to single register "T8052:inst|IO_Addr_r[1]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[2]" merged to single register "T8052:inst|IO_Addr_r[2]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[3]" merged to single register "T8052:inst|IO_Addr_r[3]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[4]" merged to single register "T8052:inst|IO_Addr_r[4]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[5]" merged to single register "T8052:inst|IO_Addr_r[5]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[6]" merged to single register "T8052:inst|IO_Addr_r[6]"
    Info: Duplicate register "T8052:inst|T51_Glue:glue51|Int1_r[1]" merged to single register "T8052:inst|T51_Glue:glue51|Int0_r[1]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_ALU:alu|Do_B_Op[1]" merged to single register "T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[1]"
Warning: Reduced register "T8052:inst|T51:core51|Int_Trig_r[6]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:inst|T51_UART:uart|Baud_Cnt[0]" merged to single register "T8052:inst|T51_TC01:tc01|Prescaler[0]"
    Info: Duplicate register "T8052:inst|T51_UART:uart|Prescaler[0]" merged to single register "T8052:inst|T51_TC01:tc01|Prescaler[0]"
    Info: Duplicate register "T8052:inst|T51_TC2:tc2|Prescaler[0]" merged to single register "T8052:inst|T51_TC01:tc01|Prescaler[0]"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus60/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf
    Info: Found entity 1: mult_qk01
Info: Ignored 140 buffer(s)
    Info: Ignored 140 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][6]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][11]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][13]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][0]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][1]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][12]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][2]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][3]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][5]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][4]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][7]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][8]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][10]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]" merged to single register "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][9]" merged to single register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]" merged to single register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]" merged to single register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]" merged to single register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]" merged to single register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]"
    Info: Duplicate register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]" merged to single register "sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "DIG_1" stuck at VCC
    Warning: Pin "DIG_2" stuck at VCC
Info: Registers with preset signals will power-up high
Info: Implemented 3016 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 19 output pins
    Info: Implemented 2925 logic cells
    Info: Implemented 54 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Processing ended: Tue Aug 01 21:10:27 2006
    Info: Elapsed time: 00:05:03


