digraph "0_optee_os_d5c5b0b77b2b589666024d219a8007b3f5b6faeb@array" {
"1000223" [label="(Call,s = param->u[n].mem.size)"];
"1000244" [label="(Call,tee_mmu_is_vbuf_inside_ta_private(utc, va, s))"];
"1000251" [label="(Call,ROUNDUP(s, sizeof(uint32_t)))"];
"1000249" [label="(Call,s = ROUNDUP(s, sizeof(uint32_t)))"];
"1000256" [label="(Call,ADD_OVERFLOW(req_mem, s, &req_mem))"];
"1000305" [label="(Call,req_mem == 0)"];
"1000312" [label="(Call,alloc_temp_sec_mem(req_mem, mobj_tmp, &dst))"];
"1000310" [label="(Call,res = alloc_temp_sec_mem(req_mem, mobj_tmp, &dst))"];
"1000318" [label="(Call,res != TEE_SUCCESS)"];
"1000321" [label="(Return,return res;)"];
"1000396" [label="(Call,res != TEE_SUCCESS)"];
"1000399" [label="(Return,return res;)"];
"1000490" [label="(Return,return TEE_SUCCESS;)"];
"1000271" [label="(Call,tee_mmu_vbuf_to_mobj_offs(utc, va, s,\n\t\t\t\t\t\t\t&param->u[n].mem.mobj,\n\t\t\t\t\t\t\t&param->u[n].mem.offs))"];
"1000269" [label="(Call,res = tee_mmu_vbuf_to_mobj_offs(utc, va, s,\n\t\t\t\t\t\t\t&param->u[n].mem.mobj,\n\t\t\t\t\t\t\t&param->u[n].mem.offs))"];
"1000296" [label="(Call,res != TEE_SUCCESS)"];
"1000299" [label="(Return,return res;)"];
"1000308" [label="(Return,return TEE_SUCCESS;)"];
"1000396" [label="(Call,res != TEE_SUCCESS)"];
"1000246" [label="(Identifier,va)"];
"1000244" [label="(Call,tee_mmu_is_vbuf_inside_ta_private(utc, va, s))"];
"1000381" [label="(Call,res = tee_svc_copy_from_user(dst, va,\n\t\t\t\t\t\tparam->u[n].mem.size))"];
"1000249" [label="(Call,s = ROUNDUP(s, sizeof(uint32_t)))"];
"1000259" [label="(Call,&req_mem)"];
"1000320" [label="(Identifier,TEE_SUCCESS)"];
"1000296" [label="(Call,res != TEE_SUCCESS)"];
"1000321" [label="(Return,return res;)"];
"1000272" [label="(Identifier,utc)"];
"1000315" [label="(Call,&dst)"];
"1000314" [label="(Identifier,mobj_tmp)"];
"1000110" [label="(MethodParameterIn,struct mobj **mobj_tmp)"];
"1000235" [label="(Call,!va)"];
"1000115" [label="(Call,req_mem = 0)"];
"1000273" [label="(Identifier,va)"];
"1000265" [label="(Identifier,ta_private_memref)"];
"1000251" [label="(Call,ROUNDUP(s, sizeof(uint32_t)))"];
"1000319" [label="(Identifier,res)"];
"1000170" [label="(Call,res != TEE_SUCCESS)"];
"1000312" [label="(Call,alloc_temp_sec_mem(req_mem, mobj_tmp, &dst))"];
"1000253" [label="(Call,sizeof(uint32_t))"];
"1000300" [label="(Identifier,res)"];
"1000395" [label="(ControlStructure,if (res != TEE_SUCCESS))"];
"1000301" [label="(ControlStructure,break;)"];
"1000270" [label="(Identifier,res)"];
"1000258" [label="(Identifier,s)"];
"1000491" [label="(Identifier,TEE_SUCCESS)"];
"1000223" [label="(Call,s = param->u[n].mem.size)"];
"1000308" [label="(Return,return TEE_SUCCESS;)"];
"1000317" [label="(ControlStructure,if (res != TEE_SUCCESS))"];
"1000206" [label="(Block,)"];
"1000257" [label="(Identifier,req_mem)"];
"1000311" [label="(Identifier,res)"];
"1000111" [label="(Block,)"];
"1000397" [label="(Identifier,res)"];
"1000275" [label="(Call,&param->u[n].mem.mobj)"];
"1000310" [label="(Call,res = alloc_temp_sec_mem(req_mem, mobj_tmp, &dst))"];
"1000165" [label="(Call,utee_param_to_param(utc, param, callee_params))"];
"1000406" [label="(Identifier,param)"];
"1000252" [label="(Identifier,s)"];
"1000309" [label="(Identifier,TEE_SUCCESS)"];
"1000274" [label="(Identifier,s)"];
"1000297" [label="(Identifier,res)"];
"1000313" [label="(Identifier,req_mem)"];
"1000298" [label="(Identifier,TEE_SUCCESS)"];
"1000492" [label="(MethodReturn,static TEE_Result)"];
"1000305" [label="(Call,req_mem == 0)"];
"1000271" [label="(Call,tee_mmu_vbuf_to_mobj_offs(utc, va, s,\n\t\t\t\t\t\t\t&param->u[n].mem.mobj,\n\t\t\t\t\t\t\t&param->u[n].mem.offs))"];
"1000324" [label="(Identifier,dst_offs)"];
"1000398" [label="(Identifier,TEE_SUCCESS)"];
"1000225" [label="(Call,param->u[n].mem.size)"];
"1000304" [label="(ControlStructure,if (req_mem == 0))"];
"1000125" [label="(Call,*utc = to_user_ta_ctx(sess->ctx))"];
"1000306" [label="(Identifier,req_mem)"];
"1000318" [label="(Call,res != TEE_SUCCESS)"];
"1000248" [label="(Block,)"];
"1000236" [label="(Identifier,va)"];
"1000247" [label="(Identifier,s)"];
"1000307" [label="(Literal,0)"];
"1000269" [label="(Call,res = tee_mmu_vbuf_to_mobj_offs(utc, va, s,\n\t\t\t\t\t\t\t&param->u[n].mem.mobj,\n\t\t\t\t\t\t\t&param->u[n].mem.offs))"];
"1000285" [label="(Call,&param->u[n].mem.offs)"];
"1000295" [label="(ControlStructure,if (res != TEE_SUCCESS))"];
"1000224" [label="(Identifier,s)"];
"1000322" [label="(Identifier,res)"];
"1000255" [label="(ControlStructure,if (ADD_OVERFLOW(req_mem, s, &req_mem)))"];
"1000256" [label="(Call,ADD_OVERFLOW(req_mem, s, &req_mem))"];
"1000250" [label="(Identifier,s)"];
"1000245" [label="(Identifier,utc)"];
"1000243" [label="(ControlStructure,if (tee_mmu_is_vbuf_inside_ta_private(utc, va, s)))"];
"1000490" [label="(Return,return TEE_SUCCESS;)"];
"1000299" [label="(Return,return res;)"];
"1000262" [label="(Identifier,TEE_ERROR_BAD_PARAMETERS)"];
"1000399" [label="(Return,return res;)"];
"1000400" [label="(Identifier,res)"];
"1000223" -> "1000206"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000225" -> "1000223"  [label="AST: "];
"1000236" -> "1000223"  [label="CFG: "];
"1000223" -> "1000492"  [label="DDG: param->u[n].mem.size"];
"1000223" -> "1000492"  [label="DDG: s"];
"1000223" -> "1000244"  [label="DDG: s"];
"1000244" -> "1000243"  [label="AST: "];
"1000244" -> "1000247"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000247" -> "1000244"  [label="AST: "];
"1000250" -> "1000244"  [label="CFG: "];
"1000270" -> "1000244"  [label="CFG: "];
"1000244" -> "1000492"  [label="DDG: tee_mmu_is_vbuf_inside_ta_private(utc, va, s)"];
"1000244" -> "1000492"  [label="DDG: utc"];
"1000244" -> "1000492"  [label="DDG: va"];
"1000125" -> "1000244"  [label="DDG: utc"];
"1000165" -> "1000244"  [label="DDG: utc"];
"1000271" -> "1000244"  [label="DDG: utc"];
"1000235" -> "1000244"  [label="DDG: va"];
"1000244" -> "1000251"  [label="DDG: s"];
"1000244" -> "1000271"  [label="DDG: utc"];
"1000244" -> "1000271"  [label="DDG: va"];
"1000244" -> "1000271"  [label="DDG: s"];
"1000251" -> "1000249"  [label="AST: "];
"1000251" -> "1000253"  [label="CFG: "];
"1000252" -> "1000251"  [label="AST: "];
"1000253" -> "1000251"  [label="AST: "];
"1000249" -> "1000251"  [label="CFG: "];
"1000251" -> "1000249"  [label="DDG: s"];
"1000249" -> "1000248"  [label="AST: "];
"1000250" -> "1000249"  [label="AST: "];
"1000257" -> "1000249"  [label="CFG: "];
"1000249" -> "1000492"  [label="DDG: ROUNDUP(s, sizeof(uint32_t))"];
"1000249" -> "1000256"  [label="DDG: s"];
"1000256" -> "1000255"  [label="AST: "];
"1000256" -> "1000259"  [label="CFG: "];
"1000257" -> "1000256"  [label="AST: "];
"1000258" -> "1000256"  [label="AST: "];
"1000259" -> "1000256"  [label="AST: "];
"1000262" -> "1000256"  [label="CFG: "];
"1000265" -> "1000256"  [label="CFG: "];
"1000256" -> "1000492"  [label="DDG: &req_mem"];
"1000256" -> "1000492"  [label="DDG: s"];
"1000256" -> "1000492"  [label="DDG: req_mem"];
"1000256" -> "1000492"  [label="DDG: ADD_OVERFLOW(req_mem, s, &req_mem)"];
"1000115" -> "1000256"  [label="DDG: req_mem"];
"1000256" -> "1000305"  [label="DDG: req_mem"];
"1000305" -> "1000304"  [label="AST: "];
"1000305" -> "1000307"  [label="CFG: "];
"1000306" -> "1000305"  [label="AST: "];
"1000307" -> "1000305"  [label="AST: "];
"1000309" -> "1000305"  [label="CFG: "];
"1000311" -> "1000305"  [label="CFG: "];
"1000305" -> "1000492"  [label="DDG: req_mem == 0"];
"1000305" -> "1000492"  [label="DDG: req_mem"];
"1000115" -> "1000305"  [label="DDG: req_mem"];
"1000305" -> "1000312"  [label="DDG: req_mem"];
"1000312" -> "1000310"  [label="AST: "];
"1000312" -> "1000315"  [label="CFG: "];
"1000313" -> "1000312"  [label="AST: "];
"1000314" -> "1000312"  [label="AST: "];
"1000315" -> "1000312"  [label="AST: "];
"1000310" -> "1000312"  [label="CFG: "];
"1000312" -> "1000492"  [label="DDG: &dst"];
"1000312" -> "1000492"  [label="DDG: req_mem"];
"1000312" -> "1000492"  [label="DDG: mobj_tmp"];
"1000312" -> "1000310"  [label="DDG: req_mem"];
"1000312" -> "1000310"  [label="DDG: mobj_tmp"];
"1000312" -> "1000310"  [label="DDG: &dst"];
"1000110" -> "1000312"  [label="DDG: mobj_tmp"];
"1000310" -> "1000111"  [label="AST: "];
"1000311" -> "1000310"  [label="AST: "];
"1000319" -> "1000310"  [label="CFG: "];
"1000310" -> "1000492"  [label="DDG: alloc_temp_sec_mem(req_mem, mobj_tmp, &dst)"];
"1000310" -> "1000318"  [label="DDG: res"];
"1000318" -> "1000317"  [label="AST: "];
"1000318" -> "1000320"  [label="CFG: "];
"1000319" -> "1000318"  [label="AST: "];
"1000320" -> "1000318"  [label="AST: "];
"1000322" -> "1000318"  [label="CFG: "];
"1000324" -> "1000318"  [label="CFG: "];
"1000318" -> "1000492"  [label="DDG: res != TEE_SUCCESS"];
"1000318" -> "1000492"  [label="DDG: res"];
"1000318" -> "1000492"  [label="DDG: TEE_SUCCESS"];
"1000296" -> "1000318"  [label="DDG: TEE_SUCCESS"];
"1000170" -> "1000318"  [label="DDG: TEE_SUCCESS"];
"1000318" -> "1000321"  [label="DDG: res"];
"1000318" -> "1000396"  [label="DDG: TEE_SUCCESS"];
"1000318" -> "1000490"  [label="DDG: TEE_SUCCESS"];
"1000321" -> "1000317"  [label="AST: "];
"1000321" -> "1000322"  [label="CFG: "];
"1000322" -> "1000321"  [label="AST: "];
"1000492" -> "1000321"  [label="CFG: "];
"1000321" -> "1000492"  [label="DDG: <RET>"];
"1000322" -> "1000321"  [label="DDG: res"];
"1000396" -> "1000395"  [label="AST: "];
"1000396" -> "1000398"  [label="CFG: "];
"1000397" -> "1000396"  [label="AST: "];
"1000398" -> "1000396"  [label="AST: "];
"1000400" -> "1000396"  [label="CFG: "];
"1000406" -> "1000396"  [label="CFG: "];
"1000396" -> "1000492"  [label="DDG: res != TEE_SUCCESS"];
"1000396" -> "1000492"  [label="DDG: res"];
"1000396" -> "1000492"  [label="DDG: TEE_SUCCESS"];
"1000381" -> "1000396"  [label="DDG: res"];
"1000396" -> "1000399"  [label="DDG: res"];
"1000396" -> "1000490"  [label="DDG: TEE_SUCCESS"];
"1000399" -> "1000395"  [label="AST: "];
"1000399" -> "1000400"  [label="CFG: "];
"1000400" -> "1000399"  [label="AST: "];
"1000492" -> "1000399"  [label="CFG: "];
"1000399" -> "1000492"  [label="DDG: <RET>"];
"1000400" -> "1000399"  [label="DDG: res"];
"1000490" -> "1000111"  [label="AST: "];
"1000490" -> "1000491"  [label="CFG: "];
"1000491" -> "1000490"  [label="AST: "];
"1000492" -> "1000490"  [label="CFG: "];
"1000490" -> "1000492"  [label="DDG: <RET>"];
"1000491" -> "1000490"  [label="DDG: TEE_SUCCESS"];
"1000271" -> "1000269"  [label="AST: "];
"1000271" -> "1000285"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000273" -> "1000271"  [label="AST: "];
"1000274" -> "1000271"  [label="AST: "];
"1000275" -> "1000271"  [label="AST: "];
"1000285" -> "1000271"  [label="AST: "];
"1000269" -> "1000271"  [label="CFG: "];
"1000271" -> "1000492"  [label="DDG: &param->u[n].mem.offs"];
"1000271" -> "1000492"  [label="DDG: &param->u[n].mem.mobj"];
"1000271" -> "1000492"  [label="DDG: s"];
"1000271" -> "1000492"  [label="DDG: va"];
"1000271" -> "1000492"  [label="DDG: utc"];
"1000271" -> "1000269"  [label="DDG: va"];
"1000271" -> "1000269"  [label="DDG: &param->u[n].mem.mobj"];
"1000271" -> "1000269"  [label="DDG: &param->u[n].mem.offs"];
"1000271" -> "1000269"  [label="DDG: utc"];
"1000271" -> "1000269"  [label="DDG: s"];
"1000269" -> "1000206"  [label="AST: "];
"1000270" -> "1000269"  [label="AST: "];
"1000297" -> "1000269"  [label="CFG: "];
"1000269" -> "1000492"  [label="DDG: tee_mmu_vbuf_to_mobj_offs(utc, va, s,\n\t\t\t\t\t\t\t&param->u[n].mem.mobj,\n\t\t\t\t\t\t\t&param->u[n].mem.offs)"];
"1000269" -> "1000296"  [label="DDG: res"];
"1000296" -> "1000295"  [label="AST: "];
"1000296" -> "1000298"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000298" -> "1000296"  [label="AST: "];
"1000300" -> "1000296"  [label="CFG: "];
"1000301" -> "1000296"  [label="CFG: "];
"1000296" -> "1000492"  [label="DDG: res != TEE_SUCCESS"];
"1000296" -> "1000492"  [label="DDG: TEE_SUCCESS"];
"1000296" -> "1000492"  [label="DDG: res"];
"1000170" -> "1000296"  [label="DDG: TEE_SUCCESS"];
"1000296" -> "1000299"  [label="DDG: res"];
"1000296" -> "1000308"  [label="DDG: TEE_SUCCESS"];
"1000299" -> "1000295"  [label="AST: "];
"1000299" -> "1000300"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000492" -> "1000299"  [label="CFG: "];
"1000299" -> "1000492"  [label="DDG: <RET>"];
"1000300" -> "1000299"  [label="DDG: res"];
"1000308" -> "1000304"  [label="AST: "];
"1000308" -> "1000309"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000492" -> "1000308"  [label="CFG: "];
"1000308" -> "1000492"  [label="DDG: <RET>"];
"1000309" -> "1000308"  [label="DDG: TEE_SUCCESS"];
"1000170" -> "1000308"  [label="DDG: TEE_SUCCESS"];
}
