;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @117, -109
	SUB @117, -109
	SUB @127, 406
	SUB 12, @10
	SUB 0, 0
	SPL -507, #-420
	SPL -507, #-420
	JMZ 0, <2
	ADD <270, 1
	ADD 3, @220
	SLT 210, 91
	SPL -507, #-420
	SUB @0, @2
	SUB @0, @2
	SUB @117, -109
	SUB @121, 103
	SUB @0, @2
	SPL 0, <-22
	JMN 0, <-22
	JMP -7, @-20
	JMP -7, @-20
	SLT -7, <-0
	MOV -7, <-20
	SUB @0, @2
	CMP @127, 106
	SUB @121, 106
	SUB @127, 106
	CMP @32, @6
	SUB @117, -109
	SUB 0, 0
	ADD @130, 9
	SLT -7, <-0
	SUB @127, 106
	SLT -7, <-0
	SPL 0, <-22
	MOV -7, <-20
	JMN 0, <-22
	MOV -7, <-20
	CMP -207, <-120
	SUB @127, 406
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-22
	DJN -1, @-20
	MOV -7, <-20
	ADD 0, 0
