

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Apr  1 13:38:39 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      287|      287| 2.004 us | 2.004 us |  287|  287|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_179  |myproject  |      258|      258| 1.801 us | 1.801 us |   64|   64| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 2  |        6|        6|         3|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   4637|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     21|   10839|  33216|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|    1034|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     21|   11873|  37975|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|      11|     71|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_179            |myproject                     |       20|     21|  10771|  33085|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        0|      0|     68|    104|    0|
    |myproject_axi_muxqcK_U856       |myproject_axi_muxqcK          |        0|      0|      0|     27|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |       20|     21|  10839|  33216|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln22_fu_215_p2                     |     +    |      0|  0|   39|          32|           1|
    |i_1_fu_408_p2                          |     +    |      0|  0|   12|           3|           1|
    |i_fu_241_p2                            |     +    |      0|  0|   15|           5|           1|
    |and_ln203_1_fu_376_p2                  |    and   |      0|  0|  256|         256|         256|
    |and_ln203_2_fu_382_p2                  |    and   |      0|  0|  256|         256|         256|
    |and_ln203_fu_347_p2                    |    and   |      0|  0|  256|         256|         256|
    |ap_block_pp0_stage0_11001              |    and   |      0|  0|    2|           1|           1|
    |ap_block_state10_io                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0       |    and   |      0|  0|    2|           1|           1|
    |ap_block_state9_io                     |    and   |      0|  0|    2|           1|           1|
    |out_r_TLAST_int                        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln203_fu_265_p2                   |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln20_fu_209_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln24_fu_235_p2                    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln33_fu_402_p2                    |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln37_1_fu_398_p2                  |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln37_fu_446_p2                    |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln203_fu_341_p2                   |   lshr   |      0|  0|  950|           2|         256|
    |ap_block_pp1_stage0_11001              |    or    |      0|  0|    2|           1|           1|
    |ap_sync_grp_myproject_fu_179_ap_done   |    or    |      0|  0|    2|           1|           1|
    |ap_sync_grp_myproject_fu_179_ap_ready  |    or    |      0|  0|    2|           1|           1|
    |empty_29_fu_259_p2                     |    or    |      0|  0|    8|           8|           4|
    |in_local_V_1_fu_387_p2                 |    or    |      0|  0|  256|         256|         256|
    |select_ln203_1_fu_297_p3               |  select  |      0|  0|    9|           1|           9|
    |select_ln203_2_fu_304_p3               |  select  |      0|  0|    9|           1|           9|
    |select_ln203_3_fu_365_p3               |  select  |      0|  0|  256|           1|         256|
    |select_ln203_fu_290_p3                 |  select  |      0|  0|    9|           1|           9|
    |select_ln22_fu_221_p3                  |  select  |      0|  0|   32|           1|           1|
    |shl_ln203_1_fu_335_p2                  |    shl   |      0|  0|  950|           2|         256|
    |shl_ln203_fu_329_p2                    |    shl   |      0|  0|  950|         256|         256|
    |ap_enable_pp0                          |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                          |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                |    xor   |      0|  0|    2|           2|           1|
    |xor_ln203_1_fu_311_p2                  |    xor   |      0|  0|    9|           9|           8|
    |xor_ln203_2_fu_371_p2                  |    xor   |      0|  0|  256|           2|         256|
    |xor_ln203_fu_284_p2                    |    xor   |      0|  0|    9|           9|           8|
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                  |          |      0|  0| 4637|        1454|        2454|
    +---------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_171_p4  |   9|          2|    3|          6|
    |i2_0_reg_167                   |   9|          2|    3|          6|
    |i_0_reg_156                    |   9|          2|    5|         10|
    |in_r_TDATA_blk_n               |   9|          2|    1|          2|
    |out_r_TDATA_blk_n              |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 122|         26|   18|         42|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |and_ln203_reg_543                          |  256|   0|  256|          0|
    |ap_CS_fsm                                  |    7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_179_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_179_ap_ready  |    1|   0|    1|          0|
    |empty_28_reg_514_0                         |   16|   0|   16|          0|
    |empty_29_reg_524                           |    4|   0|    8|          4|
    |grp_myproject_fu_179_ap_start_reg          |    1|   0|    1|          0|
    |i2_0_reg_167                               |    3|   0|    3|          0|
    |i_0_reg_156                                |    5|   0|    5|          0|
    |i_1_reg_558                                |    3|   0|    3|          0|
    |icmp_ln203_reg_529                         |    1|   0|    1|          0|
    |icmp_ln203_reg_529_pp0_iter1_reg           |    1|   0|    1|          0|
    |icmp_ln24_reg_505                          |    1|   0|    1|          0|
    |icmp_ln24_reg_505_pp0_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln33_reg_554                          |    1|   0|    1|          0|
    |icmp_ln33_reg_554_pp1_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln37_1_reg_549                        |    1|   0|    1|          0|
    |in_local_V_fu_108                          |  256|   0|  256|          0|
    |out_local_0_fu_112                         |   16|   0|   16|          0|
    |out_local_1_fu_116                         |   16|   0|   16|          0|
    |out_local_2_fu_120                         |   16|   0|   16|          0|
    |out_local_3_fu_124                         |   16|   0|   16|          0|
    |out_local_4_fu_128                         |   16|   0|   16|          0|
    |row_count                                  |   32|   0|   32|          0|
    |select_ln22_reg_500                        |   32|   0|   32|          0|
    |shl_ln203_reg_537                          |  256|   0|  256|          0|
    |shl_ln_reg_519                             |    4|   0|    8|          4|
    |vector_rows_0_data_reg                     |   32|   0|   32|          0|
    |vector_rows_0_vld_reg                      |    0|   0|    1|          1|
    |vector_rows_read_reg_495                   |   32|   0|   32|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1034|   0| 1043|          9|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | myproject_axi | return value |
|in_r_TDATA              |  in |   16|     axis     |   in_data_V   |    pointer   |
|in_r_TVALID             |  in |    1|     axis     |    in_last    |    pointer   |
|in_r_TREADY             | out |    1|     axis     |    in_last    |    pointer   |
|in_r_TLAST              |  in |    1|     axis     |    in_last    |    pointer   |
|out_r_TDATA             | out |   16|     axis     |   out_data_V  |    pointer   |
|out_r_TVALID            | out |    1|     axis     |    out_last   |    pointer   |
|out_r_TREADY            |  in |    1|     axis     |    out_last   |    pointer   |
|out_r_TLAST             | out |    1|     axis     |    out_last   |    pointer   |
+------------------------+-----+-----+--------------+---------------+--------------+

