{"vcs1":{"timestamp_begin":1674604883.899719134, "rt":0.54, "ut":0.21, "st":0.16}}
{"vcselab":{"timestamp_begin":1674604884.554351465, "rt":0.52, "ut":0.32, "st":0.08}}
{"link":{"timestamp_begin":1674604885.182239222, "rt":0.50, "ut":0.23, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1674604883.441144593}
{"VCS_COMP_START_TIME": 1674604883.441144593}
{"VCS_COMP_END_TIME": 1674604885.817699989}
{"VCS_USER_OPTIONS": "-sverilog lab0.sv"}
{"vcs1": {"peak_mem": 336136}}
{"stitch_vcselab": {"peak_mem": 222552}}
