/*
	This script initializes 3 sections so that execution from SRAM (0xE6300000) is possible
*/

/*
	Initialize section 0:
		Range: 	0x0000 0000 - 0xFFFF FFFF
		Size: 	4G
		Preferences:
				- Execution possible
				- R/W access in both priviliged and user mode
				- Normal memory
				- Shared, Cachable and Bufferable
*/
S RGNR	L 0x0
S DRBAR L 0x0
S DRSR	L 0x3F
S DRACR L 0x30F
S IRACR L 0x30F

/*
	Initialize section 1:
		Range: 	0xE000 0000 - 0xFFFF FFFF
		Size: 	512M
		Preferences:
				- Execution possible
				- R/W access in both priviliged and user mode
				- Sharable device memory
*/
S RGNR	L 0x1
S DRBAR L 0xE0000000
S DRSR	L 0x39
S DRACR L 0x305
S IRACR L 0x305

/*
	Initialize section 2:
		Range: 	0xE630 0000 - 0xE638 0000
		Size: 	512k
		Preferences:
				- Execution possible
				- R/W access in both priviliged and user mode
				- Normal memory
				- Shared, Cachable and Bufferable
*/
S RGNR	L 0x2
S DRBAR L 0xE6300000
S DRSR	L 0x25
S DRACR L 0x30F
S IRACR L 0x30F

/* Enable MPU */
S SCTLR L 0x00C50079