// Seed: 2577377592
module module_0 (
    input  wire  id_0,
    output logic id_1
);
  string id_3;
  assign id_3 = "";
  assign module_1.id_0 = 0;
  assign id_3 = id_3;
  wire id_4;
  genvar id_5;
  wire id_6;
  final begin : LABEL_0
    id_1 <= 1;
  end
  always @(1, posedge "") id_3 = id_5;
  id_7 :
  assert property (@(posedge 1) 1'h0)
  else $display;
  uwire id_8;
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
module module_0 (
    output wand flow,
    output logic id_1,
    input wand id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6,
    input supply1 module_1,
    input supply0 id_8
);
  wand id_10 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  always @({id_5} or posedge id_3) id_1 <= id_8 !== 1;
endmodule
