#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8693a093c0 .scope module, "mux2" "mux2" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
o0x7f8693842008 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000025402d0_0 .net "c", 0 0, o0x7f8693842008;  0 drivers
o0x7f8693842038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002540360_0 .net "e0", 7 0, o0x7f8693842038;  0 drivers
o0x7f8693842068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000025403f0_0 .net "e1", 7 0, o0x7f8693842068;  0 drivers
v0x600002540480_0 .var "out", 7 0;
E_0x600000268180 .event anyedge, v0x6000025402d0_0, v0x6000025403f0_0, v0x600002540360_0;
S_0x7f8693a097d0 .scope module, "test" "test" 3 1;
 .timescale 0 0;
L_0x600003c48380 .functor BUFZ 8, v0x600002541440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003c48690 .functor BUFZ 8, v0x600002541680_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002541f80_0 .var "add_test_failed", 0 0;
v0x600002542010_0 .var "and_test_failed", 0 0;
v0x6000025420a0_0 .var "clk", 0 0;
v0x600002542130_0 .var "inc_test_failed", 0 0;
v0x6000025421c0_0 .var "mov_test_failed", 0 0;
v0x600002542250_0 .var "not_test_failed", 0 0;
v0x6000025422e0_0 .var "or_test_failed", 0 0;
v0x600002542370_0 .net "regA_out", 7 0, L_0x600003c48380;  1 drivers
v0x600002542400_0 .net "regB_out", 7 0, L_0x600003c48690;  1 drivers
v0x600002542490_0 .var "reg_mov_test_failed", 0 0;
v0x600002542520_0 .var "shl_test_failed", 0 0;
v0x6000025425b0_0 .var "shr_test_failed", 0 0;
v0x600002542640_0 .var "sub_test_failed", 0 0;
v0x6000025426d0_0 .var "xor_test_failed", 0 0;
S_0x7f8693a09940 .scope module, "Comp" "computer" 3 21, 4 1 0, S_0x7f8693a097d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
    .port_info 2 /OUTPUT 8 "regA_out_bus";
    .port_info 3 /OUTPUT 8 "regB_out_bus";
v0x600002541710_0 .net "alu_op", 3 0, v0x6000025407e0_0;  1 drivers
v0x6000025417a0_0 .net "alu_out_bus", 7 0, v0x600002540630_0;  1 drivers
v0x600002541830_0 .net "clk", 0 0, v0x6000025420a0_0;  1 drivers
v0x6000025418c0_0 .net "im_out_bus", 14 0, v0x600002540c60_0;  1 drivers
v0x600002541950_0 .net "literal", 7 0, L_0x6000026486e0;  1 drivers
v0x6000025419e0_0 .net "muxA_out_bus", 7 0, v0x600002540e10_0;  1 drivers
v0x600002541a70_0 .net "muxA_sel", 0 0, v0x600002540870_0;  1 drivers
v0x600002541b00_0 .net "muxB_out_bus", 7 0, v0x6000025410e0_0;  1 drivers
v0x600002541b90_0 .net "muxB_sel", 0 0, v0x600002540900_0;  1 drivers
v0x600002541c20_0 .net "opcode", 6 0, L_0x600002648460;  1 drivers
v0x600002541cb0_0 .net "pc_out_bus", 7 0, v0x600002540d80_0;  1 drivers
v0x600002541d40_0 .net "regA_load", 0 0, v0x600002540a20_0;  1 drivers
v0x600002541dd0_0 .net "regA_out_bus", 7 0, v0x600002541440_0;  1 drivers
v0x600002541e60_0 .net "regB_load", 0 0, v0x600002540ab0_0;  1 drivers
v0x600002541ef0_0 .net "regB_out_bus", 7 0, v0x600002541680_0;  1 drivers
L_0x600002648460 .part v0x600002540c60_0, 8, 7;
L_0x6000026486e0 .part v0x600002540c60_0, 0, 8;
S_0x7f8693a08d40 .scope module, "ALU" "alu" 4 35, 5 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x600002540510_0 .net "a", 7 0, v0x600002540e10_0;  alias, 1 drivers
v0x6000025405a0_0 .net "b", 7 0, v0x6000025410e0_0;  alias, 1 drivers
v0x600002540630_0 .var "out", 7 0;
v0x6000025406c0_0 .net "s", 3 0, v0x6000025407e0_0;  alias, 1 drivers
E_0x6000002681c0 .event anyedge, v0x6000025406c0_0, v0x600002540510_0, v0x6000025405a0_0;
S_0x7f8693a08eb0 .scope module, "CU" "control_unit" 4 20, 6 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "alu_op";
    .port_info 2 /OUTPUT 1 "muxA_sel";
    .port_info 3 /OUTPUT 1 "muxB_sel";
    .port_info 4 /OUTPUT 1 "regA_load";
    .port_info 5 /OUTPUT 1 "regB_load";
v0x6000025407e0_0 .var "alu_op", 3 0;
v0x600002540870_0 .var "muxA_sel", 0 0;
v0x600002540900_0 .var "muxB_sel", 0 0;
v0x600002540990_0 .net "opcode", 6 0, L_0x600002648460;  alias, 1 drivers
v0x600002540a20_0 .var "regA_load", 0 0;
v0x600002540ab0_0 .var "regB_load", 0 0;
E_0x600000268200 .event anyedge, v0x600002540990_0;
S_0x7f8693a10210 .scope module, "IM" "instruction_memory" 4 18, 7 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
v0x600002540b40_0 .net "address", 7 0, v0x600002540d80_0;  alias, 1 drivers
v0x600002540bd0 .array "mem", 255 0, 14 0;
v0x600002540c60_0 .var "out", 14 0;
v0x600002540bd0_0 .array/port v0x600002540bd0, 0;
v0x600002540bd0_1 .array/port v0x600002540bd0, 1;
v0x600002540bd0_2 .array/port v0x600002540bd0, 2;
E_0x600000268280/0 .event anyedge, v0x600002540b40_0, v0x600002540bd0_0, v0x600002540bd0_1, v0x600002540bd0_2;
v0x600002540bd0_3 .array/port v0x600002540bd0, 3;
v0x600002540bd0_4 .array/port v0x600002540bd0, 4;
v0x600002540bd0_5 .array/port v0x600002540bd0, 5;
v0x600002540bd0_6 .array/port v0x600002540bd0, 6;
E_0x600000268280/1 .event anyedge, v0x600002540bd0_3, v0x600002540bd0_4, v0x600002540bd0_5, v0x600002540bd0_6;
v0x600002540bd0_7 .array/port v0x600002540bd0, 7;
v0x600002540bd0_8 .array/port v0x600002540bd0, 8;
v0x600002540bd0_9 .array/port v0x600002540bd0, 9;
v0x600002540bd0_10 .array/port v0x600002540bd0, 10;
E_0x600000268280/2 .event anyedge, v0x600002540bd0_7, v0x600002540bd0_8, v0x600002540bd0_9, v0x600002540bd0_10;
v0x600002540bd0_11 .array/port v0x600002540bd0, 11;
v0x600002540bd0_12 .array/port v0x600002540bd0, 12;
v0x600002540bd0_13 .array/port v0x600002540bd0, 13;
v0x600002540bd0_14 .array/port v0x600002540bd0, 14;
E_0x600000268280/3 .event anyedge, v0x600002540bd0_11, v0x600002540bd0_12, v0x600002540bd0_13, v0x600002540bd0_14;
v0x600002540bd0_15 .array/port v0x600002540bd0, 15;
v0x600002540bd0_16 .array/port v0x600002540bd0, 16;
v0x600002540bd0_17 .array/port v0x600002540bd0, 17;
v0x600002540bd0_18 .array/port v0x600002540bd0, 18;
E_0x600000268280/4 .event anyedge, v0x600002540bd0_15, v0x600002540bd0_16, v0x600002540bd0_17, v0x600002540bd0_18;
v0x600002540bd0_19 .array/port v0x600002540bd0, 19;
v0x600002540bd0_20 .array/port v0x600002540bd0, 20;
v0x600002540bd0_21 .array/port v0x600002540bd0, 21;
v0x600002540bd0_22 .array/port v0x600002540bd0, 22;
E_0x600000268280/5 .event anyedge, v0x600002540bd0_19, v0x600002540bd0_20, v0x600002540bd0_21, v0x600002540bd0_22;
v0x600002540bd0_23 .array/port v0x600002540bd0, 23;
v0x600002540bd0_24 .array/port v0x600002540bd0, 24;
v0x600002540bd0_25 .array/port v0x600002540bd0, 25;
v0x600002540bd0_26 .array/port v0x600002540bd0, 26;
E_0x600000268280/6 .event anyedge, v0x600002540bd0_23, v0x600002540bd0_24, v0x600002540bd0_25, v0x600002540bd0_26;
v0x600002540bd0_27 .array/port v0x600002540bd0, 27;
v0x600002540bd0_28 .array/port v0x600002540bd0, 28;
v0x600002540bd0_29 .array/port v0x600002540bd0, 29;
v0x600002540bd0_30 .array/port v0x600002540bd0, 30;
E_0x600000268280/7 .event anyedge, v0x600002540bd0_27, v0x600002540bd0_28, v0x600002540bd0_29, v0x600002540bd0_30;
v0x600002540bd0_31 .array/port v0x600002540bd0, 31;
v0x600002540bd0_32 .array/port v0x600002540bd0, 32;
v0x600002540bd0_33 .array/port v0x600002540bd0, 33;
v0x600002540bd0_34 .array/port v0x600002540bd0, 34;
E_0x600000268280/8 .event anyedge, v0x600002540bd0_31, v0x600002540bd0_32, v0x600002540bd0_33, v0x600002540bd0_34;
v0x600002540bd0_35 .array/port v0x600002540bd0, 35;
v0x600002540bd0_36 .array/port v0x600002540bd0, 36;
v0x600002540bd0_37 .array/port v0x600002540bd0, 37;
v0x600002540bd0_38 .array/port v0x600002540bd0, 38;
E_0x600000268280/9 .event anyedge, v0x600002540bd0_35, v0x600002540bd0_36, v0x600002540bd0_37, v0x600002540bd0_38;
v0x600002540bd0_39 .array/port v0x600002540bd0, 39;
v0x600002540bd0_40 .array/port v0x600002540bd0, 40;
v0x600002540bd0_41 .array/port v0x600002540bd0, 41;
v0x600002540bd0_42 .array/port v0x600002540bd0, 42;
E_0x600000268280/10 .event anyedge, v0x600002540bd0_39, v0x600002540bd0_40, v0x600002540bd0_41, v0x600002540bd0_42;
v0x600002540bd0_43 .array/port v0x600002540bd0, 43;
v0x600002540bd0_44 .array/port v0x600002540bd0, 44;
v0x600002540bd0_45 .array/port v0x600002540bd0, 45;
v0x600002540bd0_46 .array/port v0x600002540bd0, 46;
E_0x600000268280/11 .event anyedge, v0x600002540bd0_43, v0x600002540bd0_44, v0x600002540bd0_45, v0x600002540bd0_46;
v0x600002540bd0_47 .array/port v0x600002540bd0, 47;
v0x600002540bd0_48 .array/port v0x600002540bd0, 48;
v0x600002540bd0_49 .array/port v0x600002540bd0, 49;
v0x600002540bd0_50 .array/port v0x600002540bd0, 50;
E_0x600000268280/12 .event anyedge, v0x600002540bd0_47, v0x600002540bd0_48, v0x600002540bd0_49, v0x600002540bd0_50;
v0x600002540bd0_51 .array/port v0x600002540bd0, 51;
v0x600002540bd0_52 .array/port v0x600002540bd0, 52;
v0x600002540bd0_53 .array/port v0x600002540bd0, 53;
v0x600002540bd0_54 .array/port v0x600002540bd0, 54;
E_0x600000268280/13 .event anyedge, v0x600002540bd0_51, v0x600002540bd0_52, v0x600002540bd0_53, v0x600002540bd0_54;
v0x600002540bd0_55 .array/port v0x600002540bd0, 55;
v0x600002540bd0_56 .array/port v0x600002540bd0, 56;
v0x600002540bd0_57 .array/port v0x600002540bd0, 57;
v0x600002540bd0_58 .array/port v0x600002540bd0, 58;
E_0x600000268280/14 .event anyedge, v0x600002540bd0_55, v0x600002540bd0_56, v0x600002540bd0_57, v0x600002540bd0_58;
v0x600002540bd0_59 .array/port v0x600002540bd0, 59;
v0x600002540bd0_60 .array/port v0x600002540bd0, 60;
v0x600002540bd0_61 .array/port v0x600002540bd0, 61;
v0x600002540bd0_62 .array/port v0x600002540bd0, 62;
E_0x600000268280/15 .event anyedge, v0x600002540bd0_59, v0x600002540bd0_60, v0x600002540bd0_61, v0x600002540bd0_62;
v0x600002540bd0_63 .array/port v0x600002540bd0, 63;
v0x600002540bd0_64 .array/port v0x600002540bd0, 64;
v0x600002540bd0_65 .array/port v0x600002540bd0, 65;
v0x600002540bd0_66 .array/port v0x600002540bd0, 66;
E_0x600000268280/16 .event anyedge, v0x600002540bd0_63, v0x600002540bd0_64, v0x600002540bd0_65, v0x600002540bd0_66;
v0x600002540bd0_67 .array/port v0x600002540bd0, 67;
v0x600002540bd0_68 .array/port v0x600002540bd0, 68;
v0x600002540bd0_69 .array/port v0x600002540bd0, 69;
v0x600002540bd0_70 .array/port v0x600002540bd0, 70;
E_0x600000268280/17 .event anyedge, v0x600002540bd0_67, v0x600002540bd0_68, v0x600002540bd0_69, v0x600002540bd0_70;
v0x600002540bd0_71 .array/port v0x600002540bd0, 71;
v0x600002540bd0_72 .array/port v0x600002540bd0, 72;
v0x600002540bd0_73 .array/port v0x600002540bd0, 73;
v0x600002540bd0_74 .array/port v0x600002540bd0, 74;
E_0x600000268280/18 .event anyedge, v0x600002540bd0_71, v0x600002540bd0_72, v0x600002540bd0_73, v0x600002540bd0_74;
v0x600002540bd0_75 .array/port v0x600002540bd0, 75;
v0x600002540bd0_76 .array/port v0x600002540bd0, 76;
v0x600002540bd0_77 .array/port v0x600002540bd0, 77;
v0x600002540bd0_78 .array/port v0x600002540bd0, 78;
E_0x600000268280/19 .event anyedge, v0x600002540bd0_75, v0x600002540bd0_76, v0x600002540bd0_77, v0x600002540bd0_78;
v0x600002540bd0_79 .array/port v0x600002540bd0, 79;
v0x600002540bd0_80 .array/port v0x600002540bd0, 80;
v0x600002540bd0_81 .array/port v0x600002540bd0, 81;
v0x600002540bd0_82 .array/port v0x600002540bd0, 82;
E_0x600000268280/20 .event anyedge, v0x600002540bd0_79, v0x600002540bd0_80, v0x600002540bd0_81, v0x600002540bd0_82;
v0x600002540bd0_83 .array/port v0x600002540bd0, 83;
v0x600002540bd0_84 .array/port v0x600002540bd0, 84;
v0x600002540bd0_85 .array/port v0x600002540bd0, 85;
v0x600002540bd0_86 .array/port v0x600002540bd0, 86;
E_0x600000268280/21 .event anyedge, v0x600002540bd0_83, v0x600002540bd0_84, v0x600002540bd0_85, v0x600002540bd0_86;
v0x600002540bd0_87 .array/port v0x600002540bd0, 87;
v0x600002540bd0_88 .array/port v0x600002540bd0, 88;
v0x600002540bd0_89 .array/port v0x600002540bd0, 89;
v0x600002540bd0_90 .array/port v0x600002540bd0, 90;
E_0x600000268280/22 .event anyedge, v0x600002540bd0_87, v0x600002540bd0_88, v0x600002540bd0_89, v0x600002540bd0_90;
v0x600002540bd0_91 .array/port v0x600002540bd0, 91;
v0x600002540bd0_92 .array/port v0x600002540bd0, 92;
v0x600002540bd0_93 .array/port v0x600002540bd0, 93;
v0x600002540bd0_94 .array/port v0x600002540bd0, 94;
E_0x600000268280/23 .event anyedge, v0x600002540bd0_91, v0x600002540bd0_92, v0x600002540bd0_93, v0x600002540bd0_94;
v0x600002540bd0_95 .array/port v0x600002540bd0, 95;
v0x600002540bd0_96 .array/port v0x600002540bd0, 96;
v0x600002540bd0_97 .array/port v0x600002540bd0, 97;
v0x600002540bd0_98 .array/port v0x600002540bd0, 98;
E_0x600000268280/24 .event anyedge, v0x600002540bd0_95, v0x600002540bd0_96, v0x600002540bd0_97, v0x600002540bd0_98;
v0x600002540bd0_99 .array/port v0x600002540bd0, 99;
v0x600002540bd0_100 .array/port v0x600002540bd0, 100;
v0x600002540bd0_101 .array/port v0x600002540bd0, 101;
v0x600002540bd0_102 .array/port v0x600002540bd0, 102;
E_0x600000268280/25 .event anyedge, v0x600002540bd0_99, v0x600002540bd0_100, v0x600002540bd0_101, v0x600002540bd0_102;
v0x600002540bd0_103 .array/port v0x600002540bd0, 103;
v0x600002540bd0_104 .array/port v0x600002540bd0, 104;
v0x600002540bd0_105 .array/port v0x600002540bd0, 105;
v0x600002540bd0_106 .array/port v0x600002540bd0, 106;
E_0x600000268280/26 .event anyedge, v0x600002540bd0_103, v0x600002540bd0_104, v0x600002540bd0_105, v0x600002540bd0_106;
v0x600002540bd0_107 .array/port v0x600002540bd0, 107;
v0x600002540bd0_108 .array/port v0x600002540bd0, 108;
v0x600002540bd0_109 .array/port v0x600002540bd0, 109;
v0x600002540bd0_110 .array/port v0x600002540bd0, 110;
E_0x600000268280/27 .event anyedge, v0x600002540bd0_107, v0x600002540bd0_108, v0x600002540bd0_109, v0x600002540bd0_110;
v0x600002540bd0_111 .array/port v0x600002540bd0, 111;
v0x600002540bd0_112 .array/port v0x600002540bd0, 112;
v0x600002540bd0_113 .array/port v0x600002540bd0, 113;
v0x600002540bd0_114 .array/port v0x600002540bd0, 114;
E_0x600000268280/28 .event anyedge, v0x600002540bd0_111, v0x600002540bd0_112, v0x600002540bd0_113, v0x600002540bd0_114;
v0x600002540bd0_115 .array/port v0x600002540bd0, 115;
v0x600002540bd0_116 .array/port v0x600002540bd0, 116;
v0x600002540bd0_117 .array/port v0x600002540bd0, 117;
v0x600002540bd0_118 .array/port v0x600002540bd0, 118;
E_0x600000268280/29 .event anyedge, v0x600002540bd0_115, v0x600002540bd0_116, v0x600002540bd0_117, v0x600002540bd0_118;
v0x600002540bd0_119 .array/port v0x600002540bd0, 119;
v0x600002540bd0_120 .array/port v0x600002540bd0, 120;
v0x600002540bd0_121 .array/port v0x600002540bd0, 121;
v0x600002540bd0_122 .array/port v0x600002540bd0, 122;
E_0x600000268280/30 .event anyedge, v0x600002540bd0_119, v0x600002540bd0_120, v0x600002540bd0_121, v0x600002540bd0_122;
v0x600002540bd0_123 .array/port v0x600002540bd0, 123;
v0x600002540bd0_124 .array/port v0x600002540bd0, 124;
v0x600002540bd0_125 .array/port v0x600002540bd0, 125;
v0x600002540bd0_126 .array/port v0x600002540bd0, 126;
E_0x600000268280/31 .event anyedge, v0x600002540bd0_123, v0x600002540bd0_124, v0x600002540bd0_125, v0x600002540bd0_126;
v0x600002540bd0_127 .array/port v0x600002540bd0, 127;
v0x600002540bd0_128 .array/port v0x600002540bd0, 128;
v0x600002540bd0_129 .array/port v0x600002540bd0, 129;
v0x600002540bd0_130 .array/port v0x600002540bd0, 130;
E_0x600000268280/32 .event anyedge, v0x600002540bd0_127, v0x600002540bd0_128, v0x600002540bd0_129, v0x600002540bd0_130;
v0x600002540bd0_131 .array/port v0x600002540bd0, 131;
v0x600002540bd0_132 .array/port v0x600002540bd0, 132;
v0x600002540bd0_133 .array/port v0x600002540bd0, 133;
v0x600002540bd0_134 .array/port v0x600002540bd0, 134;
E_0x600000268280/33 .event anyedge, v0x600002540bd0_131, v0x600002540bd0_132, v0x600002540bd0_133, v0x600002540bd0_134;
v0x600002540bd0_135 .array/port v0x600002540bd0, 135;
v0x600002540bd0_136 .array/port v0x600002540bd0, 136;
v0x600002540bd0_137 .array/port v0x600002540bd0, 137;
v0x600002540bd0_138 .array/port v0x600002540bd0, 138;
E_0x600000268280/34 .event anyedge, v0x600002540bd0_135, v0x600002540bd0_136, v0x600002540bd0_137, v0x600002540bd0_138;
v0x600002540bd0_139 .array/port v0x600002540bd0, 139;
v0x600002540bd0_140 .array/port v0x600002540bd0, 140;
v0x600002540bd0_141 .array/port v0x600002540bd0, 141;
v0x600002540bd0_142 .array/port v0x600002540bd0, 142;
E_0x600000268280/35 .event anyedge, v0x600002540bd0_139, v0x600002540bd0_140, v0x600002540bd0_141, v0x600002540bd0_142;
v0x600002540bd0_143 .array/port v0x600002540bd0, 143;
v0x600002540bd0_144 .array/port v0x600002540bd0, 144;
v0x600002540bd0_145 .array/port v0x600002540bd0, 145;
v0x600002540bd0_146 .array/port v0x600002540bd0, 146;
E_0x600000268280/36 .event anyedge, v0x600002540bd0_143, v0x600002540bd0_144, v0x600002540bd0_145, v0x600002540bd0_146;
v0x600002540bd0_147 .array/port v0x600002540bd0, 147;
v0x600002540bd0_148 .array/port v0x600002540bd0, 148;
v0x600002540bd0_149 .array/port v0x600002540bd0, 149;
v0x600002540bd0_150 .array/port v0x600002540bd0, 150;
E_0x600000268280/37 .event anyedge, v0x600002540bd0_147, v0x600002540bd0_148, v0x600002540bd0_149, v0x600002540bd0_150;
v0x600002540bd0_151 .array/port v0x600002540bd0, 151;
v0x600002540bd0_152 .array/port v0x600002540bd0, 152;
v0x600002540bd0_153 .array/port v0x600002540bd0, 153;
v0x600002540bd0_154 .array/port v0x600002540bd0, 154;
E_0x600000268280/38 .event anyedge, v0x600002540bd0_151, v0x600002540bd0_152, v0x600002540bd0_153, v0x600002540bd0_154;
v0x600002540bd0_155 .array/port v0x600002540bd0, 155;
v0x600002540bd0_156 .array/port v0x600002540bd0, 156;
v0x600002540bd0_157 .array/port v0x600002540bd0, 157;
v0x600002540bd0_158 .array/port v0x600002540bd0, 158;
E_0x600000268280/39 .event anyedge, v0x600002540bd0_155, v0x600002540bd0_156, v0x600002540bd0_157, v0x600002540bd0_158;
v0x600002540bd0_159 .array/port v0x600002540bd0, 159;
v0x600002540bd0_160 .array/port v0x600002540bd0, 160;
v0x600002540bd0_161 .array/port v0x600002540bd0, 161;
v0x600002540bd0_162 .array/port v0x600002540bd0, 162;
E_0x600000268280/40 .event anyedge, v0x600002540bd0_159, v0x600002540bd0_160, v0x600002540bd0_161, v0x600002540bd0_162;
v0x600002540bd0_163 .array/port v0x600002540bd0, 163;
v0x600002540bd0_164 .array/port v0x600002540bd0, 164;
v0x600002540bd0_165 .array/port v0x600002540bd0, 165;
v0x600002540bd0_166 .array/port v0x600002540bd0, 166;
E_0x600000268280/41 .event anyedge, v0x600002540bd0_163, v0x600002540bd0_164, v0x600002540bd0_165, v0x600002540bd0_166;
v0x600002540bd0_167 .array/port v0x600002540bd0, 167;
v0x600002540bd0_168 .array/port v0x600002540bd0, 168;
v0x600002540bd0_169 .array/port v0x600002540bd0, 169;
v0x600002540bd0_170 .array/port v0x600002540bd0, 170;
E_0x600000268280/42 .event anyedge, v0x600002540bd0_167, v0x600002540bd0_168, v0x600002540bd0_169, v0x600002540bd0_170;
v0x600002540bd0_171 .array/port v0x600002540bd0, 171;
v0x600002540bd0_172 .array/port v0x600002540bd0, 172;
v0x600002540bd0_173 .array/port v0x600002540bd0, 173;
v0x600002540bd0_174 .array/port v0x600002540bd0, 174;
E_0x600000268280/43 .event anyedge, v0x600002540bd0_171, v0x600002540bd0_172, v0x600002540bd0_173, v0x600002540bd0_174;
v0x600002540bd0_175 .array/port v0x600002540bd0, 175;
v0x600002540bd0_176 .array/port v0x600002540bd0, 176;
v0x600002540bd0_177 .array/port v0x600002540bd0, 177;
v0x600002540bd0_178 .array/port v0x600002540bd0, 178;
E_0x600000268280/44 .event anyedge, v0x600002540bd0_175, v0x600002540bd0_176, v0x600002540bd0_177, v0x600002540bd0_178;
v0x600002540bd0_179 .array/port v0x600002540bd0, 179;
v0x600002540bd0_180 .array/port v0x600002540bd0, 180;
v0x600002540bd0_181 .array/port v0x600002540bd0, 181;
v0x600002540bd0_182 .array/port v0x600002540bd0, 182;
E_0x600000268280/45 .event anyedge, v0x600002540bd0_179, v0x600002540bd0_180, v0x600002540bd0_181, v0x600002540bd0_182;
v0x600002540bd0_183 .array/port v0x600002540bd0, 183;
v0x600002540bd0_184 .array/port v0x600002540bd0, 184;
v0x600002540bd0_185 .array/port v0x600002540bd0, 185;
v0x600002540bd0_186 .array/port v0x600002540bd0, 186;
E_0x600000268280/46 .event anyedge, v0x600002540bd0_183, v0x600002540bd0_184, v0x600002540bd0_185, v0x600002540bd0_186;
v0x600002540bd0_187 .array/port v0x600002540bd0, 187;
v0x600002540bd0_188 .array/port v0x600002540bd0, 188;
v0x600002540bd0_189 .array/port v0x600002540bd0, 189;
v0x600002540bd0_190 .array/port v0x600002540bd0, 190;
E_0x600000268280/47 .event anyedge, v0x600002540bd0_187, v0x600002540bd0_188, v0x600002540bd0_189, v0x600002540bd0_190;
v0x600002540bd0_191 .array/port v0x600002540bd0, 191;
v0x600002540bd0_192 .array/port v0x600002540bd0, 192;
v0x600002540bd0_193 .array/port v0x600002540bd0, 193;
v0x600002540bd0_194 .array/port v0x600002540bd0, 194;
E_0x600000268280/48 .event anyedge, v0x600002540bd0_191, v0x600002540bd0_192, v0x600002540bd0_193, v0x600002540bd0_194;
v0x600002540bd0_195 .array/port v0x600002540bd0, 195;
v0x600002540bd0_196 .array/port v0x600002540bd0, 196;
v0x600002540bd0_197 .array/port v0x600002540bd0, 197;
v0x600002540bd0_198 .array/port v0x600002540bd0, 198;
E_0x600000268280/49 .event anyedge, v0x600002540bd0_195, v0x600002540bd0_196, v0x600002540bd0_197, v0x600002540bd0_198;
v0x600002540bd0_199 .array/port v0x600002540bd0, 199;
v0x600002540bd0_200 .array/port v0x600002540bd0, 200;
v0x600002540bd0_201 .array/port v0x600002540bd0, 201;
v0x600002540bd0_202 .array/port v0x600002540bd0, 202;
E_0x600000268280/50 .event anyedge, v0x600002540bd0_199, v0x600002540bd0_200, v0x600002540bd0_201, v0x600002540bd0_202;
v0x600002540bd0_203 .array/port v0x600002540bd0, 203;
v0x600002540bd0_204 .array/port v0x600002540bd0, 204;
v0x600002540bd0_205 .array/port v0x600002540bd0, 205;
v0x600002540bd0_206 .array/port v0x600002540bd0, 206;
E_0x600000268280/51 .event anyedge, v0x600002540bd0_203, v0x600002540bd0_204, v0x600002540bd0_205, v0x600002540bd0_206;
v0x600002540bd0_207 .array/port v0x600002540bd0, 207;
v0x600002540bd0_208 .array/port v0x600002540bd0, 208;
v0x600002540bd0_209 .array/port v0x600002540bd0, 209;
v0x600002540bd0_210 .array/port v0x600002540bd0, 210;
E_0x600000268280/52 .event anyedge, v0x600002540bd0_207, v0x600002540bd0_208, v0x600002540bd0_209, v0x600002540bd0_210;
v0x600002540bd0_211 .array/port v0x600002540bd0, 211;
v0x600002540bd0_212 .array/port v0x600002540bd0, 212;
v0x600002540bd0_213 .array/port v0x600002540bd0, 213;
v0x600002540bd0_214 .array/port v0x600002540bd0, 214;
E_0x600000268280/53 .event anyedge, v0x600002540bd0_211, v0x600002540bd0_212, v0x600002540bd0_213, v0x600002540bd0_214;
v0x600002540bd0_215 .array/port v0x600002540bd0, 215;
v0x600002540bd0_216 .array/port v0x600002540bd0, 216;
v0x600002540bd0_217 .array/port v0x600002540bd0, 217;
v0x600002540bd0_218 .array/port v0x600002540bd0, 218;
E_0x600000268280/54 .event anyedge, v0x600002540bd0_215, v0x600002540bd0_216, v0x600002540bd0_217, v0x600002540bd0_218;
v0x600002540bd0_219 .array/port v0x600002540bd0, 219;
v0x600002540bd0_220 .array/port v0x600002540bd0, 220;
v0x600002540bd0_221 .array/port v0x600002540bd0, 221;
v0x600002540bd0_222 .array/port v0x600002540bd0, 222;
E_0x600000268280/55 .event anyedge, v0x600002540bd0_219, v0x600002540bd0_220, v0x600002540bd0_221, v0x600002540bd0_222;
v0x600002540bd0_223 .array/port v0x600002540bd0, 223;
v0x600002540bd0_224 .array/port v0x600002540bd0, 224;
v0x600002540bd0_225 .array/port v0x600002540bd0, 225;
v0x600002540bd0_226 .array/port v0x600002540bd0, 226;
E_0x600000268280/56 .event anyedge, v0x600002540bd0_223, v0x600002540bd0_224, v0x600002540bd0_225, v0x600002540bd0_226;
v0x600002540bd0_227 .array/port v0x600002540bd0, 227;
v0x600002540bd0_228 .array/port v0x600002540bd0, 228;
v0x600002540bd0_229 .array/port v0x600002540bd0, 229;
v0x600002540bd0_230 .array/port v0x600002540bd0, 230;
E_0x600000268280/57 .event anyedge, v0x600002540bd0_227, v0x600002540bd0_228, v0x600002540bd0_229, v0x600002540bd0_230;
v0x600002540bd0_231 .array/port v0x600002540bd0, 231;
v0x600002540bd0_232 .array/port v0x600002540bd0, 232;
v0x600002540bd0_233 .array/port v0x600002540bd0, 233;
v0x600002540bd0_234 .array/port v0x600002540bd0, 234;
E_0x600000268280/58 .event anyedge, v0x600002540bd0_231, v0x600002540bd0_232, v0x600002540bd0_233, v0x600002540bd0_234;
v0x600002540bd0_235 .array/port v0x600002540bd0, 235;
v0x600002540bd0_236 .array/port v0x600002540bd0, 236;
v0x600002540bd0_237 .array/port v0x600002540bd0, 237;
v0x600002540bd0_238 .array/port v0x600002540bd0, 238;
E_0x600000268280/59 .event anyedge, v0x600002540bd0_235, v0x600002540bd0_236, v0x600002540bd0_237, v0x600002540bd0_238;
v0x600002540bd0_239 .array/port v0x600002540bd0, 239;
v0x600002540bd0_240 .array/port v0x600002540bd0, 240;
v0x600002540bd0_241 .array/port v0x600002540bd0, 241;
v0x600002540bd0_242 .array/port v0x600002540bd0, 242;
E_0x600000268280/60 .event anyedge, v0x600002540bd0_239, v0x600002540bd0_240, v0x600002540bd0_241, v0x600002540bd0_242;
v0x600002540bd0_243 .array/port v0x600002540bd0, 243;
v0x600002540bd0_244 .array/port v0x600002540bd0, 244;
v0x600002540bd0_245 .array/port v0x600002540bd0, 245;
v0x600002540bd0_246 .array/port v0x600002540bd0, 246;
E_0x600000268280/61 .event anyedge, v0x600002540bd0_243, v0x600002540bd0_244, v0x600002540bd0_245, v0x600002540bd0_246;
v0x600002540bd0_247 .array/port v0x600002540bd0, 247;
v0x600002540bd0_248 .array/port v0x600002540bd0, 248;
v0x600002540bd0_249 .array/port v0x600002540bd0, 249;
v0x600002540bd0_250 .array/port v0x600002540bd0, 250;
E_0x600000268280/62 .event anyedge, v0x600002540bd0_247, v0x600002540bd0_248, v0x600002540bd0_249, v0x600002540bd0_250;
v0x600002540bd0_251 .array/port v0x600002540bd0, 251;
v0x600002540bd0_252 .array/port v0x600002540bd0, 252;
v0x600002540bd0_253 .array/port v0x600002540bd0, 253;
v0x600002540bd0_254 .array/port v0x600002540bd0, 254;
E_0x600000268280/63 .event anyedge, v0x600002540bd0_251, v0x600002540bd0_252, v0x600002540bd0_253, v0x600002540bd0_254;
v0x600002540bd0_255 .array/port v0x600002540bd0, 255;
E_0x600000268280/64 .event anyedge, v0x600002540bd0_255;
E_0x600000268280 .event/or E_0x600000268280/0, E_0x600000268280/1, E_0x600000268280/2, E_0x600000268280/3, E_0x600000268280/4, E_0x600000268280/5, E_0x600000268280/6, E_0x600000268280/7, E_0x600000268280/8, E_0x600000268280/9, E_0x600000268280/10, E_0x600000268280/11, E_0x600000268280/12, E_0x600000268280/13, E_0x600000268280/14, E_0x600000268280/15, E_0x600000268280/16, E_0x600000268280/17, E_0x600000268280/18, E_0x600000268280/19, E_0x600000268280/20, E_0x600000268280/21, E_0x600000268280/22, E_0x600000268280/23, E_0x600000268280/24, E_0x600000268280/25, E_0x600000268280/26, E_0x600000268280/27, E_0x600000268280/28, E_0x600000268280/29, E_0x600000268280/30, E_0x600000268280/31, E_0x600000268280/32, E_0x600000268280/33, E_0x600000268280/34, E_0x600000268280/35, E_0x600000268280/36, E_0x600000268280/37, E_0x600000268280/38, E_0x600000268280/39, E_0x600000268280/40, E_0x600000268280/41, E_0x600000268280/42, E_0x600000268280/43, E_0x600000268280/44, E_0x600000268280/45, E_0x600000268280/46, E_0x600000268280/47, E_0x600000268280/48, E_0x600000268280/49, E_0x600000268280/50, E_0x600000268280/51, E_0x600000268280/52, E_0x600000268280/53, E_0x600000268280/54, E_0x600000268280/55, E_0x600000268280/56, E_0x600000268280/57, E_0x600000268280/58, E_0x600000268280/59, E_0x600000268280/60, E_0x600000268280/61, E_0x600000268280/62, E_0x600000268280/63, E_0x600000268280/64;
S_0x7f8693a10380 .scope module, "PC" "pc" 4 17, 8 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x600002540cf0_0 .net "clk", 0 0, v0x6000025420a0_0;  alias, 1 drivers
v0x600002540d80_0 .var "pc", 7 0;
E_0x6000002682c0 .event posedge, v0x600002540cf0_0;
S_0x7f8693a104f0 .scope module, "muxA_inst" "muxA" 4 32, 9 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "regA";
    .port_info 1 /INPUT 8 "regB";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x600002540e10_0 .var "out", 7 0;
v0x600002540ea0_0 .net "regA", 7 0, v0x600002541440_0;  alias, 1 drivers
v0x600002540f30_0 .net "regB", 7 0, v0x600002541680_0;  alias, 1 drivers
v0x600002540fc0_0 .net "sel", 0 0, v0x600002540870_0;  alias, 1 drivers
E_0x600000268340 .event anyedge, v0x600002540870_0, v0x600002540ea0_0, v0x600002540f30_0;
S_0x7f8693a10660 .scope module, "muxB_inst" "muxB" 4 33, 10 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "regB";
    .port_info 1 /INPUT 8 "literal";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x600002541050_0 .net "literal", 7 0, L_0x6000026486e0;  alias, 1 drivers
v0x6000025410e0_0 .var "out", 7 0;
v0x600002541170_0 .net "regB", 7 0, v0x600002541680_0;  alias, 1 drivers
v0x600002541200_0 .net "sel", 0 0, v0x600002540900_0;  alias, 1 drivers
E_0x600000268380 .event anyedge, v0x600002540900_0, v0x600002540f30_0, v0x600002541050_0;
S_0x7f8693a107d0 .scope module, "regA" "register" 4 29, 11 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x600002541290_0 .net "clk", 0 0, v0x6000025420a0_0;  alias, 1 drivers
v0x600002541320_0 .net "data", 7 0, v0x600002540630_0;  alias, 1 drivers
v0x6000025413b0_0 .net "load", 0 0, v0x600002540a20_0;  alias, 1 drivers
v0x600002541440_0 .var "out", 7 0;
E_0x6000002683c0 .event negedge, v0x600002540cf0_0;
S_0x7f8693a10940 .scope module, "regB" "register" 4 30, 11 1 0, S_0x7f8693a09940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x6000025414d0_0 .net "clk", 0 0, v0x6000025420a0_0;  alias, 1 drivers
v0x600002541560_0 .net "data", 7 0, v0x600002540630_0;  alias, 1 drivers
v0x6000025415f0_0 .net "load", 0 0, v0x600002540ab0_0;  alias, 1 drivers
v0x600002541680_0 .var "out", 7 0;
    .scope S_0x7f8693a093c0;
T_0 ;
    %wait E_0x600000268180;
    %load/vec4 v0x6000025402d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x600002540360_0;
    %store/vec4 v0x600002540480_0, 0, 8;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x6000025403f0_0;
    %store/vec4 v0x600002540480_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8693a10380;
T_1 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002540d80_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7f8693a10380;
T_2 ;
    %wait E_0x6000002682c0;
    %load/vec4 v0x600002540d80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002540d80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8693a10210;
T_3 ;
    %vpi_call 7 8 "$readmemb", "im.dat", v0x600002540bd0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f8693a10210;
T_4 ;
    %wait E_0x600000268280;
    %load/vec4 v0x600002540b40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002540bd0, 4;
    %store/vec4 v0x600002540c60_0, 0, 15;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8693a08eb0;
T_5 ;
    %wait E_0x600000268200;
    %load/vec4 v0x600002540990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.3 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.22 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.23 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.25 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.27 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.29 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.30 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.33 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.34 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.35 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000025407e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002540a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002540ab0_0, 0, 1;
    %jmp T_5.38;
T_5.38 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8693a107d0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002541440_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x7f8693a107d0;
T_7 ;
    %wait E_0x6000002683c0;
    %load/vec4 v0x6000025413b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600002541320_0;
    %assign/vec4 v0x600002541440_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8693a10940;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002541680_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x7f8693a10940;
T_9 ;
    %wait E_0x6000002683c0;
    %load/vec4 v0x6000025415f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600002541560_0;
    %assign/vec4 v0x600002541680_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8693a104f0;
T_10 ;
    %wait E_0x600000268340;
    %load/vec4 v0x600002540fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x600002540ea0_0;
    %store/vec4 v0x600002540e10_0, 0, 8;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x600002540f30_0;
    %store/vec4 v0x600002540e10_0, 0, 8;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8693a10660;
T_11 ;
    %wait E_0x600000268380;
    %load/vec4 v0x600002541200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x600002541170_0;
    %store/vec4 v0x6000025410e0_0, 0, 8;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x600002541050_0;
    %store/vec4 v0x6000025410e0_0, 0, 8;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f8693a08d40;
T_12 ;
    %wait E_0x6000002681c0;
    %load/vec4 v0x6000025406c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v0x600002540510_0;
    %load/vec4 v0x6000025405a0_0;
    %add;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v0x600002540510_0;
    %load/vec4 v0x6000025405a0_0;
    %sub;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x600002540510_0;
    %load/vec4 v0x6000025405a0_0;
    %and;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x600002540510_0;
    %load/vec4 v0x6000025405a0_0;
    %or;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x600002540510_0;
    %inv;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0x600002540510_0;
    %load/vec4 v0x6000025405a0_0;
    %xor;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x600002540510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x600002540510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x600002540510_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x6000025405a0_0;
    %store/vec4 v0x600002540630_0, 0, 8;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f8693a097d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025420a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025421c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002542130_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7f8693a097d0;
T_14 ;
    %vpi_call 3 33 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8693a097d0 {0 0 0};
    %vpi_call 3 35 "$readmemb", "im.dat", v0x600002540bd0 {0 0 0};
    %vpi_call 3 38 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 3 41 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.0, 6;
    %vpi_call 3 43 "$error", "FAIL: regA expected 42, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025421c0_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %vpi_call 3 48 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.2, 6;
    %vpi_call 3 50 "$error", "FAIL: regB expected 123, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025421c0_0, 0, 1;
T_14.2 ;
    %load/vec4 v0x6000025421c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 3 55 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call 3 57 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_14.5 ;
    %vpi_call 3 61 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 64 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.6, 6;
    %vpi_call 3 66 "$error", "FAIL: regB expected 85, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.6 ;
    %delay 2, 0;
    %vpi_call 3 71 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.8, 6;
    %vpi_call 3 73 "$error", "FAIL: regA expected 170, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.8 ;
    %delay 2, 0;
    %vpi_call 3 78 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x600002542370_0, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.10, 6;
    %vpi_call 3 80 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.10 ;
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.12, 6;
    %vpi_call 3 84 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.12 ;
    %delay 2, 0;
    %vpi_call 3 89 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.14, 6;
    %vpi_call 3 91 "$error", "FAIL: regA expected 99, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.14 ;
    %delay 2, 0;
    %vpi_call 3 96 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x600002542370_0, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.16, 6;
    %vpi_call 3 98 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.16 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.18, 6;
    %vpi_call 3 102 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542490_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x600002542490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %vpi_call 3 107 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.21;
T_14.20 ;
    %vpi_call 3 109 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_14.21 ;
    %vpi_call 3 113 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 116 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_14.22, 6;
    %vpi_call 3 118 "$error", "FAIL: regA expected 2, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
T_14.22 ;
    %delay 2, 0;
    %vpi_call 3 123 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_14.24, 6;
    %vpi_call 3 125 "$error", "FAIL: regB expected 3, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
T_14.24 ;
    %delay 2, 0;
    %vpi_call 3 130 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.26, 6;
    %vpi_call 3 132 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
T_14.26 ;
    %delay 2, 0;
    %vpi_call 3 137 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.28, 6;
    %vpi_call 3 139 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
T_14.28 ;
    %delay 2, 0;
    %vpi_call 3 144 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_14.30, 6;
    %vpi_call 3 146 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002541f80_0, 0, 1;
T_14.30 ;
    %load/vec4 v0x600002541f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %vpi_call 3 151 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.33;
T_14.32 ;
    %vpi_call 3 153 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_14.33 ;
    %vpi_call 3 157 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 160 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_14.34, 6;
    %vpi_call 3 162 "$error", "FAIL: regA expected 20, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.34 ;
    %delay 2, 0;
    %vpi_call 3 167 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.36, 6;
    %vpi_call 3 169 "$error", "FAIL: regB expected 5, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.36 ;
    %delay 2, 0;
    %vpi_call 3 174 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.38, 6;
    %vpi_call 3 176 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.38 ;
    %delay 2, 0;
    %vpi_call 3 181 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.40, 6;
    %vpi_call 3 183 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.40 ;
    %delay 2, 0;
    %vpi_call 3 188 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_14.42, 6;
    %vpi_call 3 190 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.42 ;
    %delay 2, 0;
    %vpi_call 3 195 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.44, 6;
    %vpi_call 3 197 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542640_0, 0, 1;
T_14.44 ;
    %load/vec4 v0x600002542640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.46, 8;
    %vpi_call 3 202 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.47;
T_14.46 ;
    %vpi_call 3 204 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_14.47 ;
    %vpi_call 3 208 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 211 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.48, 6;
    %vpi_call 3 213 "$error", "FAIL: regA expected 202, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.48 ;
    %delay 2, 0;
    %vpi_call 3 218 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.50, 6;
    %vpi_call 3 220 "$error", "FAIL: regB expected 174, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.50 ;
    %delay 2, 0;
    %vpi_call 3 225 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.52, 6;
    %vpi_call 3 227 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.52 ;
    %delay 2, 0;
    %vpi_call 3 232 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.54, 6;
    %vpi_call 3 234 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.54 ;
    %delay 2, 0;
    %vpi_call 3 239 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.56, 6;
    %vpi_call 3 241 "$error", "FAIL: regA expected 240, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.56 ;
    %delay 2, 0;
    %vpi_call 3 246 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_14.58, 6;
    %vpi_call 3 248 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.58 ;
    %delay 2, 0;
    %vpi_call 3 253 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.60, 6;
    %vpi_call 3 255 "$error", "FAIL: regB expected 204, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.60 ;
    %delay 2, 0;
    %vpi_call 3 260 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_14.62, 6;
    %vpi_call 3 262 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542010_0, 0, 1;
T_14.62 ;
    %load/vec4 v0x600002542010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.64, 8;
    %vpi_call 3 267 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.65;
T_14.64 ;
    %vpi_call 3 269 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_14.65 ;
    %vpi_call 3 273 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 276 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.66, 6;
    %vpi_call 3 278 "$error", "FAIL: regA expected 202, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.66 ;
    %delay 2, 0;
    %vpi_call 3 283 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.68, 6;
    %vpi_call 3 285 "$error", "FAIL: regB expected 174, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.68 ;
    %delay 2, 0;
    %vpi_call 3 290 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.70, 6;
    %vpi_call 3 292 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.70 ;
    %delay 2, 0;
    %vpi_call 3 297 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.72, 6;
    %vpi_call 3 299 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.72 ;
    %delay 2, 0;
    %vpi_call 3 304 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.74, 6;
    %vpi_call 3 306 "$error", "FAIL: regA expected 51, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.74 ;
    %delay 2, 0;
    %vpi_call 3 311 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_14.76, 6;
    %vpi_call 3 313 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.76 ;
    %delay 2, 0;
    %vpi_call 3 318 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_14.78, 6;
    %vpi_call 3 320 "$error", "FAIL: regB expected 165, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.78 ;
    %delay 2, 0;
    %vpi_call 3 325 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 6;
    %vpi_call 3 327 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025422e0_0, 0, 1;
T_14.80 ;
    %load/vec4 v0x6000025422e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.82, 8;
    %vpi_call 3 332 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.83;
T_14.82 ;
    %vpi_call 3 334 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_14.83 ;
    %vpi_call 3 338 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 341 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.84, 6;
    %vpi_call 3 343 "$error", "FAIL: regA expected 170, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.84 ;
    %delay 2, 0;
    %vpi_call 3 348 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.86, 6;
    %vpi_call 3 350 "$error", "FAIL: regA expected 85 (~170), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.86 ;
    %delay 2, 0;
    %vpi_call 3 355 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.88, 6;
    %vpi_call 3 357 "$error", "FAIL: regB expected 204, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.88 ;
    %delay 2, 0;
    %vpi_call 3 362 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.90, 6;
    %vpi_call 3 364 "$error", "FAIL: regB expected 51 (~204), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 372 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x600002542370_0, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.92, 6;
    %vpi_call 3 374 "$error", "FAIL: regA expected 15 (~240), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.92 ;
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.94, 6;
    %vpi_call 3 378 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 386 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x600002542400_0, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.96, 6;
    %vpi_call 3 388 "$error", "FAIL: regB expected 240 (~15), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.96 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.98, 6;
    %vpi_call 3 392 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542250_0, 0, 1;
T_14.98 ;
    %load/vec4 v0x600002542250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.100, 8;
    %vpi_call 3 397 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.101;
T_14.100 ;
    %vpi_call 3 399 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_14.101 ;
    %vpi_call 3 403 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 409 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_14.102, 6;
    %vpi_call 3 411 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
T_14.102 ;
    %delay 2, 0;
    %vpi_call 3 416 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.104, 6;
    %vpi_call 3 418 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
T_14.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 426 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_14.106, 6;
    %vpi_call 3 428 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
T_14.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 434 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_14.108, 6;
    %vpi_call 3 436 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
T_14.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 442 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_14.110, 6;
    %vpi_call 3 444 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025426d0_0, 0, 1;
T_14.110 ;
    %load/vec4 v0x6000025426d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.112, 8;
    %vpi_call 3 449 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.113;
T_14.112 ;
    %vpi_call 3 451 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_14.113 ;
    %vpi_call 3 455 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 460 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.114, 6;
    %vpi_call 3 462 "$error", "FAIL: regA expected 10, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 469 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_14.116, 6;
    %vpi_call 3 471 "$error", "FAIL: regB expected 24, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 479 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x600002542370_0, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.118, 6;
    %vpi_call 3 481 "$error", "FAIL: regA expected 42, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.118 ;
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.120, 6;
    %vpi_call 3 485 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 493 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x600002542400_0, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.122, 6;
    %vpi_call 3 495 "$error", "FAIL: regB expected 60, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.122 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.124, 6;
    %vpi_call 3 499 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 507 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x600002542400_0, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_14.126, 6;
    %vpi_call 3 509 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.126 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_14.128, 6;
    %vpi_call 3 513 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542520_0, 0, 1;
T_14.128 ;
    %load/vec4 v0x600002542520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.130, 8;
    %vpi_call 3 518 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.131;
T_14.130 ;
    %vpi_call 3 520 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_14.131 ;
    %vpi_call 3 524 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 529 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.132, 6;
    %vpi_call 3 531 "$error", "FAIL: regA expected 5, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 538 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_14.134, 6;
    %vpi_call 3 540 "$error", "FAIL: regB expected 12, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 548 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x600002542370_0, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.136, 6;
    %vpi_call 3 550 "$error", "FAIL: regA expected 21, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.136 ;
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.138, 6;
    %vpi_call 3 554 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 562 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x600002542400_0, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.140, 6;
    %vpi_call 3 564 "$error", "FAIL: regB expected 30, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.140 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.142, 6;
    %vpi_call 3 568 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 576 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x600002542400_0, v0x600002542370_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_14.144, 6;
    %vpi_call 3 578 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.144 ;
    %load/vec4 v0x600002542370_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_14.146, 6;
    %vpi_call 3 582 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x600002542370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025425b0_0, 0, 1;
T_14.146 ;
    %load/vec4 v0x6000025425b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.148, 8;
    %vpi_call 3 587 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.149;
T_14.148 ;
    %vpi_call 3 589 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_14.149 ;
    %vpi_call 3 593 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 598 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.150, 6;
    %vpi_call 3 600 "$error", "FAIL: regB expected 51, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542130_0, 0, 1;
T_14.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 607 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_14.152, 6;
    %vpi_call 3 609 "$error", "FAIL: regB expected 1, got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542130_0, 0, 1;
T_14.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 616 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x600002542400_0 {0 0 0};
    %load/vec4 v0x600002542400_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.154, 6;
    %vpi_call 3 618 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x600002542400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002542130_0, 0, 1;
T_14.154 ;
    %load/vec4 v0x600002542130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.156, 8;
    %vpi_call 3 623 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.157;
T_14.156 ;
    %vpi_call 3 625 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_14.157 ;
    %delay 2, 0;
    %vpi_call 3 629 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7f8693a097d0;
T_15 ;
    %delay 1, 0;
    %load/vec4 v0x6000025420a0_0;
    %inv;
    %store/vec4 v0x6000025420a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "mux2.v";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "muxA.v";
    "muxB.v";
    "register.v";
