design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/ALU,TopModule,RUN_2025.06.01_13.55.25,flow completed,0h9m3s0ms,0h5m11s0ms,99442.48469516638,0.26881870542499997,24860.621173791595,-1,38.3563,827.48,5202,0,0,0,0,0,0,0,3,3,0,0,291720,58853,0.0,0.0,0.0,0.0,-0.48,0.0,0.0,0.0,0.0,-13.72,195836893.0,0.0,34.77,28.54,11.72,9.13,0.22,2980,4401,57,1447,0,0,0,4074,2,32,16,36,321,87,7,2305,1138,1120,17,11653,3534,5089,8479,6683,35438,251170.8928,0.00843,0.00396,5.52e-05,0.0107,0.0051,4.9e-08,0.0122,0.00607,8.49e-08,1.9,10.48,95.41984732824427,10,1,25,50,50,0.3,1,10,0.55,1,sky130_fd_sc_hd,AREA 0
