// Seed: 1700925262
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  assign id_2 = id_0;
  assign id_2 = {id_3{id_1[1 : 1]}} ? 1'b0 : 1;
  logic id_4 = 1;
endmodule
