INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProj/LogAn_v2/LogAn_v2.sim/sim_1/impl/func/xsim/sym_top_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz_1_clk_wiz
INFO: [VRFC 10-311] analyzing module data_composer
INFO: [VRFC 10-311] analyzing module data_demux
INFO: [VRFC 10-311] analyzing module data_rate_ctrl
INFO: [VRFC 10-311] analyzing module decomposer_16_8
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_async_rst__1
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_2_xpm_cdc_single__1
INFO: [VRFC 10-311] analyzing module set_decode
INFO: [VRFC 10-311] analyzing module timer1
INFO: [VRFC 10-311] analyzing module timer1__parameterized0
INFO: [VRFC 10-311] analyzing module timer1__parameterized1
INFO: [VRFC 10-311] analyzing module top_mod
INFO: [VRFC 10-311] analyzing module trigger
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_generator_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_1_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_1_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_1_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_1_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_1_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_1_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_1_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_1_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_2_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_2_dmem
INFO: [VRFC 10-311] analyzing module fifo_generator_2_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_2_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_2_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_generator_2_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_2_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_2_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_2_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_2_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_2_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_2_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_2_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_2_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_2_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProj/LogAn_v2/LogAn_v2.srcs/sources_1/new/timer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer1
WARNING: [VRFC 10-2845] overwriting previous definition of module timer1 [C:/Xilinx/VivadoProj/LogAn_v2/LogAn_v2.srcs/sources_1/new/timer1.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProj/LogAn_v2/LogAn_v2.srcs/sim_1/new/sym_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sym_top
