INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jawoo/Documents/Logic/DL202010_Woods/Lab 9/Lab9/Lab9.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jawoo/Documents/Logic/DL202010_Woods/Lab 9/Lab9/Lab9.srcs/sim_1/new/registerTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jawoo/Documents/Logic/DL202010_Woods/Lab 9/Lab9/Lab9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
