$version Generated by VerilatedVcd $end
$date Wed Apr 12 15:28:19 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ a0 $end
  $var wire  1 & a1 $end
  $var wire  1 % b0 $end
  $var wire  1 ' b1 $end
  $var wire  1 # c0 $end
  $var wire  1 ) cip1 $end
  $var wire  1 + cip2 $end
  $var wire  1 ( s0 $end
  $var wire  1 * s1 $end
  $scope module Fulladder2 $end
   $var wire  1 $ a0 $end
   $var wire  1 & a1 $end
   $var wire  1 % b0 $end
   $var wire  1 ' b1 $end
   $var wire  1 # c0 $end
   $var wire  1 ) cip1 $end
   $var wire  1 + cip2 $end
   $var wire  1 ( s0 $end
   $var wire  1 * s1 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
0(
0)
0*
0+
#2
1'
1*
#3
1&
0'
#4
1'
0*
1+
#5
1%
0&
0'
1(
0+
#6
1'
1*
#7
1&
0'
#8
1'
0*
1+
#9
1$
0%
0&
0'
0+
#10
1'
1*
#11
1&
0'
#12
1'
0*
1+
#13
1%
0&
0'
0(
1)
1*
0+
#14
1'
0*
1+
#15
1&
0'
#16
1'
1*
#17
0&
0'
0+
#18
1'
0*
1+
#19
1&
0'
#20
1'
1*
#21
0&
0'
0+
#22
1'
0*
1+
#23
1&
0'
#24
1'
1*
#25
0&
0'
0+
#26
1'
0*
1+
#27
1&
0'
#28
1'
1*
#29
0&
0'
0+
#30
1'
0*
1+
#31
1&
0'
#32
1'
1*
#33
1#
0$
0%
0&
0'
1(
0)
0*
0+
#34
1'
1*
#35
1&
0'
#36
1'
0*
1+
#37
1%
0&
0'
0(
1)
1*
0+
#38
1'
0*
1+
#39
1&
0'
#40
1'
1*
#41
1$
0%
0&
0'
0+
#42
1'
0*
1+
#43
1&
0'
#44
1'
1*
#45
1%
0&
0'
1(
0+
#46
1'
0*
1+
#47
1&
0'
#48
1'
1*
#49
0&
0'
0+
#50
1'
0*
1+
#51
1&
0'
#52
1'
1*
#53
0&
0'
0+
#54
1'
0*
1+
#55
1&
0'
#56
1'
1*
#57
0&
0'
0+
#58
1'
0*
1+
#59
1&
0'
#60
1'
1*
#61
0&
0'
0+
#62
1'
0*
1+
#63
1&
0'
#64
1'
1*
#65
