# RiscV-Processor-Verilog
In this I implemented an entire RISCV processor from scratch. 17 sub blocks of the processor were coded in verilog.
