Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 78a50ed99e0e4346b23dd4735d75d3de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullTest_behav xil_defaultlib.FullTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Sean/COEN122L/Project/Project.srcs/sim_1/new/Data_Path.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Sean/COEN122L/Project/Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID_Buffer
Compiling module xil_defaultlib.FullTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullTest_behav
