ram.o: \
 /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/ram.cpp \
 /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/common.h \
 /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/../../../../config/config.h \
 /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/ram.h \
 /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/compress.h
