{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508826386468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508826386469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 12:26:26 2017 " "Processing started: Tue Oct 24 12:26:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508826386469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826386469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openNoc -c nbyn " "Command: quartus_map --read_settings_files=on --write_settings_files=off openNoc -c nbyn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826386469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508826386660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508826386660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbyn_switch " "Found entity 1: nbyn_switch" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508826395406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826395406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/include_file.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/include_file.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826395406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nbyn_switch " "Elaborating entity \"nbyn_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508826395446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_ready_l VCC " "Pin \"o_ready_l\" is stuck at VCC" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508826396072 "|nbyn_switch|o_ready_l"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ready_b VCC " "Pin \"o_ready_b\" is stuck at VCC" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508826396072 "|nbyn_switch|o_ready_b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508826396072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508826396148 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396456 ""}
{ "Info" "ISTA_SDC_FOUND" "switch.sdc " "Reading SDC File: 'switch.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1508826396821 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396823 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1508826396823 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1508826396823 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508826396823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508826396823 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          clk " "   4.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508826396823 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396823 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396829 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1508826396836 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396838 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1508826396845 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396845 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1508826396853 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1508826396862 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508826396970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508826396970 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "83 " "Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ready_l " "Pin \"o_ready_l\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ready_b " "Pin \"o_ready_b\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ready_pe " "Pin \"o_ready_pe\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_valid_r " "Pin \"o_valid_r\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_valid_t " "Pin \"o_valid_t\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 18 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_valid_pe " "Pin \"o_valid_pe\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[0\] " "Pin \"o_data_r\[0\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[1\] " "Pin \"o_data_r\[1\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[2\] " "Pin \"o_data_r\[2\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[3\] " "Pin \"o_data_r\[3\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[4\] " "Pin \"o_data_r\[4\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[5\] " "Pin \"o_data_r\[5\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[6\] " "Pin \"o_data_r\[6\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[7\] " "Pin \"o_data_r\[7\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[8\] " "Pin \"o_data_r\[8\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[9\] " "Pin \"o_data_r\[9\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[10\] " "Pin \"o_data_r\[10\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_r\[11\] " "Pin \"o_data_r\[11\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 99 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[0\] " "Pin \"o_data_t\[0\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[1\] " "Pin \"o_data_t\[1\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[2\] " "Pin \"o_data_t\[2\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[3\] " "Pin \"o_data_t\[3\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[4\] " "Pin \"o_data_t\[4\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[5\] " "Pin \"o_data_t\[5\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[6\] " "Pin \"o_data_t\[6\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[7\] " "Pin \"o_data_t\[7\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[8\] " "Pin \"o_data_t\[8\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[9\] " "Pin \"o_data_t\[9\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[10\] " "Pin \"o_data_t\[10\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_t\[11\] " "Pin \"o_data_t\[11\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[0\] " "Pin \"o_data_pe\[0\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[1\] " "Pin \"o_data_pe\[1\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[2\] " "Pin \"o_data_pe\[2\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[3\] " "Pin \"o_data_pe\[3\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[4\] " "Pin \"o_data_pe\[4\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[5\] " "Pin \"o_data_pe\[5\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[6\] " "Pin \"o_data_pe\[6\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[7\] " "Pin \"o_data_pe\[7\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[8\] " "Pin \"o_data_pe\[8\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[9\] " "Pin \"o_data_pe\[9\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[10\] " "Pin \"o_data_pe\[10\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_data_pe\[11\] " "Pin \"o_data_pe\[11\]\" is virtual output pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 220 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_valid_l " "Pin \"i_valid_l\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_valid_b " "Pin \"i_valid_b\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[0\] " "Pin \"i_data_b\[0\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[1\] " "Pin \"i_data_b\[1\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[0\] " "Pin \"i_data_l\[0\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ready_t " "Pin \"i_ready_t\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ready_r " "Pin \"i_ready_r\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[1\] " "Pin \"i_data_l\[1\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[1\] " "Pin \"i_data_pe\[1\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_valid_pe " "Pin \"i_valid_pe\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[0\] " "Pin \"i_data_pe\[0\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[2\] " "Pin \"i_data_l\[2\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[2\] " "Pin \"i_data_b\[2\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[2\] " "Pin \"i_data_pe\[2\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[3\] " "Pin \"i_data_l\[3\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[3\] " "Pin \"i_data_b\[3\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[3\] " "Pin \"i_data_pe\[3\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[4\] " "Pin \"i_data_l\[4\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[4\] " "Pin \"i_data_b\[4\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[4\] " "Pin \"i_data_pe\[4\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[5\] " "Pin \"i_data_l\[5\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[5\] " "Pin \"i_data_b\[5\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[5\] " "Pin \"i_data_pe\[5\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[6\] " "Pin \"i_data_l\[6\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[6\] " "Pin \"i_data_b\[6\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[6\] " "Pin \"i_data_pe\[6\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[7\] " "Pin \"i_data_l\[7\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[7\] " "Pin \"i_data_b\[7\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[7\] " "Pin \"i_data_pe\[7\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[8\] " "Pin \"i_data_l\[8\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[8\] " "Pin \"i_data_b\[8\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[8\] " "Pin \"i_data_pe\[8\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[9\] " "Pin \"i_data_l\[9\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[9\] " "Pin \"i_data_b\[9\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[9\] " "Pin \"i_data_pe\[9\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[10\] " "Pin \"i_data_l\[10\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[10\] " "Pin \"i_data_b\[10\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[10\] " "Pin \"i_data_pe\[10\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_l\[11\] " "Pin \"i_data_l\[11\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_b\[11\] " "Pin \"i_data_b\[11\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_data_pe\[11\] " "Pin \"i_data_pe\[11\]\" is virtual input pin" {  } { { "../../src/Verilog/nbyn_switch.v" "" { Text "/home/vipin/workspace/Research/mygit/OpenNoc/src/Verilog/nbyn_switch.v" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1508826396979 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1508826396979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508826396989 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508826396989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508826396989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508826396989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508826396996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 12:26:36 2017 " "Processing ended: Tue Oct 24 12:26:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508826396996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508826396996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508826396996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508826396996 ""}
