xpm_cdc.sv,systemverilog,xpm,../../../../../dan-alencar/2025.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../../../2025.1/data/rsb/busdef"incdir="../../../aging-study.gen/sources_1/bd/design_1/ipshared/a9be"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../dan-alencar/2025.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../../2025.1/data/rsb/busdef"incdir="../../../aging-study.gen/sources_1/bd/design_1/ipshared/a9be"
temp_catcher.v,verilog,xil_defaultlib,../../../../../dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/sources_1/new/temp_catcher.v,incdir="../../../../../../../../2025.1/data/rsb/busdef"incdir="../../../aging-study.gen/sources_1/bd/design_1/ipshared/a9be"
sim.v,verilog,xil_defaultlib,../../../../../dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/sim_1/new/sim.v,incdir="../../../../../../../../2025.1/data/rsb/busdef"incdir="../../../aging-study.gen/sources_1/bd/design_1/ipshared/a9be"
glbl.v,Verilog,xil_defaultlib,glbl.v
