# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ”½ Links to Detailed Logs

- [Tools Installation](Day0/README.md)
- [Introduction to Verilog RTL design and Synthesis](Day1/README.md)
- [Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](Day2/README.md)
- [Combinational and sequential optimizations](Day3/README.md)
- [GLS, blocking vs non-blocking and Synthesis-Simulation mismatch](Day4/README.md)
- [VSDBabySoC Design and Modeling](Day5/README.md)
- [VSDBabySoC Post-Synthesis Simulation](Day6/README.md)
- [Timing Graphs using openSTA](Day7/README.md)
- [CMOS Circuit Design and SPICE Simulations](Day8/README.md)
- [Velocity Saturation and basics of CMOS inverter VTC](Day9/README.md)
