.chipsets:
clock cl
output out

.links:
cl:1 out:1
