`timescale 1ns / 1ps

module clock(input FpgaClk,
             output cpuClk,  // for CPU
             output upgClk); // for UART
    //initialize an ip core here.
endmodule
