
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa" "*.svh"]] 
# }
# synth_design -top RSACypher \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top RSACypher -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28145
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2857.465 ; gain = 0.000 ; free physical = 2821 ; free virtual = 355721
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACypher' [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:24]
	Parameter MPWID bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'modmult32' declared at '/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/modmult32.vhd:11' bound to instance 'modmult' of component 'modmult32' [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:67]
INFO: [Synth 8-638] synthesizing module 'modmult32' [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/modmult32.vhd:23]
	Parameter MPWID bound to: 1024 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '1026' to '1025' bits. [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/modmult32.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'modmult32' (1#1) [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/modmult32.vhd:23]
	Parameter MPWID bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'modmult32' declared at '/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/modmult32.vhd:11' bound to instance 'modsqr' of component 'modmult32' [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RSACypher' (2#1) [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.465 ; gain = 0.000 ; free physical = 3438 ; free virtual = 356333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.465 ; gain = 0.000 ; free physical = 4214 ; free virtual = 357099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2865.324 ; gain = 7.859 ; free physical = 4164 ; free virtual = 357053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2865.324 ; gain = 7.859 ; free physical = 4070 ; free virtual = 356949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input 1026 Bit       Adders := 4     
	   2 Input 1026 Bit       Adders := 2     
	   3 Input 1025 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	             1026 Bit    Registers := 6     
	             1024 Bit    Registers := 9     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input 1026 Bit        Muxes := 8     
	   2 Input 1025 Bit        Muxes := 2     
	   2 Input 1024 Bit        Muxes := 11    
	   2 Input 1023 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:05:08 . Memory (MB): peak = 2935.324 ; gain = 77.859 ; free physical = 11726 ; free virtual = 363764
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:05 ; elapsed = 00:05:09 . Memory (MB): peak = 2935.328 ; gain = 77.863 ; free physical = 11736 ; free virtual = 363778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1023]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1023] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1022]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1022] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1021]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1021] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1020]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1020] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1019]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1019] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1018]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1018] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1017]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1017] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1016]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1016] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1015]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1015] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1014]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1014] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1013]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1013] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1012]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1012] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1011]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1011] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1010]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1010] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1009]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1009] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1008]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1008] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1007]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1007] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1006]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1006] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1005]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1005] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1004]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1004] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1003]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1003] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1002]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1002] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1001]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1001] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[1000]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[1000] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[999]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[999] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[998]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[998] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[997]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[997] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[996]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[996] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[995]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[995] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[994]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[994] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[993]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[993] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[992]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[992] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[991]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[991] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[990]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[990] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[989]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[989] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[988]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[988] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[987]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[987] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[986]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[986] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[985]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[985] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[984]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[984] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[983]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[983] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[982]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[982] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[981]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[981] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[980]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[980] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[979]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[979] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[978]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[978] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[977]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[977] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[976]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[976] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[975]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[975] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[974]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[974] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[973]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[973] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[972]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[972] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[971]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[971] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[970]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[970] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[969]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[969] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[968]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[968] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[967]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[967] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[966]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[966] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[965]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[965] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[964]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[964] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[963]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[963] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[962]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[962] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[961]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[961] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[960]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[960] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[959]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[959] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[958]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[958] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[957]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[957] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[956]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[956] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[955]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[955] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[954]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[954] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[953]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[953] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[952]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[952] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[951]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[951] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[950]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[950] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[949]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[949] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[948]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[948] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[947]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[947] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[946]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[946] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[945]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[945] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[944]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[944] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[943]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[943] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[942]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[942] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[941]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[941] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[940]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[940] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[939]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[939] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[938]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[938] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[937]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[937] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[936]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[936] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[935]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[935] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[934]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[934] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[933]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[933] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[932]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[932] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[931]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[931] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[930]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[930] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[929]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[929] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[928]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[928] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[927]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[927] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[926]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[926] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[925]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[925] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\modreg_reg[924]__0 ) from module (RSACypher__GC0) as it is equivalent to (\modreg_reg[924] ) and driving same net [/home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/rsacypher.vhd:71]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:11 ; elapsed = 00:05:15 . Memory (MB): peak = 2935.328 ; gain = 77.863 ; free physical = 11456 ; free virtual = 363680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sqrgo_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:20 ; elapsed = 00:05:24 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 10634 ; free virtual = 363657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:21 ; elapsed = 00:05:25 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 10667 ; free virtual = 363690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:22 ; elapsed = 00:05:26 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 10598 ; free virtual = 363623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:22 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 10598 ; free virtual = 363623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 11420 ; free virtual = 364440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 11421 ; free virtual = 364441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  4208|
|3     |LUT1   |    77|
|4     |LUT2   | 11422|
|5     |LUT3   | 17501|
|6     |LUT4   |  1035|
|7     |LUT5   |  9447|
|8     |LUT6   |    15|
|9     |FDCE   |  5120|
|10    |FDPE   |    46|
|11    |FDRE   | 11368|
|12    |FDSE   |     2|
|13    |IBUF   |  3075|
|14    |OBUF   |  1025|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            | 64342|
|2     |  modmult |modmult32   | 25582|
|3     |  modsqr  |modmult32_0 | 26607|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 11410 ; free virtual = 364429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.930 ; gain = 95.465 ; free physical = 11407 ; free virtual = 364427
Synthesis Optimization Complete : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 2952.934 ; gain = 95.465 ; free physical = 11407 ; free virtual = 364427
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2974.035 ; gain = 0.000 ; free physical = 11127 ; free virtual = 364151
INFO: [Netlist 29-17] Analyzing 4208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.035 ; gain = 0.000 ; free physical = 10661 ; free virtual = 363693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6030aa33
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:46 ; elapsed = 00:05:43 . Memory (MB): peak = 2974.035 ; gain = 116.719 ; free physical = 10930 ; free virtual = 363964
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/util_temp_RSACypher_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/timing_temp_RSACypher_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3318.949 ; gain = 344.914 ; free physical = 10315 ; free virtual = 363633
# report_power -file /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/power_temp_RSACypher_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_01-06-2022T18-09-10/new_viv.json/rsa/power_temp_RSACypher_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3422.246 ; gain = 103.297 ; free physical = 9622 ; free virtual = 362940
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 18:16:25 2022...
real 436.07
user 440.53
sys 12.50
