// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module update (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Wheel_angularVelocity_read,
        deltaTime,
        torque,
        velocity_x,
        velocity_z,
        load,
        steeringAngle,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 133'd1;
parameter    ap_ST_fsm_state2 = 133'd2;
parameter    ap_ST_fsm_state3 = 133'd4;
parameter    ap_ST_fsm_state4 = 133'd8;
parameter    ap_ST_fsm_state5 = 133'd16;
parameter    ap_ST_fsm_state6 = 133'd32;
parameter    ap_ST_fsm_state7 = 133'd64;
parameter    ap_ST_fsm_state8 = 133'd128;
parameter    ap_ST_fsm_state9 = 133'd256;
parameter    ap_ST_fsm_state10 = 133'd512;
parameter    ap_ST_fsm_state11 = 133'd1024;
parameter    ap_ST_fsm_state12 = 133'd2048;
parameter    ap_ST_fsm_state13 = 133'd4096;
parameter    ap_ST_fsm_state14 = 133'd8192;
parameter    ap_ST_fsm_state15 = 133'd16384;
parameter    ap_ST_fsm_state16 = 133'd32768;
parameter    ap_ST_fsm_state17 = 133'd65536;
parameter    ap_ST_fsm_state18 = 133'd131072;
parameter    ap_ST_fsm_state19 = 133'd262144;
parameter    ap_ST_fsm_state20 = 133'd524288;
parameter    ap_ST_fsm_state21 = 133'd1048576;
parameter    ap_ST_fsm_state22 = 133'd2097152;
parameter    ap_ST_fsm_state23 = 133'd4194304;
parameter    ap_ST_fsm_state24 = 133'd8388608;
parameter    ap_ST_fsm_state25 = 133'd16777216;
parameter    ap_ST_fsm_state26 = 133'd33554432;
parameter    ap_ST_fsm_state27 = 133'd67108864;
parameter    ap_ST_fsm_state28 = 133'd134217728;
parameter    ap_ST_fsm_state29 = 133'd268435456;
parameter    ap_ST_fsm_state30 = 133'd536870912;
parameter    ap_ST_fsm_state31 = 133'd1073741824;
parameter    ap_ST_fsm_state32 = 133'd2147483648;
parameter    ap_ST_fsm_state33 = 133'd4294967296;
parameter    ap_ST_fsm_state34 = 133'd8589934592;
parameter    ap_ST_fsm_state35 = 133'd17179869184;
parameter    ap_ST_fsm_state36 = 133'd34359738368;
parameter    ap_ST_fsm_state37 = 133'd68719476736;
parameter    ap_ST_fsm_state38 = 133'd137438953472;
parameter    ap_ST_fsm_state39 = 133'd274877906944;
parameter    ap_ST_fsm_state40 = 133'd549755813888;
parameter    ap_ST_fsm_state41 = 133'd1099511627776;
parameter    ap_ST_fsm_state42 = 133'd2199023255552;
parameter    ap_ST_fsm_state43 = 133'd4398046511104;
parameter    ap_ST_fsm_state44 = 133'd8796093022208;
parameter    ap_ST_fsm_state45 = 133'd17592186044416;
parameter    ap_ST_fsm_state46 = 133'd35184372088832;
parameter    ap_ST_fsm_state47 = 133'd70368744177664;
parameter    ap_ST_fsm_state48 = 133'd140737488355328;
parameter    ap_ST_fsm_state49 = 133'd281474976710656;
parameter    ap_ST_fsm_state50 = 133'd562949953421312;
parameter    ap_ST_fsm_state51 = 133'd1125899906842624;
parameter    ap_ST_fsm_state52 = 133'd2251799813685248;
parameter    ap_ST_fsm_state53 = 133'd4503599627370496;
parameter    ap_ST_fsm_state54 = 133'd9007199254740992;
parameter    ap_ST_fsm_state55 = 133'd18014398509481984;
parameter    ap_ST_fsm_state56 = 133'd36028797018963968;
parameter    ap_ST_fsm_state57 = 133'd72057594037927936;
parameter    ap_ST_fsm_state58 = 133'd144115188075855872;
parameter    ap_ST_fsm_state59 = 133'd288230376151711744;
parameter    ap_ST_fsm_state60 = 133'd576460752303423488;
parameter    ap_ST_fsm_state61 = 133'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 133'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 133'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 133'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 133'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 133'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 133'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 133'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 133'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 133'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 133'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 133'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 133'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 133'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 133'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 133'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 133'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 133'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 133'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 133'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 133'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 133'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 133'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 133'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 133'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 133'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 133'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 133'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 133'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 133'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 133'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 133'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 133'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 133'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 133'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 133'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 133'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 133'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 133'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 133'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 133'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 133'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 133'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 133'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 133'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 133'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 133'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 133'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 133'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 133'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 133'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 133'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 133'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 133'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 133'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 133'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 133'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 133'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 133'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 133'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 133'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 133'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 133'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 133'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 133'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 133'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 133'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 133'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 133'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 133'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 133'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 133'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 133'd5444517870735015415413993718908291383296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Wheel_angularVelocity_read;
input  [31:0] deltaTime;
input  [31:0] torque;
input  [31:0] velocity_x;
input  [31:0] velocity_z;
input  [31:0] load;
input  [31:0] steeringAngle;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [132:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_363_p1;
reg   [63:0] reg_423;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state75;
wire   [63:0] grp_sin_fu_208_ap_return;
reg   [63:0] reg_433;
wire    ap_CS_fsm_state3;
wire    grp_sin_or_cos_double_s_fu_279_ap_ready;
wire    grp_sin_or_cos_double_s_fu_279_ap_done;
wire    grp_sin_fu_208_ap_ready;
wire    grp_sin_fu_208_ap_done;
reg    ap_block_state3_on_subcall_done;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state100;
wire   [31:0] grp_fu_310_p2;
reg   [31:0] reg_439;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state129;
wire   [31:0] grp_fu_315_p2;
reg   [31:0] reg_448;
wire   [31:0] grp_fu_320_p2;
reg   [31:0] reg_456;
wire   [31:0] grp_fu_325_p2;
reg   [31:0] reg_462;
wire   [31:0] grp_fu_298_p2;
reg   [31:0] reg_468;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state119;
wire   [31:0] grp_fu_302_p2;
reg   [31:0] reg_477;
wire   [63:0] grp_fu_396_p2;
reg   [63:0] reg_484;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state76;
wire    grp_atan_fu_250_ap_ready;
wire    grp_atan_fu_250_ap_done;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state97;
wire   [31:0] grp_fu_353_p1;
reg   [31:0] reg_492;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state50;
wire   [31:0] grp_fu_341_p2;
reg   [31:0] reg_500;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state127;
wire   [63:0] grp_atan_fu_250_ap_return;
reg   [63:0] reg_507;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state92;
reg   [63:0] reg_513;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state79;
reg   [63:0] reg_519;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state98;
reg   [31:0] reg_526;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state101;
reg   [63:0] reg_532;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state93;
wire   [63:0] grp_fu_392_p2;
reg   [63:0] reg_538;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state90;
wire   [63:0] grp_sin_or_cos_double_s_fu_279_ap_return;
wire    ap_CS_fsm_state4;
reg   [31:0] cos_steer_reg_899;
wire   [31:0] grp_fu_357_p1;
reg   [31:0] sin_steer_reg_907;
wire   [7:0] tmp_V_fu_548_p4;
reg   [7:0] tmp_V_reg_942;
wire   [22:0] tmp_V_1_fu_558_p1;
reg   [22:0] tmp_V_1_reg_948;
wire   [0:0] and_ln34_fu_580_p2;
reg   [0:0] and_ln34_reg_953;
reg   [0:0] p_Result_s_reg_957;
wire   [0:0] or_ln41_fu_624_p2;
reg   [0:0] or_ln41_reg_962;
wire   [31:0] abs_fu_756_p3;
reg   [31:0] abs_reg_968;
wire    ap_CS_fsm_state14;
reg   [31:0] tmp_10_reg_973;
wire    ap_CS_fsm_state17;
wire   [31:0] grp_fu_350_p1;
reg   [31:0] tmp_11_reg_978;
wire   [31:0] select_ln45_fu_788_p3;
wire    ap_CS_fsm_state30;
wire   [63:0] grp_fu_372_p1;
reg   [63:0] tmp_22_reg_988;
wire   [63:0] grp_fu_413_p2;
reg   [63:0] tmp_21_reg_993;
wire    ap_CS_fsm_state48;
wire   [63:0] grp_fu_418_p2;
reg   [63:0] tmp_23_reg_998;
reg   [31:0] a_reg_1003;
wire   [31:0] grp_fu_387_p2;
reg   [31:0] s_reg_1010;
wire    ap_CS_fsm_state63;
wire   [63:0] grp_fu_406_p2;
reg   [63:0] tmp_44_reg_1020;
reg   [63:0] tmp_37_reg_1025;
wire    ap_CS_fsm_state91;
wire   [63:0] bitcast_ln58_1_fu_806_p1;
reg   [31:0] latForce_reg_1035;
wire   [0:0] and_ln61_fu_846_p2;
reg   [0:0] and_ln61_reg_1040;
wire   [31:0] grp_fu_345_p2;
reg   [31:0] tmp_53_reg_1044;
wire   [31:0] xor_ln70_fu_855_p2;
reg   [31:0] xor_ln70_reg_1049;
wire    ap_CS_fsm_state113;
wire   [31:0] bitcast_ln70_1_fu_861_p1;
wire    ap_CS_fsm_state114;
wire   [31:0] grp_fu_336_p2;
reg   [31:0] tmp_63_reg_1059;
wire   [31:0] grp_fu_306_p2;
reg   [31:0] Wheel_force_z_write_s_reg_1064;
wire    grp_sin_fu_208_ap_start;
wire    grp_sin_fu_208_ap_idle;
reg   [63:0] grp_sin_fu_208_x;
wire    grp_atan_fu_250_ap_start;
wire    grp_atan_fu_250_ap_idle;
reg   [63:0] grp_atan_fu_250_x;
wire    grp_sin_or_cos_double_s_fu_279_ap_start;
wire    grp_sin_or_cos_double_s_fu_279_ap_idle;
wire    grp_sin_or_cos_double_s_fu_279_do_cos;
reg   [31:0] ap_phi_mux_Wheel_slipAngle_writ_phi_fu_167_p4;
reg   [31:0] Wheel_slipAngle_writ_reg_164;
wire    ap_CS_fsm_state29;
reg   [31:0] ap_phi_mux_Wheel_slipRatio_0_phi_fu_177_p4;
reg   [31:0] Wheel_slipRatio_0_reg_174;
reg   [31:0] Wheel_fx_write_assig_reg_184;
reg   [31:0] Wheel_fz_write_assig_reg_196;
reg    grp_sin_fu_208_ap_start_reg;
reg    grp_atan_fu_250_ap_start_reg;
reg    grp_sin_or_cos_double_s_fu_279_ap_start_reg;
reg   [31:0] grp_fu_298_p0;
reg   [31:0] grp_fu_298_p1;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state130;
reg   [31:0] grp_fu_302_p0;
reg   [31:0] grp_fu_302_p1;
reg   [31:0] grp_fu_310_p0;
reg   [31:0] grp_fu_310_p1;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state128;
reg   [31:0] grp_fu_315_p0;
reg   [31:0] grp_fu_315_p1;
reg   [31:0] grp_fu_320_p1;
reg   [31:0] grp_fu_325_p0;
reg   [31:0] grp_fu_325_p1;
reg   [31:0] grp_fu_341_p0;
reg   [31:0] grp_fu_341_p1;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state15;
reg   [63:0] grp_fu_353_p0;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state77;
reg   [63:0] grp_fu_357_p0;
reg   [31:0] grp_fu_363_p0;
wire    ap_CS_fsm_state20;
reg   [31:0] grp_fu_377_p0;
wire    ap_CS_fsm_state57;
reg   [63:0] grp_fu_392_p0;
reg   [63:0] grp_fu_392_p1;
wire    ap_CS_fsm_state87;
reg   [63:0] grp_fu_396_p0;
reg   [63:0] grp_fu_396_p1;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state32;
wire   [31:0] p_Val2_s_fu_544_p1;
wire   [0:0] icmp_ln34_1_fu_568_p2;
wire   [0:0] icmp_ln34_fu_562_p2;
wire   [0:0] or_ln34_fu_574_p2;
wire   [0:0] grp_fu_377_p2;
wire   [31:0] bitcast_ln41_fu_594_p1;
wire   [7:0] tmp_18_fu_598_p4;
wire   [22:0] trunc_ln41_fu_608_p1;
wire   [0:0] icmp_ln41_1_fu_618_p2;
wire   [0:0] icmp_ln41_fu_612_p2;
wire   [24:0] mantissa_V_fu_630_p4;
wire   [8:0] zext_ln339_fu_643_p1;
wire   [8:0] add_ln339_fu_646_p2;
wire   [7:0] sub_ln1311_fu_660_p2;
wire   [0:0] isNeg_fu_652_p3;
wire  signed [8:0] sext_ln1311_fu_665_p1;
wire  signed [8:0] ush_fu_669_p3;
wire  signed [31:0] sext_ln1311_1_fu_677_p1;
wire  signed [24:0] sext_ln1311_2_fu_681_p1;
wire   [78:0] zext_ln682_fu_639_p1;
wire   [78:0] zext_ln1287_fu_685_p1;
wire   [24:0] r_V_fu_689_p2;
wire   [0:0] tmp_fu_701_p3;
wire   [78:0] r_V_1_fu_695_p2;
wire   [31:0] zext_ln662_fu_709_p1;
wire   [31:0] tmp_64_fu_713_p4;
wire   [31:0] p_Val2_5_fu_723_p3;
wire   [31:0] result_V_1_fu_731_p2;
wire   [31:0] p_Val2_6_fu_737_p3;
wire   [0:0] abscond_fu_750_p2;
wire   [31:0] neg_fu_744_p2;
wire   [0:0] grp_fu_382_p2;
wire   [0:0] and_ln45_fu_769_p2;
wire   [0:0] and_ln41_fu_764_p2;
wire   [0:0] or_ln45_fu_782_p2;
wire   [31:0] select_ln45_1_fu_774_p3;
wire   [63:0] bitcast_ln58_fu_796_p1;
wire   [63:0] xor_ln58_fu_800_p2;
wire   [31:0] bitcast_ln61_fu_811_p1;
wire   [7:0] tmp_65_fu_814_p4;
wire   [22:0] trunc_ln61_fu_824_p1;
wire   [0:0] icmp_ln61_1_fu_834_p2;
wire   [0:0] icmp_ln61_fu_828_p2;
wire   [0:0] or_ln61_fu_840_p2;
wire   [31:0] bitcast_ln70_fu_852_p1;
wire    ap_CS_fsm_state133;
reg   [1:0] grp_fu_298_opcode;
reg    grp_fu_341_ce;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state126;
reg    grp_fu_353_ce;
reg    grp_fu_357_ce;
reg    grp_fu_377_ce;
reg   [4:0] grp_fu_377_opcode;
reg   [1:0] grp_fu_392_opcode;
reg    grp_fu_392_ce;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state89;
reg    grp_fu_396_ce;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [132:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 133'd1;
#0 grp_sin_fu_208_ap_start_reg = 1'b0;
#0 grp_atan_fu_250_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_double_s_fu_279_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
end

sin grp_sin_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_fu_208_ap_start),
    .ap_done(grp_sin_fu_208_ap_done),
    .ap_idle(grp_sin_fu_208_ap_idle),
    .ap_ready(grp_sin_fu_208_ap_ready),
    .x(grp_sin_fu_208_x),
    .ap_return(grp_sin_fu_208_ap_return)
);

atan grp_atan_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan_fu_250_ap_start),
    .ap_done(grp_atan_fu_250_ap_done),
    .ap_idle(grp_atan_fu_250_ap_idle),
    .ap_ready(grp_atan_fu_250_ap_ready),
    .x(grp_atan_fu_250_x),
    .ap_return(grp_atan_fu_250_ap_return)
);

sin_or_cos_double_s grp_sin_or_cos_double_s_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_279_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_279_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_279_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_279_ap_ready),
    .t_in(reg_423),
    .do_cos(grp_sin_or_cos_double_s_fu_279_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_279_ap_return)
);

top_level_car_fadpcA #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fadpcA_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .opcode(grp_fu_298_opcode),
    .ce(1'b1),
    .dout(grp_fu_298_p2)
);

top_level_car_fadqcK #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fadqcK_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_302_p0),
    .din1(grp_fu_302_p1),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

top_level_car_fadqcK #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fadqcK_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_462),
    .din1(tmp_63_reg_1059),
    .ce(1'b1),
    .dout(grp_fu_306_p2)
);

top_level_car_fmurcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fmurcU_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_310_p0),
    .din1(grp_fu_310_p1),
    .ce(1'b1),
    .dout(grp_fu_310_p2)
);

top_level_car_fmurcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fmurcU_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_315_p0),
    .din1(grp_fu_315_p1),
    .ce(1'b1),
    .dout(grp_fu_315_p2)
);

top_level_car_fmurcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fmurcU_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sin_steer_reg_907),
    .din1(grp_fu_320_p1),
    .ce(1'b1),
    .dout(grp_fu_320_p2)
);

top_level_car_fmurcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fmurcU_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_325_p0),
    .din1(grp_fu_325_p1),
    .ce(1'b1),
    .dout(grp_fu_325_p2)
);

top_level_car_fmurcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fmurcU_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cos_steer_reg_899),
    .din1(Wheel_fz_write_assig_reg_196),
    .ce(1'b1),
    .dout(grp_fu_336_p2)
);

top_level_car_fdisc4 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fdisc4_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_341_p0),
    .din1(grp_fu_341_p1),
    .ce(grp_fu_341_ce),
    .dout(grp_fu_341_p2)
);

top_level_car_fdisc4 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fdisc4_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_reg_1003),
    .din1(s_reg_1010),
    .ce(1'b1),
    .dout(grp_fu_345_p2)
);

top_level_car_sittde #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_sittde_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abs_reg_968),
    .ce(1'b1),
    .dout(grp_fu_350_p1)
);

top_level_car_fptudo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
top_level_car_fptudo_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_353_p0),
    .ce(grp_fu_353_ce),
    .dout(grp_fu_353_p1)
);

top_level_car_fptudo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
top_level_car_fptudo_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_357_p0),
    .ce(grp_fu_357_ce),
    .dout(grp_fu_357_p1)
);

top_level_car_fpevdy #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
top_level_car_fpevdy_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_363_p0),
    .ce(1'b1),
    .dout(grp_fu_363_p1)
);

top_level_car_fpevdy #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
top_level_car_fpevdy_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_Wheel_slipAngle_writ_phi_fu_167_p4),
    .ce(1'b1),
    .dout(grp_fu_372_p1)
);

top_level_car_fcmwdI #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
top_level_car_fcmwdI_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_377_p0),
    .din1(32'd0),
    .ce(grp_fu_377_ce),
    .opcode(grp_fu_377_opcode),
    .dout(grp_fu_377_p2)
);

top_level_car_fcmwdI #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
top_level_car_fcmwdI_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_477),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_382_p2)
);

top_level_car_fsqxdS #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level_car_fsqxdS_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(reg_468),
    .ce(1'b1),
    .dout(grp_fu_387_p2)
);

top_level_car_dadyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_car_dadyd2_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_392_p0),
    .din1(grp_fu_392_p1),
    .opcode(grp_fu_392_opcode),
    .ce(grp_fu_392_ce),
    .dout(grp_fu_392_p2)
);

top_level_car_dmuzec #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_car_dmuzec_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_396_p0),
    .din1(grp_fu_396_p1),
    .ce(grp_fu_396_ce),
    .dout(grp_fu_396_p2)
);

top_level_car_dmuzec #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_car_dmuzec_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_532),
    .din1(64'd13819745816549104026),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

top_level_car_ddincg #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_car_ddincg_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_423),
    .din1(64'd4611235658464650854),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

top_level_car_ddincg #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_car_ddincg_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_988),
    .din1(64'd4613262278296967578),
    .ce(1'b1),
    .dout(grp_fu_418_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state133)) begin
            ap_return_0_preg <= reg_477;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state133)) begin
            ap_return_1_preg <= Wheel_force_z_write_s_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state133)) begin
            ap_return_2_preg <= grp_fu_298_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state21) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state92)))) begin
            grp_atan_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_atan_fu_250_ap_ready == 1'b1)) begin
            grp_atan_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state2) | ((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state99)))) begin
            grp_sin_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_sin_fu_208_ap_ready == 1'b1)) begin
            grp_sin_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_279_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_sin_or_cos_double_s_fu_279_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_279_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln61_fu_846_p2) & (1'b1 == ap_CS_fsm_state101))) begin
        Wheel_fx_write_assig_reg_184 <= 32'd0;
    end else if (((1'd0 == and_ln61_reg_1040) & (1'b1 == ap_CS_fsm_state113))) begin
        Wheel_fx_write_assig_reg_184 <= reg_439;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln61_fu_846_p2) & (1'b1 == ap_CS_fsm_state101))) begin
        Wheel_fz_write_assig_reg_196 <= 32'd0;
    end else if (((1'd0 == and_ln61_reg_1040) & (1'b1 == ap_CS_fsm_state113))) begin
        Wheel_fz_write_assig_reg_196 <= reg_448;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Wheel_slipAngle_writ_reg_164 <= select_ln45_fu_788_p3;
    end else if (((1'd0 == and_ln34_reg_953) & (1'b1 == ap_CS_fsm_state29))) begin
        Wheel_slipAngle_writ_reg_164 <= grp_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Wheel_slipRatio_0_reg_174 <= reg_492;
    end else if (((1'd0 == and_ln34_reg_953) & (1'b1 == ap_CS_fsm_state29))) begin
        Wheel_slipRatio_0_reg_174 <= reg_500;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        Wheel_force_z_write_s_reg_1064 <= grp_fu_306_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        a_reg_1003 <= grp_fu_357_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        abs_reg_968 <= abs_fu_756_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln34_reg_953 <= and_ln34_fu_580_p2;
        tmp_V_1_reg_948 <= tmp_V_1_fu_558_p1;
        tmp_V_reg_942 <= {{p_Val2_s_fu_544_p1[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        and_ln61_reg_1040 <= and_ln61_fu_846_p2;
        latForce_reg_1035 <= grp_fu_357_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cos_steer_reg_899 <= grp_fu_353_p1;
        sin_steer_reg_907 <= grp_fu_357_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln34_fu_580_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        or_ln41_reg_962 <= or_ln41_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln34_fu_580_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Result_s_reg_957 <= p_Val2_s_fu_544_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_423 <= grp_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100)) | ((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state99)) | ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_433 <= grp_sin_fu_208_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_439 <= grp_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_448 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_456 <= grp_fu_320_p2;
        reg_462 <= grp_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_468 <= grp_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_477 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76)))) begin
        reg_484 <= grp_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_492 <= grp_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_500 <= grp_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state92)) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76)))) begin
        reg_507 <= grp_atan_fu_250_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state67))) begin
        reg_513 <= grp_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state72))) begin
        reg_519 <= grp_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state74))) begin
        reg_526 <= grp_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93)) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80)))) begin
        reg_532 <= grp_atan_fu_250_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state81))) begin
        reg_538 <= grp_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        s_reg_1010 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_10_reg_973 <= grp_fu_298_p2;
        tmp_11_reg_978 <= grp_fu_350_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_21_reg_993 <= grp_fu_413_p2;
        tmp_23_reg_998 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_22_reg_988 <= grp_fu_372_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        tmp_37_reg_1025 <= grp_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        tmp_44_reg_1020 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        tmp_53_reg_1044 <= grp_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        tmp_63_reg_1059 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        xor_ln70_reg_1049 <= xor_ln70_fu_855_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state133) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln34_reg_953) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_phi_mux_Wheel_slipAngle_writ_phi_fu_167_p4 = grp_fu_353_p1;
    end else begin
        ap_phi_mux_Wheel_slipAngle_writ_phi_fu_167_p4 = Wheel_slipAngle_writ_reg_164;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln34_reg_953) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_phi_mux_Wheel_slipRatio_0_phi_fu_177_p4 = reg_500;
    end else begin
        ap_phi_mux_Wheel_slipRatio_0_phi_fu_177_p4 = Wheel_slipRatio_0_reg_174;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state133)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state133)) begin
        ap_return_0 = reg_477;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state133)) begin
        ap_return_1 = Wheel_force_z_write_s_reg_1064;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state133)) begin
        ap_return_2 = grp_fu_298_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_atan_fu_250_x = tmp_37_reg_1025;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        grp_atan_fu_250_x = reg_538;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_atan_fu_250_x = reg_513;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state76))) begin
        grp_atan_fu_250_x = reg_423;
    end else begin
        grp_atan_fu_250_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_298_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state53))) begin
        grp_fu_298_opcode = 2'd0;
    end else begin
        grp_fu_298_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_298_p0 = torque;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_298_p0 = reg_439;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_298_p1 = Wheel_angularVelocity_read;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_298_p1 = reg_439;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_298_p1 = reg_468;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_298_p1 = reg_448;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_302_p0 = reg_448;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_302_p0 = reg_456;
    end else begin
        grp_fu_302_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        grp_fu_302_p1 = reg_456;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_302_p1 = reg_462;
    end else begin
        grp_fu_302_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_310_p0 = Wheel_fx_write_assig_reg_184;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_310_p0 = reg_439;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state109))) begin
        grp_fu_310_p0 = reg_500;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_fu_310_p0 = s_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_310_p0 = reg_492;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_310_p0 = Wheel_angularVelocity_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_310_p0 = cos_steer_reg_899;
    end else begin
        grp_fu_310_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_310_p1 = deltaTime;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_310_p1 = reg_526;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        grp_fu_310_p1 = load;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_fu_310_p1 = 32'd1092616192;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_310_p1 = reg_492;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_310_p1 = 32'd1050253722;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_310_p1 = velocity_x;
    end else begin
        grp_fu_310_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_315_p0 = cos_steer_reg_899;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_315_p0 = reg_448;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        grp_fu_315_p0 = tmp_53_reg_1044;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_315_p0 = a_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_315_p0 = sin_steer_reg_907;
    end else begin
        grp_fu_315_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_315_p1 = Wheel_fx_write_assig_reg_184;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_315_p1 = latForce_reg_1035;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        grp_fu_315_p1 = load;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_315_p1 = a_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_315_p1 = velocity_z;
    end else begin
        grp_fu_315_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_320_p1 = Wheel_fz_write_assig_reg_196;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_320_p1 = velocity_x;
    end else begin
        grp_fu_320_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_325_p0 = Wheel_fx_write_assig_reg_184;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_325_p0 = cos_steer_reg_899;
    end else begin
        grp_fu_325_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_fu_325_p1 = bitcast_ln70_1_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_325_p1 = velocity_z;
    end else begin
        grp_fu_325_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        grp_fu_341_ce = 1'b1;
    end else begin
        grp_fu_341_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        grp_fu_341_p0 = reg_468;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_fu_341_p0 = reg_492;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_341_p0 = tmp_10_reg_973;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_341_p0 = reg_477;
    end else begin
        grp_fu_341_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        grp_fu_341_p1 = 32'd1084227584;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_fu_341_p1 = s_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_341_p1 = tmp_11_reg_978;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_341_p1 = reg_468;
    end else begin
        grp_fu_341_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state12) | ((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100)) | ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_fu_353_ce = 1'b1;
    end else begin
        grp_fu_353_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_fu_353_p0 = grp_sin_fu_208_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_353_p0 = reg_519;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_353_p0 = tmp_21_reg_993;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_353_p0 = reg_484;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_353_p0 = grp_sin_or_cos_double_s_fu_279_ap_return;
    end else begin
        grp_fu_353_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state50) | ((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100)) | ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_fu_357_ce = 1'b1;
    end else begin
        grp_fu_357_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_fu_357_p0 = bitcast_ln58_1_fu_806_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_357_p0 = tmp_23_reg_998;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_357_p0 = grp_sin_fu_208_ap_return;
    end else begin
        grp_fu_357_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state74))) begin
        grp_fu_363_p0 = grp_fu_353_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_363_p0 = reg_439;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_363_p0 = s_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_363_p0 = ap_phi_mux_Wheel_slipRatio_0_phi_fu_177_p4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_363_p0 = reg_500;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_363_p0 = Wheel_angularVelocity_read;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_363_p0 = steeringAngle;
    end else begin
        grp_fu_363_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state12) | ((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100)))) begin
        grp_fu_377_ce = 1'b1;
    end else begin
        grp_fu_377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln34_fu_580_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_377_opcode = 5'd2;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_fu_377_opcode = 5'd1;
    end else begin
        grp_fu_377_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_fu_377_p0 = s_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_377_p0 = reg_477;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_377_p0 = reg_468;
    end else begin
        grp_fu_377_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80)))) begin
        grp_fu_392_ce = 1'b1;
    end else begin
        grp_fu_392_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state77))) begin
        grp_fu_392_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_392_opcode = 2'd0;
    end else begin
        grp_fu_392_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_392_p0 = reg_484;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state77))) begin
        grp_fu_392_p0 = reg_423;
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_392_p1 = reg_519;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_392_p1 = tmp_44_reg_1020;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_392_p1 = reg_507;
    end else begin
        grp_fu_392_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state24) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93)) | ((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76)))) begin
        grp_fu_396_ce = 1'b1;
    end else begin
        grp_fu_396_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_fu_396_p0 = reg_532;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_396_p0 = reg_538;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_396_p0 = reg_484;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state81))) begin
        grp_fu_396_p0 = reg_513;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_fu_396_p0 = reg_507;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_396_p0 = reg_423;
    end else begin
        grp_fu_396_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_396_p1 = 64'd4608983858650965606;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_396_p1 = 64'd4606912202822375178;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_396_p1 = 64'd4608083138725491507;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_396_p1 = 64'd4613262278296967578;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state68))) begin
        grp_fu_396_p1 = 64'd4611235658464650854;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_396_p1 = 64'd4604606359813161484;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_396_p1 = 64'd4633260481411533744;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_396_p1 = 64'd4547007122018943789;
    end else begin
        grp_fu_396_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_sin_fu_208_x = reg_519;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sin_fu_208_x = reg_484;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_sin_fu_208_x = reg_423;
    end else begin
        grp_sin_fu_208_x = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd1 == and_ln34_fu_580_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            if (((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            if (((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state93 : begin
            if (((grp_atan_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            if (((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state99))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state100 : begin
            if (((grp_sin_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((1'd1 == and_ln61_fu_846_p2) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_fu_756_p3 = ((abscond_fu_750_p2[0:0] === 1'b1) ? p_Val2_6_fu_737_p3 : neg_fu_744_p2);

assign abscond_fu_750_p2 = (($signed(p_Val2_6_fu_737_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign add_ln339_fu_646_p2 = ($signed(zext_ln339_fu_643_p1) + $signed(9'd385));

assign and_ln34_fu_580_p2 = (or_ln34_fu_574_p2 & grp_fu_377_p2);

assign and_ln41_fu_764_p2 = (or_ln41_reg_962 & grp_fu_377_p2);

assign and_ln45_fu_769_p2 = (or_ln41_reg_962 & grp_fu_382_p2);

assign and_ln61_fu_846_p2 = (or_ln61_fu_840_p2 & grp_fu_377_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_sin_fu_208_ap_done == 1'b0) | (grp_sin_or_cos_double_s_fu_279_ap_done == 1'b0));
end

assign bitcast_ln41_fu_594_p1 = reg_477;

assign bitcast_ln58_1_fu_806_p1 = xor_ln58_fu_800_p2;

assign bitcast_ln58_fu_796_p1 = reg_433;

assign bitcast_ln61_fu_811_p1 = s_reg_1010;

assign bitcast_ln70_1_fu_861_p1 = xor_ln70_reg_1049;

assign bitcast_ln70_fu_852_p1 = sin_steer_reg_907;

assign grp_atan_fu_250_ap_start = grp_atan_fu_250_ap_start_reg;

assign grp_sin_fu_208_ap_start = grp_sin_fu_208_ap_start_reg;

assign grp_sin_or_cos_double_s_fu_279_ap_start = grp_sin_or_cos_double_s_fu_279_ap_start_reg;

assign grp_sin_or_cos_double_s_fu_279_do_cos = 1'd1;

assign icmp_ln34_1_fu_568_p2 = ((tmp_V_1_fu_558_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_562_p2 = ((tmp_V_fu_548_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_618_p2 = ((trunc_ln41_fu_608_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_612_p2 = ((tmp_18_fu_598_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_1_fu_834_p2 = ((trunc_ln61_fu_824_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_828_p2 = ((tmp_65_fu_814_p4 != 8'd255) ? 1'b1 : 1'b0);

assign isNeg_fu_652_p3 = add_ln339_fu_646_p2[32'd8];

assign mantissa_V_fu_630_p4 = {{{{1'd1}, {tmp_V_1_reg_948}}}, {1'd0}};

assign neg_fu_744_p2 = (32'd0 - p_Val2_6_fu_737_p3);

assign or_ln34_fu_574_p2 = (icmp_ln34_fu_562_p2 | icmp_ln34_1_fu_568_p2);

assign or_ln41_fu_624_p2 = (icmp_ln41_fu_612_p2 | icmp_ln41_1_fu_618_p2);

assign or_ln45_fu_782_p2 = (and_ln45_fu_769_p2 | and_ln41_fu_764_p2);

assign or_ln61_fu_840_p2 = (icmp_ln61_fu_828_p2 | icmp_ln61_1_fu_834_p2);

assign p_Val2_5_fu_723_p3 = ((isNeg_fu_652_p3[0:0] === 1'b1) ? zext_ln662_fu_709_p1 : tmp_64_fu_713_p4);

assign p_Val2_6_fu_737_p3 = ((p_Result_s_reg_957[0:0] === 1'b1) ? result_V_1_fu_731_p2 : p_Val2_5_fu_723_p3);

assign p_Val2_s_fu_544_p1 = reg_468;

assign r_V_1_fu_695_p2 = zext_ln682_fu_639_p1 << zext_ln1287_fu_685_p1;

assign r_V_fu_689_p2 = mantissa_V_fu_630_p4 >> sext_ln1311_2_fu_681_p1;

assign result_V_1_fu_731_p2 = (32'd0 - p_Val2_5_fu_723_p3);

assign select_ln45_1_fu_774_p3 = ((and_ln45_fu_769_p2[0:0] === 1'b1) ? 32'd3266576384 : 32'd1119092736);

assign select_ln45_fu_788_p3 = ((or_ln45_fu_782_p2[0:0] === 1'b1) ? select_ln45_1_fu_774_p3 : 32'd0);

assign sext_ln1311_1_fu_677_p1 = ush_fu_669_p3;

assign sext_ln1311_2_fu_681_p1 = ush_fu_669_p3;

assign sext_ln1311_fu_665_p1 = $signed(sub_ln1311_fu_660_p2);

assign sub_ln1311_fu_660_p2 = (8'd127 - tmp_V_reg_942);

assign tmp_18_fu_598_p4 = {{bitcast_ln41_fu_594_p1[30:23]}};

assign tmp_64_fu_713_p4 = {{r_V_1_fu_695_p2[55:24]}};

assign tmp_65_fu_814_p4 = {{bitcast_ln61_fu_811_p1[30:23]}};

assign tmp_V_1_fu_558_p1 = p_Val2_s_fu_544_p1[22:0];

assign tmp_V_fu_548_p4 = {{p_Val2_s_fu_544_p1[30:23]}};

assign tmp_fu_701_p3 = r_V_fu_689_p2[32'd24];

assign trunc_ln41_fu_608_p1 = bitcast_ln41_fu_594_p1[22:0];

assign trunc_ln61_fu_824_p1 = bitcast_ln61_fu_811_p1[22:0];

assign ush_fu_669_p3 = ((isNeg_fu_652_p3[0:0] === 1'b1) ? sext_ln1311_fu_665_p1 : add_ln339_fu_646_p2);

assign xor_ln58_fu_800_p2 = (bitcast_ln58_fu_796_p1 ^ 64'd9223372036854775808);

assign xor_ln70_fu_855_p2 = (bitcast_ln70_fu_852_p1 ^ 32'd2147483648);

assign zext_ln1287_fu_685_p1 = $unsigned(sext_ln1311_1_fu_677_p1);

assign zext_ln339_fu_643_p1 = tmp_V_reg_942;

assign zext_ln662_fu_709_p1 = tmp_fu_701_p3;

assign zext_ln682_fu_639_p1 = mantissa_V_fu_630_p4;

endmodule //update
