# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do vga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/u1014583/Documents/School/ECE\ 3710\ -\ Computer\ Design\ Lab/HexDefenders/Controller/VGA {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:25 on Nov 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA" C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 17:31:25 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/u1014583/Documents/School/ECE\ 3710\ -\ Computer\ Design\ Lab/HexDefenders/Controller/VGA {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/vga_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:25 on Nov 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA" C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 17:31:25 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/u1014583/Documents/School/ECE\ 3710\ -\ Computer\ Design\ Lab/HexDefenders/Controller/VGA {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/glyphs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:25 on Nov 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA" C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/glyphs.v 
# -- Compiling module glyphs
# 
# Top level modules:
# 	glyphs
# End time: 17:31:25 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/u1014583/Documents/School/ECE\ 3710\ -\ Computer\ Design\ Lab/HexDefenders/Controller/VGA {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/bitgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:25 on Nov 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA" C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/bitgen.v 
# -- Compiling module bitgen
# 
# Top level modules:
# 	bitgen
# End time: 17:31:25 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:42 on Nov 01,2019
# vlog -reportprogress 300 -work work C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v 
# -- Compiling module tb_vga
# ** Error: (vlog-13069) C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(31): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 17:31:42 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:17 on Nov 01,2019
# vlog -reportprogress 300 -work work C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v 
# -- Compiling module tb_vga
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(38): (vlog-2110) Illegal reference to net "switches".
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(39): (vlog-2110) Illegal reference to net "rst".
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(40): (vlog-2110) Illegal reference to net "rst".
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(43): (vlog-2110) Illegal reference to net "switches".
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(50): (vlog-2110) Illegal reference to net "clk".
# ** Error: C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v(51): (vlog-2110) Illegal reference to net "clk".
# End time: 17:32:17 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:05 on Nov 01,2019
# vlog -reportprogress 300 -work work C:/Users/u1014583/Documents/School/ECE 3710 - Computer Design Lab/HexDefenders/Controller/VGA/tb_vga.v 
# -- Compiling module tb_vga
# 
# Top level modules:
# 	tb_vga
# End time: 17:33:05 on Nov 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog -range 3 0 /glyphs/value
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# glyphs
wave create -pattern none -portmode output -language vlog -range 63 0 /glyphs/glyph
# Maximum of 32bit vector wave is supported
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
vsim work.vga
# vsim work.vga 
# Start time: 17:33:34 on Nov 01,2019
# Loading work.vga
# Loading work.vga_control
# Loading work.glyphs
# Loading work.bitgen
add wave -position insertpoint sim:/vga/uut2/*
add wave -position insertpoint sim:/vga/*
# Break key hit
run -all
run
run
run
run
run
run
