INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2458] undeclared symbol C1_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:304]
INFO: [VRFC 10-2458] undeclared symbol C5_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:305]
INFO: [VRFC 10-2458] undeclared symbol C8_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
