// Seed: 1222948394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @((id_5));
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_4 = 32'd28,
    parameter id_5 = 32'd15
) (
    input  wor   id_0,
    input  wand  _id_1,
    output logic id_2,
    input  tri   id_3,
    input  uwire _id_4,
    input  tri0  _id_5
);
  bit [id_1  ==  id_4 : id_5] id_7;
  parameter id_8 = -1;
  always_latch @(posedge -1 or posedge 1) id_2 = 1 == id_3;
  localparam id_9 = id_8;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_8,
      id_8
  );
  id_10 :
  assert property (@(posedge 1) id_8)
  else disable id_11;
  assign id_11 = id_10;
  always if (id_8) id_7 <= -1;
  localparam time id_12 = 1;
  assign id_11 = 1 - -1;
endmodule
