# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
runlab_kernel_convolution.do
# couldn't execute ".\runlab_kernel_convolution.do": no such file or directory
do runlab_kernel_convolution.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:22 on Mar 12,2019
# vlog -reportprogress 300 ./kernel_convolution.sv 
# -- Compiling module kernel_convolution
# -- Compiling module kernel_convolution_test_bench
# ** Error: ./kernel_convolution.sv(61): (vlog-2730) Undefined variable: 'WORD_SIZE'.
# End time: 19:47:22 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_kernel_convolution.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./kernel_convolution.sv""
do runlab_kernel_convolution.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:10 on Mar 12,2019
# vlog -reportprogress 300 ./kernel_convolution.sv 
# -- Compiling module kernel_convolution
# -- Compiling module kernel_convolution_test_bench
# 
# Top level modules:
# 	kernel_convolution_test_bench
# End time: 19:48:10 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work kernel_convolution_testbench 
# Start time: 19:48:14 on Mar 12,2019
# ** Error: (vsim-3170) Could not find 'kernel_convolution_testbench'.
#         Searched libraries:
#             C:/Users/luoa/Desktop/CSE371FinalProject/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_kernel_convolution.do PAUSED at line 13
runlab_kernel_convolution.do
# couldn't execute ".\runlab_kernel_convolution.do": no such file or directory
do runlab_kernel_convolution.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:38 on Mar 12,2019
# vlog -reportprogress 300 ./kernel_convolution.sv 
# -- Compiling module kernel_convolution
# -- Compiling module kernel_convolution_testbench
# 
# Top level modules:
# 	kernel_convolution_testbench
# End time: 19:48:39 on Mar 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work kernel_convolution_testbench 
# Start time: 19:48:14 on Mar 12,2019
# Loading sv_std.std
# Loading work.kernel_convolution_testbench
# Loading work.kernel_convolution
# ** Error: (vsim-3906) ./kernel_convolution.sv(89): Connection type 'reg signed[23:0]$[4:0][4:0]' is incompatible with 'reg signed[7:0]$[4:0][4:0]' for  port (buffer_in):  Array elem. widths 8 & 24 don't match.
#    Time: 0 ps  Iteration: 0  Instance: /kernel_convolution_testbench/dut File: ./kernel_convolution.sv
# ** Error: (vsim-3906) ./kernel_convolution.sv(89): Connection type 'reg signed[23:0]$[4:0][4:0]' is incompatible with 'reg signed[7:0]$[4:0][4:0]' for  port (kernel_in):  Array elem. widths 8 & 24 don't match.
#    Time: 0 ps  Iteration: 0  Instance: /kernel_convolution_testbench/dut File: ./kernel_convolution.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_kernel_convolution.do PAUSED at line 13
# End time: 19:51:47 on Mar 12,2019, Elapsed time: 0:03:33
# Errors: 3, Warnings: 0
