[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,               813652
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,               151814
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,                38803
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,                13270
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,                  306
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,                  416
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                  101
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,               149474
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,                43509
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,                11390
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,                  278
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                   65
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 1728
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 4231
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                   86
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,                  442
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                  339
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,                  441
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_valid,                62940
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_fire,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_valid,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_fire,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_fire,                 1627
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_fire,                 1627
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_fire,                 3254
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_fire,                 3254
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_fire,                 1627
[PERF ][time=              204722] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,                62940
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_fire,                 1522
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_fire,                 1522
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_fire,                 4054
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_fire,                 3044
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_fire,                 1010
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_fire,                 2020
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_fire,                 2020
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_fire,                 1522
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_fire,                  114
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_fire,                  114
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_fire,                  234
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_fire,                  228
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_fire,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_fire,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_fire,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_fire,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_fire,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_fire,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_fire,                  114
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill21,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill22,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill23,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill24,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill25,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill26,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill27,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill28,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill29,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill31,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill32,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill33,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill34,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill35,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill36,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill37,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill38,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill39,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill41,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill42,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill43,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill44,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill45,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill46,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill47,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill48,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill49,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill51,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill52,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill53,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill54,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill55,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill56,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill57,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill58,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill59,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill61,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill62,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: refill63,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit21,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit22,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit23,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit24,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit25,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit26,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit27,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit28,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit29,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit31,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit32,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit33,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit34,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit35,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit36,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit37,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit38,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit39,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit41,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit42,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit43,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit44,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit45,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit46,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit47,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit48,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit49,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit51,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit52,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit53,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit54,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit55,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit56,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit57,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit58,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit59,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit61,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit62,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: hit63,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access21,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access22,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access23,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access24,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access25,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access26,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access27,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access28,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access29,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access31,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access32,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access33,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access34,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access35,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access36,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access37,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access38,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access39,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access41,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access42,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access43,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access44,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access45,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access46,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access47,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access48,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access49,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access51,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access52,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access53,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access54,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access55,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access56,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access57,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access58,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access59,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access61,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access62,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.normalPage_pftlb_np_storage_sa: access63,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,                  140
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                 2573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                 2573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                 2573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                 2541
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                 2541
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,                24065
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,                24065
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,                24065
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,                24061
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,                24061
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,                 2097
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,                 2097
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,                 3255
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,                 3255
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,               149295
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,                43750
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,                11390
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,                  247
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                   37
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,               149474
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,                43509
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,                11390
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,                  278
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                   65
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                  152
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                  139
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                   29
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                  107
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                   61
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                   81
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                   87
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 4231
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                   86
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 1728
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,                  148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,                   29
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,                  148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,                 1153
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,                 1153
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,                 1153
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,                 1153
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,                15662
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,                  119
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,                15618
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access,                 4317
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access0,                 1752
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access1,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access2,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access3,                   33
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access4,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access5,                  142
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access6,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access7,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access8,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access9,                  711
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access10,                  611
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access12,                 1729
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access13,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access14,                  267
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access15,                   23
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,                 1194
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,                 1194
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access,                22418
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access0,                 3235
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access1,                 1792
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access2,                 1792
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access3,                 1792
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access4,                 1792
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access5,                 1036
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access6,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access7,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access8,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access9,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access10,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access11,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access12,                  963
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access13,                  896
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access14,                 1964
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access15,                 1792
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access,                 8544
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                 2569
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                 2569
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                 2569
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,                24054
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,                24054
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,                24054
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,                 3820
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,                 3813
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,                 8382
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: lsq_fire_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: ldu_fire_first_issue,                 3820
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,                 3881
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,                 4589
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,                 3881
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                 4589
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: forward_tlDchannel,                   67
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: hardware_prefetch_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: software_prefetch_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: hardware_prefetch_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: hardware_prefetch_total,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,                 1671
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,                 1667
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,                 6448
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: lsq_fire_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: ldu_fire_first_issue,                 1671
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,                 3057
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,                 3459
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,                 3057
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                 3459
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: forward_tlDchannel,                   46
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: hardware_prefetch_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: software_prefetch_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: hardware_prefetch_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: hardware_prefetch_total,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                 5613
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                23994
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,                  114
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                  355
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,                  995
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,                  366
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,                  262
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,                  117
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                 2612
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                  317
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                  309
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                  173
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,                  290
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                  125
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                23675
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                   72
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   37
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                 5489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,                 8426
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,                 8426
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,                 8336
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,                 6494
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,                 6494
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,                 6426
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                  369
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                13649
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                  738
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,               188857
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                  369
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  369
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                  375
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                   73
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                13116
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                  750
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,               189354
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                  370
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                  375
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                  778
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   78
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                 1174
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                25696
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                 1556
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,               174356
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                  771
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                  778
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                 1010
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: wpu_pred_fail,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                   33
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,                 8470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,                 4567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,                 3526
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                   40
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                   33
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,                 3370
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                  533
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,                 3339
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                  564
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                 3493
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                 3513
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: wpu_pred_fail,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,                 6516
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,                 4780
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,                  813
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,                  693
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                 1043
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,                  690
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                 1046
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                  809
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                  809
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                17259
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,               100472
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                63878
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                23111
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,                63580
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,                25069
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                22379
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                 2690
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                 2239
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                 2238
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,               202306
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                 2242
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,               170388
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,               176001
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                  744
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                 1488
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                 3052
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                 2969
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                   83
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,               609963
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                61593
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,               172101
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                17256
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                 1752
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                13611
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                13611
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,               172102
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,               172101
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                17256
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                 1752
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                13611
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                  201
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                   66
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                  157
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                   54
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                   97
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                   77
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                   80
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                  172
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                  754
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                  606
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                   24
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                  262
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                  239
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                   95
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                  201
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                   66
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                   27
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                  186
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                   57
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,                12768
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                   65
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                  207
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                   73
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                   31
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                  157
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                   54
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                   97
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                   27
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                  137
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                   45
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                   87
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,                 4794
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                  164
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                   27
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                   56
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                   99
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                   43
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                   40
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                   77
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                   80
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                  172
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                   31
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                  162
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,                 8601
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                   85
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                   24
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                   14
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                   57
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                  187
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,                26976
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                  175
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                  159
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,                26592
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                   30
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,                  365
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                  796
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                  185
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,               193227
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,                94965
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,                49434
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,              6551072
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,                 1700
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,                 1700
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,                 1634
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                 1038
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                 1006
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                   82
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_lq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss_lq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_sl_vio,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_lq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_miss_lq,                   39
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: prefetch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: prefetch_ignored,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: prefetch_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: prefetch_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: prefetch_accept,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,                 3796
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,                 3796
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,                 3711
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                  526
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                  479
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                  115
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_lq,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss_lq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_sl_vio,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_lq,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_miss_lq,                   78
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: prefetch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: prefetch_ignored,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: prefetch_miss,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: prefetch_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: prefetch_accept,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,               796726
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,                13880
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,                 6957
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,                47132
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,                35289
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                50050
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                 8328
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                11582
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                 8686
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                 9647
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                 1952
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                  717
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                10500
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                10500
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                31502
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,                13881
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                51761
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,               796726
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,               284627
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,               600691
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,              6880190
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,              6007142
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,               214703
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,                  104
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                  611
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                  202
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                  559
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                  194
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                  608
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                  567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                  597
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                  211
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                  560
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                  598
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                  556
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                  542
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                  594
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                  584
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                  618
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                  599
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                  598
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                  563
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                  592
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                  589
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                  582
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                  578
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                  578
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                  616
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                  605
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                  627
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                  617
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                  655
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                  574
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                  564
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                  548
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                  565
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                  567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                  581
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                  604
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                  634
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                  571
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                  579
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                  585
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                  627
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                  656
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                  553
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                  614
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                  583
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                  603
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                  601
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                  604
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                  625
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                  582
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                  591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                  577
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                  567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                  607
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                  605
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                  609
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                  576
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                  563
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                  583
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                  563
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                  605
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                  548
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                  593
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                  584
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,                 2075
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,                23724
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,                   59
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,                  352
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,                  442
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,                  442
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,                   35
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                   75
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,                24591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,                24591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,               184881
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,                 2095
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,                 2095
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,               202822
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,                 2573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,                 2573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,                24065
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,                24065
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_3,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_3,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_4,                 5616
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_4,                 5615
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_5,                 5694
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_5,                 5692
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_6,                 5845
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_6,                 5843
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                   75
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_7,                 7347
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_7,                 7341
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                  837
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_8,                  620
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_8,                  619
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_9,                  566
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                  564
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_10,                  460
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                  460
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_11,                  424
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                  424
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_12,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,                26661
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,               180192
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,                24528
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,               614163
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,               511786
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               105583
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                 5049
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                14363
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                14743
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                14760
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                 5550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                16811
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                 2133
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                16286
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                 3212
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                 1869
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                 1472
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 1470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                  711
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                  447
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                  261
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,                10242
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                 9443
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               105583
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,                98494
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,               614163
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: ptw_ppn_af,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,                70320
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,                32324
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,                58946
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,                58946
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_valid,                70320
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_fire,                32324
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_valid,                58946
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_fire,                58946
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,                13477
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,                20192
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,                26151
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                  227
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,                26378
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,                25968
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                  410
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                  688
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,               283580
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,               326044
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,                96907
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,               198994
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,               102390
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,                52475
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                  682
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: recovery_bubbles,                 1350
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                 1346
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access,                 8544
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,                 1192
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,                41063
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,                 2050
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,                  659
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,                15662
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,                15662
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,                 1823
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,                12600
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,                  147
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                 1041
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,                  141
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,                21269
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                  391
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,                45170
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,                45170
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,               283580
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,                15740
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,                15740
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,               326044
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_0,                   91
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_0,                   91
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,                   77
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_1,                  133
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_1,                  133
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,                  110
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_2,                 1924
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_2,                 1924
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,                  593
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_3,                 2071
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_3,                 2064
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,                  590
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_4,                  850
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_4,                  848
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,                  595
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_5,                 1005
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_5,                  988
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,                  670
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,                   39
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_6,                19170
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_6,                19155
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,                12661
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                   69
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_7,                19683
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_7,                19663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,                 9703
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                   84
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_8,                13982
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_8,                13963
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,                12982
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                   89
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_9,                  885
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_9,                  871
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,                  603
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                   88
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_10,                  483
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_10,                  474
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                  402
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                   42
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_11,                  259
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_11,                  258
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                  235
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_12,                   36
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_12,                   36
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                   34
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_13,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_13,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_14,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_14,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_15,                   40
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_15,                   40
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_num,                60823
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,               154874
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,                49846
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,                14986
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,                14986
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,                  481
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,                 3828
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,                 1194
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,                 1194
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,                  122
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                 1005
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,                 4273
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,                 4273
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,               341564
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,                 1301
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,                 1301
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,               330789
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,                 1667
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,                 1671
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,                 3813
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,                 3820
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_5,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_6,                  546
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,                  543
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,                  223
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_7,                 3678
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,                 3654
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                  215
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_8,                 1080
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,                 1076
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,                  793
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_9,                  199
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,                  196
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,                 5552
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,               199756
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,                 4964
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                 5335
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,                   27
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,                 6516
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,                 8470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,                14986
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                 1844
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                 2266
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: inflight_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter0,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                 4567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                 4567
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                 4458
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                  102
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_mshr,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,                62940
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,               157971
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,                30717
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,                15873
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                  159
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,               157972
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,                62492
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,                62489
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,                62940
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,               100910
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,               166439
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,                25480
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,                 2956
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                  452
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                 1143
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                  451
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                 1150
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                  418
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                 5678
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                   61
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                  139
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                  353
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                  426
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                 6649
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,               166440
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,                32327
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,                32324
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,                70320
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                   73
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,                 2052
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,                24419
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,                   31
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,                  148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,                  148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,                24591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,                24591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,               206251
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,                 2095
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,                 2095
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,               191819
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,                 2200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,                24438
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_5,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_6,                11430
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,                11429
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                   33
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                13118
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                13105
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                   97
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                 1109
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                 1109
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                  980
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                  978
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,                26661
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,               180201
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,                24519
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: uncache_load_write_back,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,               797336
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,                80969
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,                 2236
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,                 1754
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,                 1683
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,                 2582
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,                15262
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,                56098
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                21596
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                 6589
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                 5205
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                 6186
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                 4322
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                  104
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                   61
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                15951
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,                80970
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                53218
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                   68
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                 1278
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                 4780
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                 4780
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                 3734
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                   35
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                 1011
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_mshr,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: access15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.superPage_pftlb_sp_storage_fa: refill15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access,                22418
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access,                 4317
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,               204866
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                   75
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                  466
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                   24
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                   52
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                   36
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                   92
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                   60
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                   85
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,                31245
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                   23
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                   83
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,                96419
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,                98059
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,               204292
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,               108142
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                54061
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                  416
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,                18859
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,                41663
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,               153601
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,                40235
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,                10815
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                   69
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,                 5491
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,               199756
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,                 4964
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,                53276
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,               179345
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,                25375
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,                58767
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                  899
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                  596
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                  844
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                  873
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                  238
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                   35
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                 1112
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                   60
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                 2292
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_hits,                25950
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_misses,                 7719
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hits,                25409
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_misses,                  969
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_read_hit_pred_miss,                  248
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_0,                   42
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_0,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_0,                  883
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_1,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_1,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_1,                  555
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_2,                  113
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_2,                   90
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_2,                  903
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_3,                   35
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_3,                   29
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_3,                  815
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_4,                  292
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_4,                  256
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_4,                  485
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_5,                  110
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_5,                   91
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_5,                  485
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_6,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_6,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_6,                  613
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_7,                   43
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_7,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_7,                  733
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_8,                23649
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_8,                23625
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_8,                  838
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_9,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_9,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_9,                  659
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_10,                  150
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_10,                  133
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_10,                  666
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_11,                  110
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_11,                   91
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_11,                  717
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_12,                   94
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_12,                   78
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_12,                  623
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_13,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_13,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_13,                  703
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_14,                  145
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_14,                  130
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_14,                  928
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_15,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_15,                   23
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_15,                  842
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_16,                   45
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_16,                   15
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_16,                  920
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_17,                  216
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_17,                  198
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_17,                  512
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_18,                   79
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_18,                   60
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_18,                  871
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_19,                   61
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_19,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_19,                  608
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_20,                   73
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_20,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_20,                  982
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_21,                   52
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_21,                   34
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_21,                  557
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_22,                   62
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_22,                   47
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_22,                  568
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_23,                   35
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_23,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_23,                  599
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_24,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_24,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_24,                  883
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_25,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_25,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_25,                  462
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_26,                   45
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_26,                   32
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_26,                  531
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_27,                   86
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_27,                   70
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_27,                  502
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_28,                   27
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_28,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_28,                  795
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_29,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_29,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_29,                  475
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_30,                   31
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_30,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_30,                 1262
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_31,                   89
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_31,                   68
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_31,                  759
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               161529
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  302
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                   38
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 1070
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,                 8806
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,                 7041
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  243
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                   68
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,                29797
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   44
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,                29797
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,                26592
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,                26591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,                26563
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  302
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,                 3191
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,                26562
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,                  229
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,                  876
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,                23734
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,                 1421
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,                 2044
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,                  591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,                  715
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,                  187
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,               121435
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,               121435
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,               120839
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,               120828
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,              1587050
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,               170057
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                  325
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                   69
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  294
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               161529
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,                 9512
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                 1516
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               163329
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                   28
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                  151
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                  868
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  135
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                  128
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                  183
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                   97
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,                30289
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                  167
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                   56
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                  566
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                   94
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                   44
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   31
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                   57
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                  161
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                 1802
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                 1060
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                   53
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                 1168
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                 1697
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                  607
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                   66
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   40
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                  527
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,                25968
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                  186
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                  131
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,                29418
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                  261
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                  171
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                  633
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                  861
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,                26151
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                  774
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                  200
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                  131
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,                29975
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,                28623
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                  135
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                  433
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                   36
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                  314
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                29541
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                  396
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                  730
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                   51
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                23698
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  584
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   21
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                23753
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  227
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                  539
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,                29679
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                  240
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                   72
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,                28874
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                  588
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,               170733
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                  972
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                  883
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                   89
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                   36
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                  119
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                  125
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                  138
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                  147
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                   16
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                   92
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                  247
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                  239
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                   12
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                    8
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,                12470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                  257
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,                19319
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                  352
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                20525
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                  319
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,               152407
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                  853
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                 4470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                  119
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,                52314
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,                  928
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                13680
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                  178
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                  128
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                   39
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,               190874
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                  234
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                  571
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,                13847
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                  184
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,                64651
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,                  952
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                 1510
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                  160
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,                64167
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,                 1078
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                  484
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                   34
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,                66161
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,                 1112
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                   66
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                  117
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                  372
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                  372
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                  372
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                  372
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,                 1425
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,                  140
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,                  140
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,                 1579
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,                 1579
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,               283580
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,                 1550
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,                 1413
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,                 1401
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,                  126
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,                  151
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,                  148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,                  394
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,                 1574
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                   52
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,               201637
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                  385
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                  385
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                 2314
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,               204721
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,              4267029
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                 6675
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                 3239
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                 6571
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                  378
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                 6444
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                  356
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                 6838
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                  315
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                 6460
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                  456
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 6404
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                  333
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                 6587
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                  413
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                 6382
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                  528
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                 6685
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                  560
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                12245
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                  463
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                 5673
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                  784
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                 2646
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                  987
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                27591
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                 1627
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                 3755
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                16739
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                 2969
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                 5251
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                 4539
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                53827
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                55565
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,               139656
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                 6676
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,                94155
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,                94264
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                 1233
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                 1233
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                  109
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,                 5240
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,                30697
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                26506
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,              2452349
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                 5058
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                 2699
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                 5120
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                 1390
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,                55639
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                84856
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,     1737822899862113
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                 1018
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                 3099
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                 1271
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                 1906
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                 1018
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                 2036
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                 4960
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,                55785
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,                61011
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,               112914
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,                59893
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,               667892
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                59778
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                59778
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,               787448
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,              1873148
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                26506
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                46674
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,               120539
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                29139
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                26506
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,               430777
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,               486422
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                59673
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                  355
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                 5340
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                  355
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                  355
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                  355
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                  710
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                 1420
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                  409
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,                 5240
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                30783
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,                11522
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,                 9368
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                 5251
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,               313209
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,               327828
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,               456773
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                  402
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                  286
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                  336
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,               160573
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,                12183
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,                29701
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,                  172
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,                  997
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,                  126
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,                  920
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,                   48
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,                   23
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                   48
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,                   11
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,                  709
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                   25
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,               203889
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,                  809
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,                   19
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,                79870
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,                    9
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,               203799
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,                  919
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,                  783
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                   82
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                   82
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                   41
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,               204580
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,                  140
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,               204720
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,                73144
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,                13192
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,                 8912
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,                17533
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,                29890
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,                 3470
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,                39283
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,                 1499
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,                17280
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,                  252
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,                  232
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,                   26
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,               591021
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,                 1755
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,                 1746
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,                  144
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,                  142
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,                  166
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,                  166
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                 1513
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                 1513
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                 1798
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,                12571
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,                 1629
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,                 1437
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                 1555
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,                  345
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                  345
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,                  318
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,                   60
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,                   60
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,                   58
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,                   50
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                    4
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                  130
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,                  153
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,               187008
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,                17053
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,                  441
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,                  198
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,                   17
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,                    2
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                    1
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,                  242
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,               200481
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,                 4202
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,                   37
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,                  123
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,                   20
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,                  970
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,                  132
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,                   10
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                   22
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,                 1007
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,                   13
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,               203520
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,                 1195
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,                    5
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,               204237
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,                  392
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,                   91
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,                    3
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                   18
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                    7
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,               204543
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,                  171
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,                    6
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                  242
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                 3383
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                  246
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                 2948
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                  522
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=              204722] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                 6244
