IP Upgrade report for tmc_firmware
Tue Mar  1 13:02:35 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Mar  1 13:02:35 2016           ;
; Quartus Prime Version        ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                ; tmc_firmware                                ;
; Top-level Entity Name        ; tmc_firmware_top                            ;
; Family                       ; MAX 10                                      ;
+------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                             ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File              ; Generation File Path ; New Source File                   ; Message ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+
; tmc_nios2   ; Qsys           ; 15.1    ; tmc_nios2/synthesis/tmc_nios2.qip ; tmc_nios2.qsys       ; tmc_nios2/synthesis/tmc_nios2.qip ;         ;
+-------------+----------------+---------+-----------------------------------+----------------------+-----------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "tmc_nios2.qsys" to "tmc_nios2.BAK.qsys"
Info (11902): Backing up file "tmc_nios2/synthesis/tmc_nios2.v" to "tmc_nios2.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "tmc_nios2.qsys"
Info: 2016.03.01.13:01:34 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2016.03.01.13:01:34 Info: Finished upgrading the ip cores
Info: 2016.03.01.13:01:44 Info: Saving generation log to /home/tyler/epds/tmc_firmware/tmc_nios2
Info: 2016.03.01.13:01:44 Info: Starting: Create simulation model
Info: 2016.03.01.13:01:44 Info: Loading tmc_firmware
Info: 2016.03.01.13:01:44 Info: Reading input file
Info: 2016.03.01.13:01:44 Info: Adding clk_0 [clock_source 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module clk_0
Info: 2016.03.01.13:01:44 Info: Adding i2c_opencores_0 [i2c_opencores 13.0]
Info: 2016.03.01.13:01:44 Info: Parameterizing module i2c_opencores_0
Info: 2016.03.01.13:01:44 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module jtag_uart_0
Info: 2016.03.01.13:01:44 Info: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module nios2_gen2_0
Info: 2016.03.01.13:01:44 Info: Adding onchip_flash_0 [altera_onchip_flash 15.1.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module onchip_flash_0
Info: 2016.03.01.13:01:44 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module onchip_memory2_0
Info: 2016.03.01.13:01:44 Info: Adding pio_0 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module pio_0
Info: 2016.03.01.13:01:44 Info: Adding pio_1 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module pio_1
Info: 2016.03.01.13:01:44 Info: Adding rx_char [altera_avalon_pio 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module rx_char
Info: 2016.03.01.13:01:44 Info: Adding rx_fifo_empty [altera_avalon_pio 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_empty
Info: 2016.03.01.13:01:44 Info: Adding rx_fifo_read [altera_avalon_pio 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module rx_fifo_read
Info: 2016.03.01.13:01:44 Info: Adding spi_0 [altera_avalon_spi 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module spi_0
Info: 2016.03.01.13:01:44 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module sysid_qsys_0
Info: 2016.03.01.13:01:44 Info: Adding timer_0 [altera_avalon_timer 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module timer_0
Info: 2016.03.01.13:01:44 Info: Adding uart_0 [altera_avalon_uart 15.1]
Info: 2016.03.01.13:01:44 Info: Parameterizing module uart_0
Info: 2016.03.01.13:01:44 Info: Building connections
Info: 2016.03.01.13:01:44 Info: Parameterizing connections
Info: 2016.03.01.13:01:44 Info: Validating
Info: 2016.03.01.13:01:44 Info: Done reading input file
Info: 2016.03.01.13:01:45 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:01:45 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:01:45 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.03.01.13:01:45 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2016.03.01.13:01:45 Info: tmc_nios2: Generating tmc_nios2 "tmc_nios2" for SIM_VERILOG
Warning: 2016.03.01.13:01:50 Warning: tmc_nios2: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: 2016.03.01.13:01:50 Warning: tmc_nios2: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: 2016.03.01.13:01:51 Info: i2c_opencores_0: "tmc_nios2" instantiated i2c_opencores "i2c_opencores_0"
Info: 2016.03.01.13:01:51 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: 2016.03.01.13:01:51 Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen//tmc_nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0002_jtag_uart_0_gen
Info: 2016.03.01.13:01:52 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: 2016.03.01.13:01:52 Info: jtag_uart_0: "tmc_nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2016.03.01.13:01:52 Info: nios2_gen2_0: "tmc_nios2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2016.03.01.13:01:52 Info: onchip_flash_0: "tmc_nios2" instantiated altera_onchip_flash "onchip_flash_0"
Info: 2016.03.01.13:01:52 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: 2016.03.01.13:01:52 Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen//tmc_nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0004_onchip_memory2_0_gen
Info: 2016.03.01.13:01:52 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: 2016.03.01.13:01:52 Info: onchip_memory2_0: "tmc_nios2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2016.03.01.13:01:52 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'
Info: 2016.03.01.13:01:52 Info: pio_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen//tmc_nios2_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0005_pio_0_gen
Info: 2016.03.01.13:01:52 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'
Info: 2016.03.01.13:01:52 Info: pio_0: "tmc_nios2" instantiated altera_avalon_pio "pio_0"
Info: 2016.03.01.13:01:52 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'
Info: 2016.03.01.13:01:52 Info: pio_1:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen//tmc_nios2_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0006_pio_1_gen
Info: 2016.03.01.13:01:53 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'
Info: 2016.03.01.13:01:53 Info: pio_1: "tmc_nios2" instantiated altera_avalon_pio "pio_1"
Info: 2016.03.01.13:01:53 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'
Info: 2016.03.01.13:01:53 Info: rx_fifo_empty:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen//tmc_nios2_rx_fifo_empty_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0007_rx_fifo_empty_gen
Info: 2016.03.01.13:01:53 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'
Info: 2016.03.01.13:01:53 Info: rx_fifo_empty: "tmc_nios2" instantiated altera_avalon_pio "rx_fifo_empty"
Info: 2016.03.01.13:01:53 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'
Info: 2016.03.01.13:01:53 Info: rx_fifo_read:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen//tmc_nios2_rx_fifo_read_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0008_rx_fifo_read_gen
Info: 2016.03.01.13:01:53 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'
Info: 2016.03.01.13:01:53 Info: rx_fifo_read: "tmc_nios2" instantiated altera_avalon_pio "rx_fifo_read"
Info: 2016.03.01.13:01:53 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'
Info: 2016.03.01.13:01:53 Info: spi_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen//tmc_nios2_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0009_spi_0_gen
Info: 2016.03.01.13:01:53 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'
Info: 2016.03.01.13:01:53 Info: spi_0: "tmc_nios2" instantiated altera_avalon_spi "spi_0"
Info: 2016.03.01.13:01:53 Info: sysid_qsys_0: Generating Verilog simulation model
Warning: 2016.03.01.13:02:07 Warning: Parallel compilation is not licensed and has been disabled
Info: 2016.03.01.13:02:07 Info: sysid_qsys_0: Generated simulation model tmc_nios2_sysid_qsys_0.vo
Info: 2016.03.01.13:02:07 Info: sysid_qsys_0: "tmc_nios2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2016.03.01.13:02:07 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'
Info: 2016.03.01.13:02:07 Info: timer_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen//tmc_nios2_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0013_timer_0_gen
Info: 2016.03.01.13:02:07 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'
Info: 2016.03.01.13:02:07 Info: timer_0: "tmc_nios2" instantiated altera_avalon_timer "timer_0"
Info: 2016.03.01.13:02:07 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'
Info: 2016.03.01.13:02:07 Info: uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen//tmc_nios2_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0014_uart_0_gen
Info: 2016.03.01.13:02:07 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'
Info: 2016.03.01.13:02:07 Info: uart_0: "tmc_nios2" instantiated altera_avalon_uart "uart_0"
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:09 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:10 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:10 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:11 Info: mm_interconnect_0: "tmc_nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2016.03.01.13:02:11 Info: irq_mapper: "tmc_nios2" instantiated altera_irq_mapper "irq_mapper"
Info: 2016.03.01.13:02:11 Info: rst_controller: "tmc_nios2" instantiated altera_reset_controller "rst_controller"
Info: 2016.03.01.13:02:11 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: 2016.03.01.13:02:11 Info: cpu:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen//tmc_nios2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*) Starting Nios II generation
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Checking for plaintext license.
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Plaintext license not found.
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   No license required to generate encrypted Nios II
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Elaborating CPU configuration settings
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:12 (*)   Creating all objects for CPU
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating '/tmp/alt6861_8023470656859841146.dir/0017_cpu_gen/
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Generating RTL from CPU objects
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:13 (*)   Creating plain-text RTL
Info: 2016.03.01.13:02:14 Info: cpu: # 2016.03.01 13:02:14 (*) Done Nios II generation
Info: 2016.03.01.13:02:14 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: 2016.03.01.13:02:14 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2016.03.01.13:02:14 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2016.03.01.13:02:14 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2016.03.01.13:02:14 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2016.03.01.13:02:14 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2016.03.01.13:02:14 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2016.03.01.13:02:14 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2016.03.01.13:02:15 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.03.01.13:02:15 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2016.03.01.13:02:15 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.03.01.13:02:15 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules
Info: 2016.03.01.13:02:15 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.03.01.13:02:15 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2016.03.01.13:02:15 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.03.01.13:02:15 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules
Info: 2016.03.01.13:02:16 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2016.03.01.13:02:16 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/simulation/submodules
Info: 2016.03.01.13:02:16 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2016.03.01.13:02:16 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2016.03.01.13:02:16 Info: tmc_nios2: Done "tmc_nios2" with 37 modules, 64 files
Info: 2016.03.01.13:02:16 Info: qsys-generate succeeded.
Info: 2016.03.01.13:02:16 Info: Finished: Create simulation model
Info: 2016.03.01.13:02:16 Info: Starting: Create Modelsim Project.
Info: 2016.03.01.13:02:16 Info: sim-script-gen --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info: Doing: ip-make-simscript --spd=/home/tyler/epds/tmc_firmware/tmc_nios2/tmc_nios2.spd --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info:     mentor
Info: 2016.03.01.13:02:16 Info: Generating the following file(s) for VCS simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info:     synopsys/vcs
Info: 2016.03.01.13:02:16 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info:     synopsys/vcsmx
Info: 2016.03.01.13:02:16 Info:     synopsys/vcsmx
Info: 2016.03.01.13:02:16 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info:     cadence
Info: 2016.03.01.13:02:16 Info:     cadence
Info: 2016.03.01.13:02:16 Info:     cadence
Info: 2016.03.01.13:02:16 Info:     36 .cds.lib files in cadence/cds_libs
Info: 2016.03.01.13:02:16 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info:     aldec
Info: 2016.03.01.13:02:16 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/epds/tmc_firmware/tmc_nios2/simulation
Info: 2016.03.01.13:02:16 Info: Finished: Create Modelsim Project.
Info: 2016.03.01.13:02:16 Info: Starting: Create block symbol file (.bsf)
Info: 2016.03.01.13:02:16 Info: Loading tmc_firmware
Info: 2016.03.01.13:02:16 Info: Reading input file
Info: 2016.03.01.13:02:16 Info: Adding clk_0 [clock_source 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module clk_0
Info: 2016.03.01.13:02:16 Info: Adding i2c_opencores_0 [i2c_opencores 13.0]
Info: 2016.03.01.13:02:16 Info: Parameterizing module i2c_opencores_0
Info: 2016.03.01.13:02:16 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module jtag_uart_0
Info: 2016.03.01.13:02:16 Info: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module nios2_gen2_0
Info: 2016.03.01.13:02:16 Info: Adding onchip_flash_0 [altera_onchip_flash 15.1.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module onchip_flash_0
Info: 2016.03.01.13:02:16 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module onchip_memory2_0
Info: 2016.03.01.13:02:16 Info: Adding pio_0 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module pio_0
Info: 2016.03.01.13:02:16 Info: Adding pio_1 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module pio_1
Info: 2016.03.01.13:02:16 Info: Adding rx_char [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module rx_char
Info: 2016.03.01.13:02:16 Info: Adding rx_fifo_empty [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_empty
Info: 2016.03.01.13:02:16 Info: Adding rx_fifo_read [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module rx_fifo_read
Info: 2016.03.01.13:02:16 Info: Adding spi_0 [altera_avalon_spi 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module spi_0
Info: 2016.03.01.13:02:16 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module sysid_qsys_0
Info: 2016.03.01.13:02:16 Info: Adding timer_0 [altera_avalon_timer 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module timer_0
Info: 2016.03.01.13:02:16 Info: Adding uart_0 [altera_avalon_uart 15.1]
Info: 2016.03.01.13:02:16 Info: Parameterizing module uart_0
Info: 2016.03.01.13:02:16 Info: Building connections
Info: 2016.03.01.13:02:16 Info: Parameterizing connections
Info: 2016.03.01.13:02:16 Info: Validating
Info: 2016.03.01.13:02:17 Info: Done reading input file
Info: 2016.03.01.13:02:17 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:17 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:17 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.03.01.13:02:17 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2016.03.01.13:02:18 Info: qsys-generate succeeded.
Info: 2016.03.01.13:02:18 Info: Finished: Create block symbol file (.bsf)
Info: 2016.03.01.13:02:18 Info:
Info: 2016.03.01.13:02:18 Info: Starting: Create HDL design files for synthesis
Info: 2016.03.01.13:02:18 Info: Loading tmc_firmware
Info: 2016.03.01.13:02:18 Info: Reading input file
Info: 2016.03.01.13:02:18 Info: Adding clk_0 [clock_source 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module clk_0
Info: 2016.03.01.13:02:18 Info: Adding i2c_opencores_0 [i2c_opencores 13.0]
Info: 2016.03.01.13:02:18 Info: Parameterizing module i2c_opencores_0
Info: 2016.03.01.13:02:18 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module jtag_uart_0
Info: 2016.03.01.13:02:18 Info: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module nios2_gen2_0
Info: 2016.03.01.13:02:18 Info: Adding onchip_flash_0 [altera_onchip_flash 15.1.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module onchip_flash_0
Info: 2016.03.01.13:02:18 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module onchip_memory2_0
Info: 2016.03.01.13:02:18 Info: Adding pio_0 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module pio_0
Info: 2016.03.01.13:02:18 Info: Adding pio_1 [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module pio_1
Info: 2016.03.01.13:02:18 Info: Adding rx_char [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module rx_char
Info: 2016.03.01.13:02:18 Info: Adding rx_fifo_empty [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_empty
Info: 2016.03.01.13:02:18 Info: Adding rx_fifo_read [altera_avalon_pio 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module rx_fifo_read
Info: 2016.03.01.13:02:18 Info: Adding spi_0 [altera_avalon_spi 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module spi_0
Info: 2016.03.01.13:02:18 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module sysid_qsys_0
Info: 2016.03.01.13:02:18 Info: Adding timer_0 [altera_avalon_timer 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module timer_0
Info: 2016.03.01.13:02:18 Info: Adding uart_0 [altera_avalon_uart 15.1]
Info: 2016.03.01.13:02:18 Info: Parameterizing module uart_0
Info: 2016.03.01.13:02:18 Info: Building connections
Info: 2016.03.01.13:02:18 Info: Parameterizing connections
Info: 2016.03.01.13:02:18 Info: Validating
Info: 2016.03.01.13:02:18 Info: Done reading input file
Info: 2016.03.01.13:02:18 Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:18 Info: tmc_nios2.rx_char: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:18 Info: tmc_nios2.rx_fifo_empty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2016.03.01.13:02:18 Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2016.03.01.13:02:19 Info: tmc_nios2: Generating tmc_nios2 "tmc_nios2" for QUARTUS_SYNTH
Warning: 2016.03.01.13:02:22 Warning: tmc_nios2: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: 2016.03.01.13:02:22 Warning: tmc_nios2: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: 2016.03.01.13:02:24 Info: i2c_opencores_0: "tmc_nios2" instantiated i2c_opencores "i2c_opencores_0"
Info: 2016.03.01.13:02:24 Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: 2016.03.01.13:02:24 Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0037_jtag_uart_0_gen/
Info: 2016.03.01.13:02:24 Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: 2016.03.01.13:02:24 Info: jtag_uart_0: "tmc_nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2016.03.01.13:02:24 Info: nios2_gen2_0: "tmc_nios2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2016.03.01.13:02:24 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: 2016.03.01.13:02:24 Info: onchip_flash_0: "tmc_nios2" instantiated altera_onchip_flash "onchip_flash_0"
Info: 2016.03.01.13:02:24 Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: 2016.03.01.13:02:24 Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0039_onchip_memory2_0_gen/
Info: 2016.03.01.13:02:24 Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: 2016.03.01.13:02:24 Info: onchip_memory2_0: "tmc_nios2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2016.03.01.13:02:24 Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'
2016.03.01.13:02:24 Info: pio_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0040_pio_0_gen/
Info: 2016.03.01.13:02:24 Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'
Info: 2016.03.01.13:02:24 Info: pio_0: "tmc_nios2" instantiated altera_avalon_pio "pio_0"
Info: 2016.03.01.13:02:25 Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'
Info: 2016.03.01.13:02:25 Info: pio_1:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0041_pio_1_gen/
Info: 2016.03.01.13:02:25 Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'
2016.03.01.13:02:25 Info: pio_1: "tmc_nios2" instantiated altera_avalon_pio "pio_1"
Info: 2016.03.01.13:02:25 Info: rx_fifo_empty: Starting RTL generation for module 'tmc_nios2_rx_fifo_empty'
Info: 2016.03.01.13:02:25 Info: rx_fifo_empty:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_empty --dir=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0042_rx_fifo_empty_gen/
Info: 2016.03.01.13:02:25 Info: rx_fifo_empty: Done RTL generation for module 'tmc_nios2_rx_fifo_empty'
Info: 2016.03.01.13:02:25 Info: rx_fifo_empty: "tmc_nios2" instantiated altera_avalon_pio "rx_fifo_empty"
Info: 2016.03.01.13:02:26 Info: rx_fifo_read: Starting RTL generation for module 'tmc_nios2_rx_fifo_read'
Info: 2016.03.01.13:02:26 Info: rx_fifo_read:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_rx_fifo_read --dir=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0043_rx_fifo_read_gen/
Info: 2016.03.01.13:02:26 Info: rx_fifo_read: Done RTL generation for module 'tmc_nios2_rx_fifo_read'
Info: 2016.03.01.13:02:26 Info: rx_fifo_read: "tmc_nios2" instantiated altera_avalon_pio "rx_fifo_read"
Info: 2016.03.01.13:02:26 Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'
Info: 2016.03.01.13:02:26 Info: spi_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0044_spi_0_gen/
Info: 2016.03.01.13:02:26 Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'
Info: 2016.03.01.13:02:26 Info: spi_0: "tmc_nios2" instantiated altera_avalon_spi "spi_0"
Info: 2016.03.01.13:02:26 Info: sysid_qsys_0: "tmc_nios2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2016.03.01.13:02:26 Info: timer_0: Starting RTL generation for module 'tmc_nios2_timer_0'
Info: 2016.03.01.13:02:26 Info: timer_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=tmc_nios2_timer_0 --dir=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0046_timer_0_gen/
Info: 2016.03.01.13:02:26 Info: timer_0: Done RTL generation for module 'tmc_nios2_timer_0'
Info: 2016.03.01.13:02:26 Info: timer_0: "tmc_nios2" instantiated altera_avalon_timer "timer_0"
Info: 2016.03.01.13:02:27 Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'
Info: 2016.03.01.13:02:27 Info: uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6861_8023470656859841146.dir/0047_uart_0_gen/
Info: 2016.03.01.13:02:27 Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'
Info: 2016.03.01.13:02:27 Info: uart_0: "tmc_nios2" instantiated altera_avalon_uart "uart_0"
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:28 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:29 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2016.03.01.13:02:30 Info: mm_interconnect_0: "tmc_nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2016.03.01.13:02:30 Info: irq_mapper: "tmc_nios2" instantiated altera_irq_mapper "irq_mapper"
Info: 2016.03.01.13:02:30 Info: rst_controller: "tmc_nios2" instantiated altera_reset_controller "rst_controller"
Info: 2016.03.01.13:02:30 Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: 2016.03.01.13:02:30 Info: cpu:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6861_8023470656859841146.dir/0050_cpu_gen/
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*) Starting Nios II generation
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:30 (*)   Checking for plaintext license.
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Plaintext license not found.
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   No license required to generate encrypted Nios II
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Elaborating CPU configuration settings
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:31 (*)   Creating all objects for CPU
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Generating RTL from CPU objects
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:32 (*)   Creating plain-text RTL
Info: 2016.03.01.13:02:34 Info: cpu: # 2016.03.01 13:02:34 (*) Done Nios II generation
Info: 2016.03.01.13:02:34 Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: 2016.03.01.13:02:34 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2016.03.01.13:02:34 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2016.03.01.13:02:34 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2016.03.01.13:02:34 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2016.03.01.13:02:34 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2016.03.01.13:02:34 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2016.03.01.13:02:34 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2016.03.01.13:02:34 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2016.03.01.13:02:34 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2016.03.01.13:02:34 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2016.03.01.13:02:34 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules
Info: 2016.03.01.13:02:34 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2016.03.01.13:02:34 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2016.03.01.13:02:34 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2016.03.01.13:02:34 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules
Info: 2016.03.01.13:02:35 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2016.03.01.13:02:35 Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules
Info: 2016.03.01.13:02:35 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2016.03.01.13:02:35 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2016.03.01.13:02:35 Info: tmc_nios2: Done "tmc_nios2" with 37 modules, 58 files
Info: 2016.03.01.13:02:35 Info: qsys-generate succeeded.
Info: 2016.03.01.13:02:35 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "tmc_nios2.qsys"
Info (23030): Evaluation of Tcl script /home/tyler/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1272 megabytes
    Info: Processing ended: Tue Mar  1 13:02:35 2016
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:03:12


