<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p717" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_717{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_717{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_717{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_717{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_717{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_717{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_717{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t8_717{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_717{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_717{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_717{left:70px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_717{left:70px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#td_717{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#te_717{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_717{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_717{left:70px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#th_717{left:70px;bottom:812px;letter-spacing:0.13px;}
#ti_717{left:152px;bottom:812px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_717{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tk_717{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_717{left:70px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_717{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_717{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_717{left:70px;bottom:687px;}
#tp_717{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_717{left:70px;bottom:664px;}
#tr_717{left:96px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_717{left:70px;bottom:641px;}
#tt_717{left:96px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_717{left:70px;bottom:618px;}
#tv_717{left:96px;bottom:622px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tw_717{left:96px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_717{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_717{left:70px;bottom:554px;}
#tz_717{left:96px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_717{left:96px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_717{left:70px;bottom:514px;}
#t12_717{left:96px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_717{left:70px;bottom:491px;}
#t14_717{left:96px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_717{left:70px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_717{left:70px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_717{left:70px;bottom:437px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t18_717{left:70px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t19_717{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1a_717{left:224px;bottom:402px;}
#t1b_717{left:239px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t1c_717{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_717{left:70px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1e_717{left:70px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_717{left:70px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_717{left:70px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1h_717{left:70px;bottom:287px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_717{left:70px;bottom:237px;letter-spacing:-0.09px;}
#t1j_717{left:156px;bottom:237px;letter-spacing:-0.1px;}
#t1k_717{left:70px;bottom:213px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1l_717{left:70px;bottom:196px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_717{left:70px;bottom:170px;}
#t1n_717{left:96px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_717{left:96px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t1p_717{left:96px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1q_717{left:96px;bottom:123px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_717{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_717{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_717{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_717{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_717{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_717{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_717{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts717" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg717Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg717" style="-webkit-user-select: none;"><object width="935" height="1210" data="717/717.svg" type="image/svg+xml" id="pdf717" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_717" class="t s1_717">Vol. 3B </span><span id="t2_717" class="t s1_717">20-3 </span>
<span id="t3_717" class="t s2_717">PERFORMANCE MONITORING </span>
<span id="t4_717" class="t s3_717">7700 and newer processors based on Intel Core microarchitecture support both the base level functionality and </span>
<span id="t5_717" class="t s3_717">enhanced architectural performance monitoring identified by version ID of 2. </span>
<span id="t6_717" class="t s3_717">45 nm and 32 nm Intel Atom processors and Intel Atom processors based on the Silvermont microarchitecture </span>
<span id="t7_717" class="t s3_717">support the functionality provided by versionID 1, 2, and 3; CPUID.0AH:EAX[7:0] reports versionID = 3 to indicate </span>
<span id="t8_717" class="t s3_717">the aggregate of architectural performance monitoring capabilities. Intel Atom processors based on the Airmont </span>
<span id="t9_717" class="t s3_717">microarchitecture support the same performance monitoring capabilities as those based on the Silvermont </span>
<span id="ta_717" class="t s3_717">microarchitecture. Intel Atom processors based on the Goldmont and Goldmont Plus microarchitectures support </span>
<span id="tb_717" class="t s3_717">versionID 4. Intel Atom processors starting with processors based on the Tremont microarchitecture support </span>
<span id="tc_717" class="t s3_717">versionID 5. </span>
<span id="td_717" class="t s3_717">Intel Core processors and related Intel Xeon processor families based on the Nehalem through Broadwell microar- </span>
<span id="te_717" class="t s3_717">chitectures support version ID 3. Intel processors based on the Skylake through Coffee Lake microarchitectures </span>
<span id="tf_717" class="t s3_717">support versionID 4. Intel processors starting with processors based on the Ice Lake microarchitecture support </span>
<span id="tg_717" class="t s3_717">versionID 5. </span>
<span id="th_717" class="t s4_717">20.2.1 </span><span id="ti_717" class="t s4_717">Architectural Performance Monitoring Version 1 </span>
<span id="tj_717" class="t s3_717">Configuring an architectural performance monitoring event involves programming performance event select regis- </span>
<span id="tk_717" class="t s3_717">ters. There are a finite number of performance event select MSRs (IA32_PERFEVTSELx MSRs). The result of a </span>
<span id="tl_717" class="t s3_717">performance monitoring event is reported in a performance monitoring counter (IA32_PMCx MSR). Performance </span>
<span id="tm_717" class="t s3_717">monitoring counters are paired with performance monitoring select registers. </span>
<span id="tn_717" class="t s3_717">Performance monitoring select registers and counters are architectural in the following respects: </span>
<span id="to_717" class="t s5_717">• </span><span id="tp_717" class="t s3_717">Bit field layout of IA32_PERFEVTSELx is consistent across microarchitectures. </span>
<span id="tq_717" class="t s5_717">• </span><span id="tr_717" class="t s3_717">Addresses of IA32_PERFEVTSELx MSRs remain the same across microarchitectures. </span>
<span id="ts_717" class="t s5_717">• </span><span id="tt_717" class="t s3_717">Addresses of IA32_PMC MSRs remain the same across microarchitectures. </span>
<span id="tu_717" class="t s5_717">• </span><span id="tv_717" class="t s3_717">Each logical processor has its own set of IA32_PERFEVTSELx and IA32_PMCx MSRs. Configuration facilities and </span>
<span id="tw_717" class="t s3_717">counters are not shared between logical processors sharing a processor core. </span>
<span id="tx_717" class="t s3_717">Architectural performance monitoring provides a CPUID mechanism for enumerating the following information: </span>
<span id="ty_717" class="t s5_717">• </span><span id="tz_717" class="t s3_717">Number of performance monitoring counters available to software in a logical processor (each IA32_PERFE- </span>
<span id="t10_717" class="t s3_717">VTSELx MSR is paired to the corresponding IA32_PMCx MSR). </span>
<span id="t11_717" class="t s5_717">• </span><span id="t12_717" class="t s3_717">Number of bits supported in each IA32_PMCx. </span>
<span id="t13_717" class="t s5_717">• </span><span id="t14_717" class="t s3_717">Number of architectural performance monitoring events supported in a logical processor. </span>
<span id="t15_717" class="t s3_717">Software can use CPUID to discover architectural performance monitoring availability (CPUID.0AH). The architec- </span>
<span id="t16_717" class="t s3_717">tural performance monitoring leaf provides an identifier corresponding to the version number of architectural </span>
<span id="t17_717" class="t s3_717">performance monitoring available in the processor. </span>
<span id="t18_717" class="t s3_717">The version identifier is retrieved by querying CPUID.0AH:EAX[bits 7:0] (see Chapter 3, “Instruction Set Refer- </span>
<span id="t19_717" class="t s3_717">ence, A-L,” in the Intel </span>
<span id="t1a_717" class="t s6_717">® </span>
<span id="t1b_717" class="t s3_717">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A). If the version iden- </span>
<span id="t1c_717" class="t s3_717">tifier is greater than zero, architectural performance monitoring capability is supported. Software queries the </span>
<span id="t1d_717" class="t s3_717">CPUID.0AH for the version identifier first; it then analyzes the value returned in CPUID.0AH.EAX, CPUID.0AH.EBX </span>
<span id="t1e_717" class="t s3_717">to determine the facilities available. </span>
<span id="t1f_717" class="t s3_717">In the initial implementation of architectural performance monitoring; software can determine how many </span>
<span id="t1g_717" class="t s3_717">IA32_PERFEVTSELx/ IA32_PMCx MSR pairs are supported per core, the bit-width of PMC, and the number of archi- </span>
<span id="t1h_717" class="t s3_717">tectural performance monitoring events available. </span>
<span id="t1i_717" class="t s7_717">20.2.1.1 </span><span id="t1j_717" class="t s7_717">Architectural Performance Monitoring Version 1 Facilities </span>
<span id="t1k_717" class="t s3_717">Architectural performance monitoring facilities include a set of performance monitoring counters and performance </span>
<span id="t1l_717" class="t s3_717">event select registers. These MSRs have the following properties: </span>
<span id="t1m_717" class="t s5_717">• </span><span id="t1n_717" class="t s3_717">IA32_PMCx MSRs start at address 0C1H and occupy a contiguous block of MSR address space; the number of </span>
<span id="t1o_717" class="t s3_717">MSRs per logical processor is reported using CPUID.0AH:EAX[15:8]. Note that this may vary from the number </span>
<span id="t1p_717" class="t s3_717">of physical counters present on the hardware, because an agent running at a higher privilege level (e.g., a </span>
<span id="t1q_717" class="t s3_717">VMM) may not expose all counters. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
