-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI4FullDuplexMuxModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI4FullDuplexMuxModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		iLeft0_R_AR_ARID : in unsigned (7 downto 0);
		iLeft0_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft0_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft0_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft0_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft0_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft0_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft0_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft0_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft0_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft0_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft0_R_AR_ARVALID : in std_logic;
		iLeft0_R_R_RREADY : in std_logic;
		iLeft0_W_AW_AWID : in unsigned (7 downto 0);
		iLeft0_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft0_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft0_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft0_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft0_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft0_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft0_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft0_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft0_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft0_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft0_W_AW_AWVALID : in std_logic;
		iLeft0_W_W_WID : in unsigned (7 downto 0);
		iLeft0_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft0_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft0_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft0_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft0_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft0_W_W_WLAST : in std_logic;
		iLeft0_W_W_WUSER : in unsigned (7 downto 0);
		iLeft0_W_W_WVALID : in std_logic;
		iLeft0_W_B_BREADY : in std_logic;
		iLeft1_R_AR_ARID : in unsigned (7 downto 0);
		iLeft1_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft1_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft1_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft1_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft1_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft1_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft1_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft1_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft1_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft1_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft1_R_AR_ARVALID : in std_logic;
		iLeft1_R_R_RREADY : in std_logic;
		iLeft1_W_AW_AWID : in unsigned (7 downto 0);
		iLeft1_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft1_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft1_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft1_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft1_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft1_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft1_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft1_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft1_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft1_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft1_W_AW_AWVALID : in std_logic;
		iLeft1_W_W_WID : in unsigned (7 downto 0);
		iLeft1_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft1_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft1_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft1_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft1_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft1_W_W_WLAST : in std_logic;
		iLeft1_W_W_WUSER : in unsigned (7 downto 0);
		iLeft1_W_W_WVALID : in std_logic;
		iLeft1_W_B_BREADY : in std_logic;
		iLeft2_R_AR_ARID : in unsigned (7 downto 0);
		iLeft2_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft2_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft2_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft2_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft2_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft2_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft2_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft2_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft2_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft2_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft2_R_AR_ARVALID : in std_logic;
		iLeft2_R_R_RREADY : in std_logic;
		iLeft2_W_AW_AWID : in unsigned (7 downto 0);
		iLeft2_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft2_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft2_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft2_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft2_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft2_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft2_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft2_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft2_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft2_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft2_W_AW_AWVALID : in std_logic;
		iLeft2_W_W_WID : in unsigned (7 downto 0);
		iLeft2_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft2_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft2_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft2_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft2_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft2_W_W_WLAST : in std_logic;
		iLeft2_W_W_WUSER : in unsigned (7 downto 0);
		iLeft2_W_W_WVALID : in std_logic;
		iLeft2_W_B_BREADY : in std_logic;
		iLeft3_R_AR_ARID : in unsigned (7 downto 0);
		iLeft3_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft3_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft3_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft3_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft3_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft3_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft3_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft3_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft3_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft3_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft3_R_AR_ARVALID : in std_logic;
		iLeft3_R_R_RREADY : in std_logic;
		iLeft3_W_AW_AWID : in unsigned (7 downto 0);
		iLeft3_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft3_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft3_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft3_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft3_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft3_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft3_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft3_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft3_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft3_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft3_W_AW_AWVALID : in std_logic;
		iLeft3_W_W_WID : in unsigned (7 downto 0);
		iLeft3_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft3_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft3_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft3_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft3_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft3_W_W_WLAST : in std_logic;
		iLeft3_W_W_WUSER : in unsigned (7 downto 0);
		iLeft3_W_W_WVALID : in std_logic;
		iLeft3_W_B_BREADY : in std_logic;
		iLeft4_R_AR_ARID : in unsigned (7 downto 0);
		iLeft4_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft4_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft4_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft4_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft4_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft4_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft4_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft4_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft4_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft4_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft4_R_AR_ARVALID : in std_logic;
		iLeft4_R_R_RREADY : in std_logic;
		iLeft4_W_AW_AWID : in unsigned (7 downto 0);
		iLeft4_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft4_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft4_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft4_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft4_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft4_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft4_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft4_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft4_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft4_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft4_W_AW_AWVALID : in std_logic;
		iLeft4_W_W_WID : in unsigned (7 downto 0);
		iLeft4_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft4_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft4_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft4_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft4_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft4_W_W_WLAST : in std_logic;
		iLeft4_W_W_WUSER : in unsigned (7 downto 0);
		iLeft4_W_W_WVALID : in std_logic;
		iLeft4_W_B_BREADY : in std_logic;
		iLeft5_R_AR_ARID : in unsigned (7 downto 0);
		iLeft5_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft5_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft5_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft5_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft5_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft5_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft5_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft5_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft5_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft5_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft5_R_AR_ARVALID : in std_logic;
		iLeft5_R_R_RREADY : in std_logic;
		iLeft5_W_AW_AWID : in unsigned (7 downto 0);
		iLeft5_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft5_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft5_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft5_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft5_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft5_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft5_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft5_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft5_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft5_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft5_W_AW_AWVALID : in std_logic;
		iLeft5_W_W_WID : in unsigned (7 downto 0);
		iLeft5_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft5_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft5_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft5_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft5_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft5_W_W_WLAST : in std_logic;
		iLeft5_W_W_WUSER : in unsigned (7 downto 0);
		iLeft5_W_W_WVALID : in std_logic;
		iLeft5_W_B_BREADY : in std_logic;
		iLeft6_R_AR_ARID : in unsigned (7 downto 0);
		iLeft6_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft6_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft6_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft6_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft6_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft6_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft6_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft6_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft6_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft6_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft6_R_AR_ARVALID : in std_logic;
		iLeft6_R_R_RREADY : in std_logic;
		iLeft6_W_AW_AWID : in unsigned (7 downto 0);
		iLeft6_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft6_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft6_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft6_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft6_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft6_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft6_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft6_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft6_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft6_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft6_W_AW_AWVALID : in std_logic;
		iLeft6_W_W_WID : in unsigned (7 downto 0);
		iLeft6_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft6_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft6_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft6_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft6_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft6_W_W_WLAST : in std_logic;
		iLeft6_W_W_WUSER : in unsigned (7 downto 0);
		iLeft6_W_W_WVALID : in std_logic;
		iLeft6_W_B_BREADY : in std_logic;
		iLeft7_R_AR_ARID : in unsigned (7 downto 0);
		iLeft7_R_AR_ARADDR : in unsigned (31 downto 0);
		iLeft7_R_AR_ARLEN : in unsigned (7 downto 0);
		iLeft7_R_AR_ARSIZE : in unsigned (2 downto 0);
		iLeft7_R_AR_ARBURST : in unsigned (1 downto 0);
		iLeft7_R_AR_ARLOCK : in unsigned (1 downto 0);
		iLeft7_R_AR_ARCACHE : in unsigned (3 downto 0);
		iLeft7_R_AR_ARPROT : in unsigned (2 downto 0);
		iLeft7_R_AR_ARQOS : in unsigned (3 downto 0);
		iLeft7_R_AR_ARREGION : in unsigned (7 downto 0);
		iLeft7_R_AR_ARUSER : in unsigned (7 downto 0);
		iLeft7_R_AR_ARVALID : in std_logic;
		iLeft7_R_R_RREADY : in std_logic;
		iLeft7_W_AW_AWID : in unsigned (7 downto 0);
		iLeft7_W_AW_AWADDR : in unsigned (31 downto 0);
		iLeft7_W_AW_AWLEN : in unsigned (7 downto 0);
		iLeft7_W_AW_AWSIZE : in unsigned (2 downto 0);
		iLeft7_W_AW_AWBURST : in unsigned (1 downto 0);
		iLeft7_W_AW_AWLOCK : in unsigned (1 downto 0);
		iLeft7_W_AW_AWCACHE : in unsigned (3 downto 0);
		iLeft7_W_AW_AWPROT : in unsigned (2 downto 0);
		iLeft7_W_AW_AWQOS : in unsigned (3 downto 0);
		iLeft7_W_AW_AWREGION : in unsigned (7 downto 0);
		iLeft7_W_AW_AWUSER : in unsigned (7 downto 0);
		iLeft7_W_AW_AWVALID : in std_logic;
		iLeft7_W_W_WID : in unsigned (7 downto 0);
		iLeft7_W_W_WDATA0 : in unsigned (7 downto 0);
		iLeft7_W_W_WDATA1 : in unsigned (7 downto 0);
		iLeft7_W_W_WDATA2 : in unsigned (7 downto 0);
		iLeft7_W_W_WDATA3 : in unsigned (7 downto 0);
		iLeft7_W_W_WSTRB : in unsigned (3 downto 0);
		iLeft7_W_W_WLAST : in std_logic;
		iLeft7_W_W_WUSER : in unsigned (7 downto 0);
		iLeft7_W_W_WVALID : in std_logic;
		iLeft7_W_B_BREADY : in std_logic;
		iLeftAddr : in unsigned (2 downto 0);
		iLeftAddrValid : in std_logic;
		iRight0_R_AR_ARREADY : in std_logic;
		iRight0_R_R_RID : in unsigned (7 downto 0);
		iRight0_R_R_RDATA0 : in unsigned (7 downto 0);
		iRight0_R_R_RDATA1 : in unsigned (7 downto 0);
		iRight0_R_R_RDATA2 : in unsigned (7 downto 0);
		iRight0_R_R_RDATA3 : in unsigned (7 downto 0);
		iRight0_R_R_RRESP : in unsigned (1 downto 0);
		iRight0_R_R_RLAST : in std_logic;
		iRight0_R_R_RUSER : in unsigned (7 downto 0);
		iRight0_R_R_RVALID : in std_logic;
		iRight0_W_AW_AWREADY : in std_logic;
		iRight0_W_B_BID : in unsigned (7 downto 0);
		iRight0_W_B_BRESP : in unsigned (1 downto 0);
		iRight0_W_B_BUSER : in unsigned (7 downto 0);
		iRight0_W_B_BVALID : in std_logic;
		iRight0_W_W_WREADY : in std_logic;
		iRight1_R_AR_ARREADY : in std_logic;
		iRight1_R_R_RID : in unsigned (7 downto 0);
		iRight1_R_R_RDATA0 : in unsigned (7 downto 0);
		iRight1_R_R_RDATA1 : in unsigned (7 downto 0);
		iRight1_R_R_RDATA2 : in unsigned (7 downto 0);
		iRight1_R_R_RDATA3 : in unsigned (7 downto 0);
		iRight1_R_R_RRESP : in unsigned (1 downto 0);
		iRight1_R_R_RLAST : in std_logic;
		iRight1_R_R_RUSER : in unsigned (7 downto 0);
		iRight1_R_R_RVALID : in std_logic;
		iRight1_W_AW_AWREADY : in std_logic;
		iRight1_W_B_BID : in unsigned (7 downto 0);
		iRight1_W_B_BRESP : in unsigned (1 downto 0);
		iRight1_W_B_BUSER : in unsigned (7 downto 0);
		iRight1_W_B_BVALID : in std_logic;
		iRight1_W_W_WREADY : in std_logic;
		iRight2_R_AR_ARREADY : in std_logic;
		iRight2_R_R_RID : in unsigned (7 downto 0);
		iRight2_R_R_RDATA0 : in unsigned (7 downto 0);
		iRight2_R_R_RDATA1 : in unsigned (7 downto 0);
		iRight2_R_R_RDATA2 : in unsigned (7 downto 0);
		iRight2_R_R_RDATA3 : in unsigned (7 downto 0);
		iRight2_R_R_RRESP : in unsigned (1 downto 0);
		iRight2_R_R_RLAST : in std_logic;
		iRight2_R_R_RUSER : in unsigned (7 downto 0);
		iRight2_R_R_RVALID : in std_logic;
		iRight2_W_AW_AWREADY : in std_logic;
		iRight2_W_B_BID : in unsigned (7 downto 0);
		iRight2_W_B_BRESP : in unsigned (1 downto 0);
		iRight2_W_B_BUSER : in unsigned (7 downto 0);
		iRight2_W_B_BVALID : in std_logic;
		iRight2_W_W_WREADY : in std_logic;
		iRight3_R_AR_ARREADY : in std_logic;
		iRight3_R_R_RID : in unsigned (7 downto 0);
		iRight3_R_R_RDATA0 : in unsigned (7 downto 0);
		iRight3_R_R_RDATA1 : in unsigned (7 downto 0);
		iRight3_R_R_RDATA2 : in unsigned (7 downto 0);
		iRight3_R_R_RDATA3 : in unsigned (7 downto 0);
		iRight3_R_R_RRESP : in unsigned (1 downto 0);
		iRight3_R_R_RLAST : in std_logic;
		iRight3_R_R_RUSER : in unsigned (7 downto 0);
		iRight3_R_R_RVALID : in std_logic;
		iRight3_W_AW_AWREADY : in std_logic;
		iRight3_W_B_BID : in unsigned (7 downto 0);
		iRight3_W_B_BRESP : in unsigned (1 downto 0);
		iRight3_W_B_BUSER : in unsigned (7 downto 0);
		iRight3_W_B_BVALID : in std_logic;
		iRight3_W_W_WREADY : in std_logic;
		iRightAddr : in unsigned (1 downto 0);
		iRightAddrValid : in std_logic;
		oLeft0_R_AR_ARID : out unsigned (7 downto 0);
		oLeft0_R_AR_ARADDR : out unsigned (31 downto 0);
		oLeft0_R_AR_ARLEN : out unsigned (7 downto 0);
		oLeft0_R_AR_ARSIZE : out unsigned (2 downto 0);
		oLeft0_R_AR_ARBURST : out unsigned (1 downto 0);
		oLeft0_R_AR_ARLOCK : out unsigned (1 downto 0);
		oLeft0_R_AR_ARCACHE : out unsigned (3 downto 0);
		oLeft0_R_AR_ARPROT : out unsigned (2 downto 0);
		oLeft0_R_AR_ARQOS : out unsigned (3 downto 0);
		oLeft0_R_AR_ARREGION : out unsigned (7 downto 0);
		oLeft0_R_AR_ARUSER : out unsigned (7 downto 0);
		oLeft0_R_AR_ARVALID : out std_logic;
		oLeft0_R_R_RREADY : out std_logic;
		oLeft0_W_AW_AWID : out unsigned (7 downto 0);
		oLeft0_W_AW_AWADDR : out unsigned (31 downto 0);
		oLeft0_W_AW_AWLEN : out unsigned (7 downto 0);
		oLeft0_W_AW_AWSIZE : out unsigned (2 downto 0);
		oLeft0_W_AW_AWBURST : out unsigned (1 downto 0);
		oLeft0_W_AW_AWLOCK : out unsigned (1 downto 0);
		oLeft0_W_AW_AWCACHE : out unsigned (3 downto 0);
		oLeft0_W_AW_AWPROT : out unsigned (2 downto 0);
		oLeft0_W_AW_AWQOS : out unsigned (3 downto 0);
		oLeft0_W_AW_AWREGION : out unsigned (7 downto 0);
		oLeft0_W_AW_AWUSER : out unsigned (7 downto 0);
		oLeft0_W_AW_AWVALID : out std_logic;
		oLeft0_W_W_WID : out unsigned (7 downto 0);
		oLeft0_W_W_WDATA0 : out unsigned (7 downto 0);
		oLeft0_W_W_WDATA1 : out unsigned (7 downto 0);
		oLeft0_W_W_WDATA2 : out unsigned (7 downto 0);
		oLeft0_W_W_WDATA3 : out unsigned (7 downto 0);
		oLeft0_W_W_WSTRB : out unsigned (3 downto 0);
		oLeft0_W_W_WLAST : out std_logic;
		oLeft0_W_W_WUSER : out unsigned (7 downto 0);
		oLeft0_W_W_WVALID : out std_logic;
		oLeft0_W_B_BREADY : out std_logic;
		oLeft1_R_AR_ARID : out unsigned (7 downto 0);
		oLeft1_R_AR_ARADDR : out unsigned (31 downto 0);
		oLeft1_R_AR_ARLEN : out unsigned (7 downto 0);
		oLeft1_R_AR_ARSIZE : out unsigned (2 downto 0);
		oLeft1_R_AR_ARBURST : out unsigned (1 downto 0);
		oLeft1_R_AR_ARLOCK : out unsigned (1 downto 0);
		oLeft1_R_AR_ARCACHE : out unsigned (3 downto 0);
		oLeft1_R_AR_ARPROT : out unsigned (2 downto 0);
		oLeft1_R_AR_ARQOS : out unsigned (3 downto 0);
		oLeft1_R_AR_ARREGION : out unsigned (7 downto 0);
		oLeft1_R_AR_ARUSER : out unsigned (7 downto 0);
		oLeft1_R_AR_ARVALID : out std_logic;
		oLeft1_R_R_RREADY : out std_logic;
		oLeft1_W_AW_AWID : out unsigned (7 downto 0);
		oLeft1_W_AW_AWADDR : out unsigned (31 downto 0);
		oLeft1_W_AW_AWLEN : out unsigned (7 downto 0);
		oLeft1_W_AW_AWSIZE : out unsigned (2 downto 0);
		oLeft1_W_AW_AWBURST : out unsigned (1 downto 0);
		oLeft1_W_AW_AWLOCK : out unsigned (1 downto 0);
		oLeft1_W_AW_AWCACHE : out unsigned (3 downto 0);
		oLeft1_W_AW_AWPROT : out unsigned (2 downto 0);
		oLeft1_W_AW_AWQOS : out unsigned (3 downto 0);
		oLeft1_W_AW_AWREGION : out unsigned (7 downto 0);
		oLeft1_W_AW_AWUSER : out unsigned (7 downto 0);
		oLeft1_W_AW_AWVALID : out std_logic;
		oLeft1_W_W_WID : out unsigned (7 downto 0);
		oLeft1_W_W_WDATA0 : out unsigned (7 downto 0);
		oLeft1_W_W_WDATA1 : out unsigned (7 downto 0);
		oLeft1_W_W_WDATA2 : out unsigned (7 downto 0);
		oLeft1_W_W_WDATA3 : out unsigned (7 downto 0);
		oLeft1_W_W_WSTRB : out unsigned (3 downto 0);
		oLeft1_W_W_WLAST : out std_logic;
		oLeft1_W_W_WUSER : out unsigned (7 downto 0);
		oLeft1_W_W_WVALID : out std_logic;
		oLeft1_W_B_BREADY : out std_logic;
		oLeft2_R_AR_ARID : out unsigned (7 downto 0);
		oLeft2_R_AR_ARADDR : out unsigned (31 downto 0);
		oLeft2_R_AR_ARLEN : out unsigned (7 downto 0);
		oLeft2_R_AR_ARSIZE : out unsigned (2 downto 0);
		oLeft2_R_AR_ARBURST : out unsigned (1 downto 0);
		oLeft2_R_AR_ARLOCK : out unsigned (1 downto 0);
		oLeft2_R_AR_ARCACHE : out unsigned (3 downto 0);
		oLeft2_R_AR_ARPROT : out unsigned (2 downto 0);
		oLeft2_R_AR_ARQOS : out unsigned (3 downto 0);
		oLeft2_R_AR_ARREGION : out unsigned (7 downto 0);
		oLeft2_R_AR_ARUSER : out unsigned (7 downto 0);
		oLeft2_R_AR_ARVALID : out std_logic;
		oLeft2_R_R_RREADY : out std_logic;
		oLeft2_W_AW_AWID : out unsigned (7 downto 0);
		oLeft2_W_AW_AWADDR : out unsigned (31 downto 0);
		oLeft2_W_AW_AWLEN : out unsigned (7 downto 0);
		oLeft2_W_AW_AWSIZE : out unsigned (2 downto 0);
		oLeft2_W_AW_AWBURST : out unsigned (1 downto 0);
		oLeft2_W_AW_AWLOCK : out unsigned (1 downto 0);
		oLeft2_W_AW_AWCACHE : out unsigned (3 downto 0);
		oLeft2_W_AW_AWPROT : out unsigned (2 downto 0);
		oLeft2_W_AW_AWQOS : out unsigned (3 downto 0);
		oLeft2_W_AW_AWREGION : out unsigned (7 downto 0);
		oLeft2_W_AW_AWUSER : out unsigned (7 downto 0);
		oLeft2_W_AW_AWVALID : out std_logic;
		oLeft2_W_W_WID : out unsigned (7 downto 0);
		oLeft2_W_W_WDATA0 : out unsigned (7 downto 0);
		oLeft2_W_W_WDATA1 : out unsigned (7 downto 0);
		oLeft2_W_W_WDATA2 : out unsigned (7 downto 0);
		oLeft2_W_W_WDATA3 : out unsigned (7 downto 0);
		oLeft2_W_W_WSTRB : out unsigned (3 downto 0);
		oLeft2_W_W_WLAST : out std_logic;
		oLeft2_W_W_WUSER : out unsigned (7 downto 0);
		oLeft2_W_W_WVALID : out std_logic;
		oLeft2_W_B_BREADY : out std_logic;
		oLeft3_R_AR_ARID : out unsigned (7 downto 0);
		oLeft3_R_AR_ARADDR : out unsigned (31 downto 0);
		oLeft3_R_AR_ARLEN : out unsigned (7 downto 0);
		oLeft3_R_AR_ARSIZE : out unsigned (2 downto 0);
		oLeft3_R_AR_ARBURST : out unsigned (1 downto 0);
		oLeft3_R_AR_ARLOCK : out unsigned (1 downto 0);
		oLeft3_R_AR_ARCACHE : out unsigned (3 downto 0);
		oLeft3_R_AR_ARPROT : out unsigned (2 downto 0);
		oLeft3_R_AR_ARQOS : out unsigned (3 downto 0);
		oLeft3_R_AR_ARREGION : out unsigned (7 downto 0);
		oLeft3_R_AR_ARUSER : out unsigned (7 downto 0);
		oLeft3_R_AR_ARVALID : out std_logic;
		oLeft3_R_R_RREADY : out std_logic;
		oLeft3_W_AW_AWID : out unsigned (7 downto 0);
		oLeft3_W_AW_AWADDR : out unsigned (31 downto 0);
		oLeft3_W_AW_AWLEN : out unsigned (7 downto 0);
		oLeft3_W_AW_AWSIZE : out unsigned (2 downto 0);
		oLeft3_W_AW_AWBURST : out unsigned (1 downto 0);
		oLeft3_W_AW_AWLOCK : out unsigned (1 downto 0);
		oLeft3_W_AW_AWCACHE : out unsigned (3 downto 0);
		oLeft3_W_AW_AWPROT : out unsigned (2 downto 0);
		oLeft3_W_AW_AWQOS : out unsigned (3 downto 0);
		oLeft3_W_AW_AWREGION : out unsigned (7 downto 0);
		oLeft3_W_AW_AWUSER : out unsigned (7 downto 0);
		oLeft3_W_AW_AWVALID : out std_logic;
		oLeft3_W_W_WID : out unsigned (7 downto 0);
		oLeft3_W_W_WDATA0 : out unsigned (7 downto 0);
		oLeft3_W_W_WDATA1 : out unsigned (7 downto 0);
		oLeft3_W_W_WDATA2 : out unsigned (7 downto 0);
		oLeft3_W_W_WDATA3 : out unsigned (7 downto 0);
		oLeft3_W_W_WSTRB : out unsigned (3 downto 0);
		oLeft3_W_W_WLAST : out std_logic;
		oLeft3_W_W_WUSER : out unsigned (7 downto 0);
		oLeft3_W_W_WVALID : out std_logic;
		oLeft3_W_B_BREADY : out std_logic;
		oMuxLeftData_R_AR_ARID : out unsigned (7 downto 0);
		oMuxLeftData_R_AR_ARADDR : out unsigned (31 downto 0);
		oMuxLeftData_R_AR_ARLEN : out unsigned (7 downto 0);
		oMuxLeftData_R_AR_ARSIZE : out unsigned (2 downto 0);
		oMuxLeftData_R_AR_ARBURST : out unsigned (1 downto 0);
		oMuxLeftData_R_AR_ARLOCK : out unsigned (1 downto 0);
		oMuxLeftData_R_AR_ARCACHE : out unsigned (3 downto 0);
		oMuxLeftData_R_AR_ARPROT : out unsigned (2 downto 0);
		oMuxLeftData_R_AR_ARQOS : out unsigned (3 downto 0);
		oMuxLeftData_R_AR_ARREGION : out unsigned (7 downto 0);
		oMuxLeftData_R_AR_ARUSER : out unsigned (7 downto 0);
		oMuxLeftData_R_AR_ARVALID : out std_logic;
		oMuxLeftData_R_R_RREADY : out std_logic;
		oMuxLeftData_W_AW_AWID : out unsigned (7 downto 0);
		oMuxLeftData_W_AW_AWADDR : out unsigned (31 downto 0);
		oMuxLeftData_W_AW_AWLEN : out unsigned (7 downto 0);
		oMuxLeftData_W_AW_AWSIZE : out unsigned (2 downto 0);
		oMuxLeftData_W_AW_AWBURST : out unsigned (1 downto 0);
		oMuxLeftData_W_AW_AWLOCK : out unsigned (1 downto 0);
		oMuxLeftData_W_AW_AWCACHE : out unsigned (3 downto 0);
		oMuxLeftData_W_AW_AWPROT : out unsigned (2 downto 0);
		oMuxLeftData_W_AW_AWQOS : out unsigned (3 downto 0);
		oMuxLeftData_W_AW_AWREGION : out unsigned (7 downto 0);
		oMuxLeftData_W_AW_AWUSER : out unsigned (7 downto 0);
		oMuxLeftData_W_AW_AWVALID : out std_logic;
		oMuxLeftData_W_W_WID : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WDATA0 : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WDATA1 : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WDATA2 : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WDATA3 : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WSTRB : out unsigned (3 downto 0);
		oMuxLeftData_W_W_WLAST : out std_logic;
		oMuxLeftData_W_W_WUSER : out unsigned (7 downto 0);
		oMuxLeftData_W_W_WVALID : out std_logic;
		oMuxLeftData_W_B_BREADY : out std_logic;
		oMuxRightData_R_AR_ARREADY : out std_logic;
		oMuxRightData_R_R_RID : out unsigned (7 downto 0);
		oMuxRightData_R_R_RDATA0 : out unsigned (7 downto 0);
		oMuxRightData_R_R_RDATA1 : out unsigned (7 downto 0);
		oMuxRightData_R_R_RDATA2 : out unsigned (7 downto 0);
		oMuxRightData_R_R_RDATA3 : out unsigned (7 downto 0);
		oMuxRightData_R_R_RRESP : out unsigned (1 downto 0);
		oMuxRightData_R_R_RLAST : out std_logic;
		oMuxRightData_R_R_RUSER : out unsigned (7 downto 0);
		oMuxRightData_R_R_RVALID : out std_logic;
		oMuxRightData_W_AW_AWREADY : out std_logic;
		oMuxRightData_W_B_BID : out unsigned (7 downto 0);
		oMuxRightData_W_B_BRESP : out unsigned (1 downto 0);
		oMuxRightData_W_B_BUSER : out unsigned (7 downto 0);
		oMuxRightData_W_B_BVALID : out std_logic;
		oMuxRightData_W_W_WREADY : out std_logic;
		oRight0_R_AR_ARREADY : out std_logic;
		oRight0_R_R_RID : out unsigned (7 downto 0);
		oRight0_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight0_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight0_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight0_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight0_R_R_RRESP : out unsigned (1 downto 0);
		oRight0_R_R_RLAST : out std_logic;
		oRight0_R_R_RUSER : out unsigned (7 downto 0);
		oRight0_R_R_RVALID : out std_logic;
		oRight0_W_AW_AWREADY : out std_logic;
		oRight0_W_B_BID : out unsigned (7 downto 0);
		oRight0_W_B_BRESP : out unsigned (1 downto 0);
		oRight0_W_B_BUSER : out unsigned (7 downto 0);
		oRight0_W_B_BVALID : out std_logic;
		oRight0_W_W_WREADY : out std_logic;
		oRight1_R_AR_ARREADY : out std_logic;
		oRight1_R_R_RID : out unsigned (7 downto 0);
		oRight1_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight1_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight1_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight1_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight1_R_R_RRESP : out unsigned (1 downto 0);
		oRight1_R_R_RLAST : out std_logic;
		oRight1_R_R_RUSER : out unsigned (7 downto 0);
		oRight1_R_R_RVALID : out std_logic;
		oRight1_W_AW_AWREADY : out std_logic;
		oRight1_W_B_BID : out unsigned (7 downto 0);
		oRight1_W_B_BRESP : out unsigned (1 downto 0);
		oRight1_W_B_BUSER : out unsigned (7 downto 0);
		oRight1_W_B_BVALID : out std_logic;
		oRight1_W_W_WREADY : out std_logic;
		oRight2_R_AR_ARREADY : out std_logic;
		oRight2_R_R_RID : out unsigned (7 downto 0);
		oRight2_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight2_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight2_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight2_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight2_R_R_RRESP : out unsigned (1 downto 0);
		oRight2_R_R_RLAST : out std_logic;
		oRight2_R_R_RUSER : out unsigned (7 downto 0);
		oRight2_R_R_RVALID : out std_logic;
		oRight2_W_AW_AWREADY : out std_logic;
		oRight2_W_B_BID : out unsigned (7 downto 0);
		oRight2_W_B_BRESP : out unsigned (1 downto 0);
		oRight2_W_B_BUSER : out unsigned (7 downto 0);
		oRight2_W_B_BVALID : out std_logic;
		oRight2_W_W_WREADY : out std_logic;
		oRight3_R_AR_ARREADY : out std_logic;
		oRight3_R_R_RID : out unsigned (7 downto 0);
		oRight3_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight3_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight3_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight3_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight3_R_R_RRESP : out unsigned (1 downto 0);
		oRight3_R_R_RLAST : out std_logic;
		oRight3_R_R_RUSER : out unsigned (7 downto 0);
		oRight3_R_R_RVALID : out std_logic;
		oRight3_W_AW_AWREADY : out std_logic;
		oRight3_W_B_BID : out unsigned (7 downto 0);
		oRight3_W_B_BRESP : out unsigned (1 downto 0);
		oRight3_W_B_BUSER : out unsigned (7 downto 0);
		oRight3_W_B_BVALID : out std_logic;
		oRight3_W_W_WREADY : out std_logic;
		oRight4_R_AR_ARREADY : out std_logic;
		oRight4_R_R_RID : out unsigned (7 downto 0);
		oRight4_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight4_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight4_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight4_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight4_R_R_RRESP : out unsigned (1 downto 0);
		oRight4_R_R_RLAST : out std_logic;
		oRight4_R_R_RUSER : out unsigned (7 downto 0);
		oRight4_R_R_RVALID : out std_logic;
		oRight4_W_AW_AWREADY : out std_logic;
		oRight4_W_B_BID : out unsigned (7 downto 0);
		oRight4_W_B_BRESP : out unsigned (1 downto 0);
		oRight4_W_B_BUSER : out unsigned (7 downto 0);
		oRight4_W_B_BVALID : out std_logic;
		oRight4_W_W_WREADY : out std_logic;
		oRight5_R_AR_ARREADY : out std_logic;
		oRight5_R_R_RID : out unsigned (7 downto 0);
		oRight5_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight5_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight5_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight5_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight5_R_R_RRESP : out unsigned (1 downto 0);
		oRight5_R_R_RLAST : out std_logic;
		oRight5_R_R_RUSER : out unsigned (7 downto 0);
		oRight5_R_R_RVALID : out std_logic;
		oRight5_W_AW_AWREADY : out std_logic;
		oRight5_W_B_BID : out unsigned (7 downto 0);
		oRight5_W_B_BRESP : out unsigned (1 downto 0);
		oRight5_W_B_BUSER : out unsigned (7 downto 0);
		oRight5_W_B_BVALID : out std_logic;
		oRight5_W_W_WREADY : out std_logic;
		oRight6_R_AR_ARREADY : out std_logic;
		oRight6_R_R_RID : out unsigned (7 downto 0);
		oRight6_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight6_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight6_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight6_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight6_R_R_RRESP : out unsigned (1 downto 0);
		oRight6_R_R_RLAST : out std_logic;
		oRight6_R_R_RUSER : out unsigned (7 downto 0);
		oRight6_R_R_RVALID : out std_logic;
		oRight6_W_AW_AWREADY : out std_logic;
		oRight6_W_B_BID : out unsigned (7 downto 0);
		oRight6_W_B_BRESP : out unsigned (1 downto 0);
		oRight6_W_B_BUSER : out unsigned (7 downto 0);
		oRight6_W_B_BVALID : out std_logic;
		oRight6_W_W_WREADY : out std_logic;
		oRight7_R_AR_ARREADY : out std_logic;
		oRight7_R_R_RID : out unsigned (7 downto 0);
		oRight7_R_R_RDATA0 : out unsigned (7 downto 0);
		oRight7_R_R_RDATA1 : out unsigned (7 downto 0);
		oRight7_R_R_RDATA2 : out unsigned (7 downto 0);
		oRight7_R_R_RDATA3 : out unsigned (7 downto 0);
		oRight7_R_R_RRESP : out unsigned (1 downto 0);
		oRight7_R_R_RLAST : out std_logic;
		oRight7_R_R_RUSER : out unsigned (7 downto 0);
		oRight7_R_R_RVALID : out std_logic;
		oRight7_W_AW_AWREADY : out std_logic;
		oRight7_W_B_BID : out unsigned (7 downto 0);
		oRight7_W_B_BRESP : out unsigned (1 downto 0);
		oRight7_W_B_BUSER : out unsigned (7 downto 0);
		oRight7_W_B_BVALID : out std_logic;
		oRight7_W_W_WREADY : out std_logic
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI4FullDuplexMuxModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant leftCount : signed(4 downto 0) := "01000";
	constant rightCount : signed(3 downto 0) := "0100";
	constant FullDuplexMuxModule_L94F13L104T14_0_rightIndex : std_logic := '0';
	constant FullDuplexMuxModule_L94F13L104T14_1_rightIndex : std_logic := '1';
	constant FullDuplexMuxModule_L94F13L104T14_2_rightIndex : unsigned(1 downto 0) := "10";
	constant FullDuplexMuxModule_L94F13L104T14_3_rightIndex : unsigned(1 downto 0) := "11";
	constant FullDuplexMuxModule_L118F13L128T14_0_leftIndex : std_logic := '0';
	constant FullDuplexMuxModule_L118F13L128T14_1_leftIndex : std_logic := '1';
	constant FullDuplexMuxModule_L118F13L128T14_2_leftIndex : unsigned(1 downto 0) := "10";
	constant FullDuplexMuxModule_L118F13L128T14_3_leftIndex : unsigned(1 downto 0) := "11";
	constant FullDuplexMuxModule_L118F13L128T14_4_leftIndex : unsigned(2 downto 0) := "100";
	constant FullDuplexMuxModule_L118F13L128T14_5_leftIndex : unsigned(2 downto 0) := "101";
	constant FullDuplexMuxModule_L118F13L128T14_6_leftIndex : unsigned(2 downto 0) := "110";
	constant FullDuplexMuxModule_L118F13L128T14_7_leftIndex : unsigned(2 downto 0) := "111";
	signal Inputs_iLeftAddr : unsigned(2 downto 0) := (others => '0');
	signal Inputs_iLeftAddrValid : std_logic := '0';
	signal Inputs_iRightAddr : unsigned(1 downto 0) := (others => '0');
	signal Inputs_iRightAddrValid : std_logic := '0';
	signal mEmptyLeftData_R_AR_ARID : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARLEN : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARSIZE : unsigned(2 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARBURST : unsigned(1 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARLOCK : unsigned(1 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARCACHE : unsigned(3 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARPROT : unsigned(2 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARQOS : unsigned(3 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARREGION : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARUSER : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_R_AR_ARVALID : std_logic := '0';
	signal mEmptyLeftData_R_R_RREADY : std_logic := '0';
	signal mEmptyLeftData_W_AW_AWID : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_AW_AWVALID : std_logic := '0';
	signal mEmptyLeftData_W_W_WID : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_W_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal mEmptyLeftData_W_W_WLAST : std_logic := '0';
	signal mEmptyLeftData_W_W_WUSER : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_W_W_WVALID : std_logic := '0';
	signal mEmptyLeftData_W_B_BREADY : std_logic := '0';
	signal mEmptyRightData_R_AR_ARREADY : std_logic := '0';
	signal mEmptyRightData_R_R_RID : unsigned(7 downto 0) := (others => '0');
	signal mEmptyRightData_R_R_RRESP : unsigned(1 downto 0) := (others => '0');
	signal mEmptyRightData_R_R_RLAST : std_logic := '0';
	signal mEmptyRightData_R_R_RUSER : unsigned(7 downto 0) := (others => '0');
	signal mEmptyRightData_R_R_RVALID : std_logic := '0';
	signal mEmptyRightData_W_AW_AWREADY : std_logic := '0';
	signal mEmptyRightData_W_B_BID : unsigned(7 downto 0) := (others => '0');
	signal mEmptyRightData_W_B_BRESP : unsigned(1 downto 0) := (others => '0');
	signal mEmptyRightData_W_B_BUSER : unsigned(7 downto 0) := (others => '0');
	signal mEmptyRightData_W_B_BVALID : std_logic := '0';
	signal mEmptyRightData_W_W_WREADY : std_logic := '0';
	signal mMuxLeftData_R_AR_ARID : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARLEN : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARSIZE : unsigned(2 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARBURST : unsigned(1 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARLOCK : unsigned(1 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARCACHE : unsigned(3 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARPROT : unsigned(2 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARQOS : unsigned(3 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARREGION : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARUSER : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_R_AR_ARVALID : std_logic := '0';
	signal mMuxLeftData_R_R_RREADY : std_logic := '0';
	signal mMuxLeftData_W_AW_AWID : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_AW_AWVALID : std_logic := '0';
	signal mMuxLeftData_W_W_WID : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_W_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal mMuxLeftData_W_W_WLAST : std_logic := '0';
	signal mMuxLeftData_W_W_WUSER : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_W_W_WVALID : std_logic := '0';
	signal mMuxLeftData_W_B_BREADY : std_logic := '0';
	signal mMuxRightData_R_AR_ARREADY : std_logic := '0';
	signal mMuxRightData_R_R_RID : unsigned(7 downto 0) := (others => '0');
	signal mMuxRightData_R_R_RRESP : unsigned(1 downto 0) := (others => '0');
	signal mMuxRightData_R_R_RLAST : std_logic := '0';
	signal mMuxRightData_R_R_RUSER : unsigned(7 downto 0) := (others => '0');
	signal mMuxRightData_R_R_RVALID : std_logic := '0';
	signal mMuxRightData_W_AW_AWREADY : std_logic := '0';
	signal mMuxRightData_W_B_BID : unsigned(7 downto 0) := (others => '0');
	signal mMuxRightData_W_B_BRESP : unsigned(1 downto 0) := (others => '0');
	signal mMuxRightData_W_B_BUSER : unsigned(7 downto 0) := (others => '0');
	signal mMuxRightData_W_B_BVALID : std_logic := '0';
	signal mMuxRightData_W_W_WREADY : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	type Inputs_iLeftArray is array (0 to 7) of unsigned (221 downto 0);
	signal Inputs_iLeft : Inputs_iLeftArray := (others => (others => '0'));
	type Inputs_iRightArray is array (0 to 3) of unsigned (73 downto 0);
	signal Inputs_iRight : Inputs_iRightArray := (others => (others => '0'));
	type mEmptyLeftData_W_W_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal mEmptyLeftData_W_W_WDATA : mEmptyLeftData_W_W_WDATAArray := (others => (others => '0'));
	type mEmptyRightData_R_R_RDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal mEmptyRightData_R_R_RDATA : mEmptyRightData_R_R_RDATAArray := (others => (others => '0'));
	type mMuxLeftData_W_W_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal mMuxLeftData_W_W_WDATA : mMuxLeftData_W_W_WDATAArray := (others => (others => '0'));
	type mMuxRightData_R_R_RDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal mMuxRightData_R_R_RDATA : mMuxRightData_R_R_RDATAArray := (others => (others => '0'));
	type mOutLeftDataArray is array (0 to 3) of unsigned (221 downto 0);
	signal mOutLeftData : mOutLeftDataArray := (others => (others => '0'));
	type mOutRightDataArray is array (0 to 7) of unsigned (73 downto 0);
	signal mOutRightData : mOutRightDataArray := (others => (others => '0'));
begin
	FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	process (FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (Inputs_iLeft, Inputs_iLeftAddrValid, mEmptyLeftData_R_AR_ARADDR, mEmptyLeftData_R_AR_ARBURST, mEmptyLeftData_R_AR_ARCACHE, mEmptyLeftData_R_AR_ARID, mEmptyLeftData_R_AR_ARLEN, mEmptyLeftData_R_AR_ARLOCK, mEmptyLeftData_R_AR_ARPROT, mEmptyLeftData_R_AR_ARQOS, mEmptyLeftData_R_AR_ARREGION, mEmptyLeftData_R_AR_ARSIZE, mEmptyLeftData_R_AR_ARUSER, mEmptyLeftData_R_AR_ARVALID, mEmptyLeftData_R_R_RREADY, mEmptyLeftData_W_AW_AWADDR, mEmptyLeftData_W_AW_AWBURST, mEmptyLeftData_W_AW_AWCACHE, mEmptyLeftData_W_AW_AWID, mEmptyLeftData_W_AW_AWLEN, mEmptyLeftData_W_AW_AWLOCK, mEmptyLeftData_W_AW_AWPROT, mEmptyLeftData_W_AW_AWQOS, mEmptyLeftData_W_AW_AWREGION, mEmptyLeftData_W_AW_AWSIZE, mEmptyLeftData_W_AW_AWUSER, mEmptyLeftData_W_AW_AWVALID, mEmptyLeftData_W_B_BREADY, mEmptyLeftData_W_W_WDATA, mEmptyLeftData_W_W_WID, mEmptyLeftData_W_W_WLAST, mEmptyLeftData_W_W_WSTRB, mEmptyLeftData_W_W_WUSER, mEmptyLeftData_W_W_WVALID)
	begin
		if Inputs_iLeftAddrValid = '1' then
			mMuxLeftData_W_B_BREADY <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(221);
			mMuxLeftData_W_W_WVALID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(220);
			mMuxLeftData_W_W_WUSER <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(219 downto 212);
			mMuxLeftData_W_W_WLAST <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(211);
			mMuxLeftData_W_W_WSTRB <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(210 downto 207);
			mMuxLeftData_W_W_WDATA(3) <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(206 downto 199);
			mMuxLeftData_W_W_WDATA(2) <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(198 downto 191);
			mMuxLeftData_W_W_WDATA(1) <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(190 downto 183);
			mMuxLeftData_W_W_WDATA(0) <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(182 downto 175);
			mMuxLeftData_W_W_WID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(174 downto 167);
			mMuxLeftData_W_AW_AWVALID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(166);
			mMuxLeftData_W_AW_AWUSER <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(165 downto 158);
			mMuxLeftData_W_AW_AWREGION <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(157 downto 150);
			mMuxLeftData_W_AW_AWQOS <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(149 downto 146);
			mMuxLeftData_W_AW_AWPROT <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(145 downto 143);
			mMuxLeftData_W_AW_AWCACHE <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(142 downto 139);
			mMuxLeftData_W_AW_AWLOCK <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(138 downto 137);
			mMuxLeftData_W_AW_AWBURST <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(136 downto 135);
			mMuxLeftData_W_AW_AWSIZE <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(134 downto 132);
			mMuxLeftData_W_AW_AWLEN <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(131 downto 124);
			mMuxLeftData_W_AW_AWADDR <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(123 downto 92);
			mMuxLeftData_W_AW_AWID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(91 downto 84);
			mMuxLeftData_R_R_RREADY <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(83);
			mMuxLeftData_R_AR_ARVALID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(82);
			mMuxLeftData_R_AR_ARUSER <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(81 downto 74);
			mMuxLeftData_R_AR_ARREGION <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(73 downto 66);
			mMuxLeftData_R_AR_ARQOS <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(65 downto 62);
			mMuxLeftData_R_AR_ARPROT <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(61 downto 59);
			mMuxLeftData_R_AR_ARCACHE <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(58 downto 55);
			mMuxLeftData_R_AR_ARLOCK <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(54 downto 53);
			mMuxLeftData_R_AR_ARBURST <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(52 downto 51);
			mMuxLeftData_R_AR_ARSIZE <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(50 downto 48);
			mMuxLeftData_R_AR_ARLEN <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(47 downto 40);
			mMuxLeftData_R_AR_ARADDR <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(39 downto 8);
			mMuxLeftData_R_AR_ARID <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(7 downto 0);
		else
			mMuxLeftData_R_AR_ARID <= mEmptyLeftData_R_AR_ARID;
			mMuxLeftData_R_AR_ARADDR <= mEmptyLeftData_R_AR_ARADDR;
			mMuxLeftData_R_AR_ARLEN <= mEmptyLeftData_R_AR_ARLEN;
			mMuxLeftData_R_AR_ARSIZE <= mEmptyLeftData_R_AR_ARSIZE;
			mMuxLeftData_R_AR_ARBURST <= mEmptyLeftData_R_AR_ARBURST;
			mMuxLeftData_R_AR_ARLOCK <= mEmptyLeftData_R_AR_ARLOCK;
			mMuxLeftData_R_AR_ARCACHE <= mEmptyLeftData_R_AR_ARCACHE;
			mMuxLeftData_R_AR_ARPROT <= mEmptyLeftData_R_AR_ARPROT;
			mMuxLeftData_R_AR_ARQOS <= mEmptyLeftData_R_AR_ARQOS;
			mMuxLeftData_R_AR_ARREGION <= mEmptyLeftData_R_AR_ARREGION;
			mMuxLeftData_R_AR_ARUSER <= mEmptyLeftData_R_AR_ARUSER;
			mMuxLeftData_R_AR_ARVALID <= mEmptyLeftData_R_AR_ARVALID;
			mMuxLeftData_R_R_RREADY <= mEmptyLeftData_R_R_RREADY;
			mMuxLeftData_W_AW_AWID <= mEmptyLeftData_W_AW_AWID;
			mMuxLeftData_W_AW_AWADDR <= mEmptyLeftData_W_AW_AWADDR;
			mMuxLeftData_W_AW_AWLEN <= mEmptyLeftData_W_AW_AWLEN;
			mMuxLeftData_W_AW_AWSIZE <= mEmptyLeftData_W_AW_AWSIZE;
			mMuxLeftData_W_AW_AWBURST <= mEmptyLeftData_W_AW_AWBURST;
			mMuxLeftData_W_AW_AWLOCK <= mEmptyLeftData_W_AW_AWLOCK;
			mMuxLeftData_W_AW_AWCACHE <= mEmptyLeftData_W_AW_AWCACHE;
			mMuxLeftData_W_AW_AWPROT <= mEmptyLeftData_W_AW_AWPROT;
			mMuxLeftData_W_AW_AWQOS <= mEmptyLeftData_W_AW_AWQOS;
			mMuxLeftData_W_AW_AWREGION <= mEmptyLeftData_W_AW_AWREGION;
			mMuxLeftData_W_AW_AWUSER <= mEmptyLeftData_W_AW_AWUSER;
			mMuxLeftData_W_AW_AWVALID <= mEmptyLeftData_W_AW_AWVALID;
			mMuxLeftData_W_W_WID <= mEmptyLeftData_W_W_WID;
			mMuxLeftData_W_W_WDATA(0) <= mEmptyLeftData_W_W_WDATA(0);
			mMuxLeftData_W_W_WDATA(1) <= mEmptyLeftData_W_W_WDATA(1);
			mMuxLeftData_W_W_WDATA(2) <= mEmptyLeftData_W_W_WDATA(2);
			mMuxLeftData_W_W_WDATA(3) <= mEmptyLeftData_W_W_WDATA(3);
			mMuxLeftData_W_W_WSTRB <= mEmptyLeftData_W_W_WSTRB;
			mMuxLeftData_W_W_WLAST <= mEmptyLeftData_W_W_WLAST;
			mMuxLeftData_W_W_WUSER <= mEmptyLeftData_W_W_WUSER;
			mMuxLeftData_W_W_WVALID <= mEmptyLeftData_W_W_WVALID;
			mMuxLeftData_W_B_BREADY <= mEmptyLeftData_W_B_BREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_R_AR_ARADDR, mEmptyLeftData_R_AR_ARBURST, mEmptyLeftData_R_AR_ARCACHE, mEmptyLeftData_R_AR_ARID, mEmptyLeftData_R_AR_ARLEN, mEmptyLeftData_R_AR_ARLOCK, mEmptyLeftData_R_AR_ARPROT, mEmptyLeftData_R_AR_ARQOS, mEmptyLeftData_R_AR_ARREGION, mEmptyLeftData_R_AR_ARSIZE, mEmptyLeftData_R_AR_ARUSER, mEmptyLeftData_R_AR_ARVALID, mEmptyLeftData_R_R_RREADY, mEmptyLeftData_W_AW_AWADDR, mEmptyLeftData_W_AW_AWBURST, mEmptyLeftData_W_AW_AWCACHE, mEmptyLeftData_W_AW_AWID, mEmptyLeftData_W_AW_AWLEN, mEmptyLeftData_W_AW_AWLOCK, mEmptyLeftData_W_AW_AWPROT, mEmptyLeftData_W_AW_AWQOS, mEmptyLeftData_W_AW_AWREGION, mEmptyLeftData_W_AW_AWSIZE, mEmptyLeftData_W_AW_AWUSER, mEmptyLeftData_W_AW_AWVALID, mEmptyLeftData_W_B_BREADY, mEmptyLeftData_W_W_WDATA, mEmptyLeftData_W_W_WID, mEmptyLeftData_W_W_WLAST, mEmptyLeftData_W_W_WSTRB, mEmptyLeftData_W_W_WUSER, mEmptyLeftData_W_W_WVALID, mMuxLeftData_R_AR_ARADDR, mMuxLeftData_R_AR_ARBURST, mMuxLeftData_R_AR_ARCACHE, mMuxLeftData_R_AR_ARID, mMuxLeftData_R_AR_ARLEN, mMuxLeftData_R_AR_ARLOCK, mMuxLeftData_R_AR_ARPROT, mMuxLeftData_R_AR_ARQOS, mMuxLeftData_R_AR_ARREGION, mMuxLeftData_R_AR_ARSIZE, mMuxLeftData_R_AR_ARUSER, mMuxLeftData_R_AR_ARVALID, mMuxLeftData_R_R_RREADY, mMuxLeftData_W_AW_AWADDR, mMuxLeftData_W_AW_AWBURST, mMuxLeftData_W_AW_AWCACHE, mMuxLeftData_W_AW_AWID, mMuxLeftData_W_AW_AWLEN, mMuxLeftData_W_AW_AWLOCK, mMuxLeftData_W_AW_AWPROT, mMuxLeftData_W_AW_AWQOS, mMuxLeftData_W_AW_AWREGION, mMuxLeftData_W_AW_AWSIZE, mMuxLeftData_W_AW_AWUSER, mMuxLeftData_W_AW_AWVALID, mMuxLeftData_W_B_BREADY, mMuxLeftData_W_W_WDATA, mMuxLeftData_W_W_WID, mMuxLeftData_W_W_WLAST, mMuxLeftData_W_W_WSTRB, mMuxLeftData_W_W_WUSER, mMuxLeftData_W_W_WVALID)
	begin
		if FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(0)(221) <= mMuxLeftData_W_B_BREADY;
			mOutLeftData(0)(220) <= mMuxLeftData_W_W_WVALID;
			mOutLeftData(0)(219 downto 212) <= mMuxLeftData_W_W_WUSER;
			mOutLeftData(0)(211) <= mMuxLeftData_W_W_WLAST;
			mOutLeftData(0)(210 downto 207) <= mMuxLeftData_W_W_WSTRB;
			mOutLeftData(0)(206 downto 199) <= mMuxLeftData_W_W_WDATA(3);
			mOutLeftData(0)(198 downto 191) <= mMuxLeftData_W_W_WDATA(2);
			mOutLeftData(0)(190 downto 183) <= mMuxLeftData_W_W_WDATA(1);
			mOutLeftData(0)(182 downto 175) <= mMuxLeftData_W_W_WDATA(0);
			mOutLeftData(0)(174 downto 167) <= mMuxLeftData_W_W_WID;
			mOutLeftData(0)(166) <= mMuxLeftData_W_AW_AWVALID;
			mOutLeftData(0)(165 downto 158) <= mMuxLeftData_W_AW_AWUSER;
			mOutLeftData(0)(157 downto 150) <= mMuxLeftData_W_AW_AWREGION;
			mOutLeftData(0)(149 downto 146) <= mMuxLeftData_W_AW_AWQOS;
			mOutLeftData(0)(145 downto 143) <= mMuxLeftData_W_AW_AWPROT;
			mOutLeftData(0)(142 downto 139) <= mMuxLeftData_W_AW_AWCACHE;
			mOutLeftData(0)(138 downto 137) <= mMuxLeftData_W_AW_AWLOCK;
			mOutLeftData(0)(136 downto 135) <= mMuxLeftData_W_AW_AWBURST;
			mOutLeftData(0)(134 downto 132) <= mMuxLeftData_W_AW_AWSIZE;
			mOutLeftData(0)(131 downto 124) <= mMuxLeftData_W_AW_AWLEN;
			mOutLeftData(0)(123 downto 92) <= mMuxLeftData_W_AW_AWADDR;
			mOutLeftData(0)(91 downto 84) <= mMuxLeftData_W_AW_AWID;
			mOutLeftData(0)(83) <= mMuxLeftData_R_R_RREADY;
			mOutLeftData(0)(82) <= mMuxLeftData_R_AR_ARVALID;
			mOutLeftData(0)(81 downto 74) <= mMuxLeftData_R_AR_ARUSER;
			mOutLeftData(0)(73 downto 66) <= mMuxLeftData_R_AR_ARREGION;
			mOutLeftData(0)(65 downto 62) <= mMuxLeftData_R_AR_ARQOS;
			mOutLeftData(0)(61 downto 59) <= mMuxLeftData_R_AR_ARPROT;
			mOutLeftData(0)(58 downto 55) <= mMuxLeftData_R_AR_ARCACHE;
			mOutLeftData(0)(54 downto 53) <= mMuxLeftData_R_AR_ARLOCK;
			mOutLeftData(0)(52 downto 51) <= mMuxLeftData_R_AR_ARBURST;
			mOutLeftData(0)(50 downto 48) <= mMuxLeftData_R_AR_ARSIZE;
			mOutLeftData(0)(47 downto 40) <= mMuxLeftData_R_AR_ARLEN;
			mOutLeftData(0)(39 downto 8) <= mMuxLeftData_R_AR_ARADDR;
			mOutLeftData(0)(7 downto 0) <= mMuxLeftData_R_AR_ARID;
		else
			mOutLeftData(0)(221) <= mEmptyLeftData_W_B_BREADY;
			mOutLeftData(0)(220) <= mEmptyLeftData_W_W_WVALID;
			mOutLeftData(0)(219 downto 212) <= mEmptyLeftData_W_W_WUSER;
			mOutLeftData(0)(211) <= mEmptyLeftData_W_W_WLAST;
			mOutLeftData(0)(210 downto 207) <= mEmptyLeftData_W_W_WSTRB;
			mOutLeftData(0)(206 downto 199) <= mEmptyLeftData_W_W_WDATA(3);
			mOutLeftData(0)(198 downto 191) <= mEmptyLeftData_W_W_WDATA(2);
			mOutLeftData(0)(190 downto 183) <= mEmptyLeftData_W_W_WDATA(1);
			mOutLeftData(0)(182 downto 175) <= mEmptyLeftData_W_W_WDATA(0);
			mOutLeftData(0)(174 downto 167) <= mEmptyLeftData_W_W_WID;
			mOutLeftData(0)(166) <= mEmptyLeftData_W_AW_AWVALID;
			mOutLeftData(0)(165 downto 158) <= mEmptyLeftData_W_AW_AWUSER;
			mOutLeftData(0)(157 downto 150) <= mEmptyLeftData_W_AW_AWREGION;
			mOutLeftData(0)(149 downto 146) <= mEmptyLeftData_W_AW_AWQOS;
			mOutLeftData(0)(145 downto 143) <= mEmptyLeftData_W_AW_AWPROT;
			mOutLeftData(0)(142 downto 139) <= mEmptyLeftData_W_AW_AWCACHE;
			mOutLeftData(0)(138 downto 137) <= mEmptyLeftData_W_AW_AWLOCK;
			mOutLeftData(0)(136 downto 135) <= mEmptyLeftData_W_AW_AWBURST;
			mOutLeftData(0)(134 downto 132) <= mEmptyLeftData_W_AW_AWSIZE;
			mOutLeftData(0)(131 downto 124) <= mEmptyLeftData_W_AW_AWLEN;
			mOutLeftData(0)(123 downto 92) <= mEmptyLeftData_W_AW_AWADDR;
			mOutLeftData(0)(91 downto 84) <= mEmptyLeftData_W_AW_AWID;
			mOutLeftData(0)(83) <= mEmptyLeftData_R_R_RREADY;
			mOutLeftData(0)(82) <= mEmptyLeftData_R_AR_ARVALID;
			mOutLeftData(0)(81 downto 74) <= mEmptyLeftData_R_AR_ARUSER;
			mOutLeftData(0)(73 downto 66) <= mEmptyLeftData_R_AR_ARREGION;
			mOutLeftData(0)(65 downto 62) <= mEmptyLeftData_R_AR_ARQOS;
			mOutLeftData(0)(61 downto 59) <= mEmptyLeftData_R_AR_ARPROT;
			mOutLeftData(0)(58 downto 55) <= mEmptyLeftData_R_AR_ARCACHE;
			mOutLeftData(0)(54 downto 53) <= mEmptyLeftData_R_AR_ARLOCK;
			mOutLeftData(0)(52 downto 51) <= mEmptyLeftData_R_AR_ARBURST;
			mOutLeftData(0)(50 downto 48) <= mEmptyLeftData_R_AR_ARSIZE;
			mOutLeftData(0)(47 downto 40) <= mEmptyLeftData_R_AR_ARLEN;
			mOutLeftData(0)(39 downto 8) <= mEmptyLeftData_R_AR_ARADDR;
			mOutLeftData(0)(7 downto 0) <= mEmptyLeftData_R_AR_ARID;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_R_AR_ARADDR, mEmptyLeftData_R_AR_ARBURST, mEmptyLeftData_R_AR_ARCACHE, mEmptyLeftData_R_AR_ARID, mEmptyLeftData_R_AR_ARLEN, mEmptyLeftData_R_AR_ARLOCK, mEmptyLeftData_R_AR_ARPROT, mEmptyLeftData_R_AR_ARQOS, mEmptyLeftData_R_AR_ARREGION, mEmptyLeftData_R_AR_ARSIZE, mEmptyLeftData_R_AR_ARUSER, mEmptyLeftData_R_AR_ARVALID, mEmptyLeftData_R_R_RREADY, mEmptyLeftData_W_AW_AWADDR, mEmptyLeftData_W_AW_AWBURST, mEmptyLeftData_W_AW_AWCACHE, mEmptyLeftData_W_AW_AWID, mEmptyLeftData_W_AW_AWLEN, mEmptyLeftData_W_AW_AWLOCK, mEmptyLeftData_W_AW_AWPROT, mEmptyLeftData_W_AW_AWQOS, mEmptyLeftData_W_AW_AWREGION, mEmptyLeftData_W_AW_AWSIZE, mEmptyLeftData_W_AW_AWUSER, mEmptyLeftData_W_AW_AWVALID, mEmptyLeftData_W_B_BREADY, mEmptyLeftData_W_W_WDATA, mEmptyLeftData_W_W_WID, mEmptyLeftData_W_W_WLAST, mEmptyLeftData_W_W_WSTRB, mEmptyLeftData_W_W_WUSER, mEmptyLeftData_W_W_WVALID, mMuxLeftData_R_AR_ARADDR, mMuxLeftData_R_AR_ARBURST, mMuxLeftData_R_AR_ARCACHE, mMuxLeftData_R_AR_ARID, mMuxLeftData_R_AR_ARLEN, mMuxLeftData_R_AR_ARLOCK, mMuxLeftData_R_AR_ARPROT, mMuxLeftData_R_AR_ARQOS, mMuxLeftData_R_AR_ARREGION, mMuxLeftData_R_AR_ARSIZE, mMuxLeftData_R_AR_ARUSER, mMuxLeftData_R_AR_ARVALID, mMuxLeftData_R_R_RREADY, mMuxLeftData_W_AW_AWADDR, mMuxLeftData_W_AW_AWBURST, mMuxLeftData_W_AW_AWCACHE, mMuxLeftData_W_AW_AWID, mMuxLeftData_W_AW_AWLEN, mMuxLeftData_W_AW_AWLOCK, mMuxLeftData_W_AW_AWPROT, mMuxLeftData_W_AW_AWQOS, mMuxLeftData_W_AW_AWREGION, mMuxLeftData_W_AW_AWSIZE, mMuxLeftData_W_AW_AWUSER, mMuxLeftData_W_AW_AWVALID, mMuxLeftData_W_B_BREADY, mMuxLeftData_W_W_WDATA, mMuxLeftData_W_W_WID, mMuxLeftData_W_W_WLAST, mMuxLeftData_W_W_WSTRB, mMuxLeftData_W_W_WUSER, mMuxLeftData_W_W_WVALID)
	begin
		if FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(1)(221) <= mMuxLeftData_W_B_BREADY;
			mOutLeftData(1)(220) <= mMuxLeftData_W_W_WVALID;
			mOutLeftData(1)(219 downto 212) <= mMuxLeftData_W_W_WUSER;
			mOutLeftData(1)(211) <= mMuxLeftData_W_W_WLAST;
			mOutLeftData(1)(210 downto 207) <= mMuxLeftData_W_W_WSTRB;
			mOutLeftData(1)(206 downto 199) <= mMuxLeftData_W_W_WDATA(3);
			mOutLeftData(1)(198 downto 191) <= mMuxLeftData_W_W_WDATA(2);
			mOutLeftData(1)(190 downto 183) <= mMuxLeftData_W_W_WDATA(1);
			mOutLeftData(1)(182 downto 175) <= mMuxLeftData_W_W_WDATA(0);
			mOutLeftData(1)(174 downto 167) <= mMuxLeftData_W_W_WID;
			mOutLeftData(1)(166) <= mMuxLeftData_W_AW_AWVALID;
			mOutLeftData(1)(165 downto 158) <= mMuxLeftData_W_AW_AWUSER;
			mOutLeftData(1)(157 downto 150) <= mMuxLeftData_W_AW_AWREGION;
			mOutLeftData(1)(149 downto 146) <= mMuxLeftData_W_AW_AWQOS;
			mOutLeftData(1)(145 downto 143) <= mMuxLeftData_W_AW_AWPROT;
			mOutLeftData(1)(142 downto 139) <= mMuxLeftData_W_AW_AWCACHE;
			mOutLeftData(1)(138 downto 137) <= mMuxLeftData_W_AW_AWLOCK;
			mOutLeftData(1)(136 downto 135) <= mMuxLeftData_W_AW_AWBURST;
			mOutLeftData(1)(134 downto 132) <= mMuxLeftData_W_AW_AWSIZE;
			mOutLeftData(1)(131 downto 124) <= mMuxLeftData_W_AW_AWLEN;
			mOutLeftData(1)(123 downto 92) <= mMuxLeftData_W_AW_AWADDR;
			mOutLeftData(1)(91 downto 84) <= mMuxLeftData_W_AW_AWID;
			mOutLeftData(1)(83) <= mMuxLeftData_R_R_RREADY;
			mOutLeftData(1)(82) <= mMuxLeftData_R_AR_ARVALID;
			mOutLeftData(1)(81 downto 74) <= mMuxLeftData_R_AR_ARUSER;
			mOutLeftData(1)(73 downto 66) <= mMuxLeftData_R_AR_ARREGION;
			mOutLeftData(1)(65 downto 62) <= mMuxLeftData_R_AR_ARQOS;
			mOutLeftData(1)(61 downto 59) <= mMuxLeftData_R_AR_ARPROT;
			mOutLeftData(1)(58 downto 55) <= mMuxLeftData_R_AR_ARCACHE;
			mOutLeftData(1)(54 downto 53) <= mMuxLeftData_R_AR_ARLOCK;
			mOutLeftData(1)(52 downto 51) <= mMuxLeftData_R_AR_ARBURST;
			mOutLeftData(1)(50 downto 48) <= mMuxLeftData_R_AR_ARSIZE;
			mOutLeftData(1)(47 downto 40) <= mMuxLeftData_R_AR_ARLEN;
			mOutLeftData(1)(39 downto 8) <= mMuxLeftData_R_AR_ARADDR;
			mOutLeftData(1)(7 downto 0) <= mMuxLeftData_R_AR_ARID;
		else
			mOutLeftData(1)(221) <= mEmptyLeftData_W_B_BREADY;
			mOutLeftData(1)(220) <= mEmptyLeftData_W_W_WVALID;
			mOutLeftData(1)(219 downto 212) <= mEmptyLeftData_W_W_WUSER;
			mOutLeftData(1)(211) <= mEmptyLeftData_W_W_WLAST;
			mOutLeftData(1)(210 downto 207) <= mEmptyLeftData_W_W_WSTRB;
			mOutLeftData(1)(206 downto 199) <= mEmptyLeftData_W_W_WDATA(3);
			mOutLeftData(1)(198 downto 191) <= mEmptyLeftData_W_W_WDATA(2);
			mOutLeftData(1)(190 downto 183) <= mEmptyLeftData_W_W_WDATA(1);
			mOutLeftData(1)(182 downto 175) <= mEmptyLeftData_W_W_WDATA(0);
			mOutLeftData(1)(174 downto 167) <= mEmptyLeftData_W_W_WID;
			mOutLeftData(1)(166) <= mEmptyLeftData_W_AW_AWVALID;
			mOutLeftData(1)(165 downto 158) <= mEmptyLeftData_W_AW_AWUSER;
			mOutLeftData(1)(157 downto 150) <= mEmptyLeftData_W_AW_AWREGION;
			mOutLeftData(1)(149 downto 146) <= mEmptyLeftData_W_AW_AWQOS;
			mOutLeftData(1)(145 downto 143) <= mEmptyLeftData_W_AW_AWPROT;
			mOutLeftData(1)(142 downto 139) <= mEmptyLeftData_W_AW_AWCACHE;
			mOutLeftData(1)(138 downto 137) <= mEmptyLeftData_W_AW_AWLOCK;
			mOutLeftData(1)(136 downto 135) <= mEmptyLeftData_W_AW_AWBURST;
			mOutLeftData(1)(134 downto 132) <= mEmptyLeftData_W_AW_AWSIZE;
			mOutLeftData(1)(131 downto 124) <= mEmptyLeftData_W_AW_AWLEN;
			mOutLeftData(1)(123 downto 92) <= mEmptyLeftData_W_AW_AWADDR;
			mOutLeftData(1)(91 downto 84) <= mEmptyLeftData_W_AW_AWID;
			mOutLeftData(1)(83) <= mEmptyLeftData_R_R_RREADY;
			mOutLeftData(1)(82) <= mEmptyLeftData_R_AR_ARVALID;
			mOutLeftData(1)(81 downto 74) <= mEmptyLeftData_R_AR_ARUSER;
			mOutLeftData(1)(73 downto 66) <= mEmptyLeftData_R_AR_ARREGION;
			mOutLeftData(1)(65 downto 62) <= mEmptyLeftData_R_AR_ARQOS;
			mOutLeftData(1)(61 downto 59) <= mEmptyLeftData_R_AR_ARPROT;
			mOutLeftData(1)(58 downto 55) <= mEmptyLeftData_R_AR_ARCACHE;
			mOutLeftData(1)(54 downto 53) <= mEmptyLeftData_R_AR_ARLOCK;
			mOutLeftData(1)(52 downto 51) <= mEmptyLeftData_R_AR_ARBURST;
			mOutLeftData(1)(50 downto 48) <= mEmptyLeftData_R_AR_ARSIZE;
			mOutLeftData(1)(47 downto 40) <= mEmptyLeftData_R_AR_ARLEN;
			mOutLeftData(1)(39 downto 8) <= mEmptyLeftData_R_AR_ARADDR;
			mOutLeftData(1)(7 downto 0) <= mEmptyLeftData_R_AR_ARID;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_R_AR_ARADDR, mEmptyLeftData_R_AR_ARBURST, mEmptyLeftData_R_AR_ARCACHE, mEmptyLeftData_R_AR_ARID, mEmptyLeftData_R_AR_ARLEN, mEmptyLeftData_R_AR_ARLOCK, mEmptyLeftData_R_AR_ARPROT, mEmptyLeftData_R_AR_ARQOS, mEmptyLeftData_R_AR_ARREGION, mEmptyLeftData_R_AR_ARSIZE, mEmptyLeftData_R_AR_ARUSER, mEmptyLeftData_R_AR_ARVALID, mEmptyLeftData_R_R_RREADY, mEmptyLeftData_W_AW_AWADDR, mEmptyLeftData_W_AW_AWBURST, mEmptyLeftData_W_AW_AWCACHE, mEmptyLeftData_W_AW_AWID, mEmptyLeftData_W_AW_AWLEN, mEmptyLeftData_W_AW_AWLOCK, mEmptyLeftData_W_AW_AWPROT, mEmptyLeftData_W_AW_AWQOS, mEmptyLeftData_W_AW_AWREGION, mEmptyLeftData_W_AW_AWSIZE, mEmptyLeftData_W_AW_AWUSER, mEmptyLeftData_W_AW_AWVALID, mEmptyLeftData_W_B_BREADY, mEmptyLeftData_W_W_WDATA, mEmptyLeftData_W_W_WID, mEmptyLeftData_W_W_WLAST, mEmptyLeftData_W_W_WSTRB, mEmptyLeftData_W_W_WUSER, mEmptyLeftData_W_W_WVALID, mMuxLeftData_R_AR_ARADDR, mMuxLeftData_R_AR_ARBURST, mMuxLeftData_R_AR_ARCACHE, mMuxLeftData_R_AR_ARID, mMuxLeftData_R_AR_ARLEN, mMuxLeftData_R_AR_ARLOCK, mMuxLeftData_R_AR_ARPROT, mMuxLeftData_R_AR_ARQOS, mMuxLeftData_R_AR_ARREGION, mMuxLeftData_R_AR_ARSIZE, mMuxLeftData_R_AR_ARUSER, mMuxLeftData_R_AR_ARVALID, mMuxLeftData_R_R_RREADY, mMuxLeftData_W_AW_AWADDR, mMuxLeftData_W_AW_AWBURST, mMuxLeftData_W_AW_AWCACHE, mMuxLeftData_W_AW_AWID, mMuxLeftData_W_AW_AWLEN, mMuxLeftData_W_AW_AWLOCK, mMuxLeftData_W_AW_AWPROT, mMuxLeftData_W_AW_AWQOS, mMuxLeftData_W_AW_AWREGION, mMuxLeftData_W_AW_AWSIZE, mMuxLeftData_W_AW_AWUSER, mMuxLeftData_W_AW_AWVALID, mMuxLeftData_W_B_BREADY, mMuxLeftData_W_W_WDATA, mMuxLeftData_W_W_WID, mMuxLeftData_W_W_WLAST, mMuxLeftData_W_W_WSTRB, mMuxLeftData_W_W_WUSER, mMuxLeftData_W_W_WVALID)
	begin
		if FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(2)(221) <= mMuxLeftData_W_B_BREADY;
			mOutLeftData(2)(220) <= mMuxLeftData_W_W_WVALID;
			mOutLeftData(2)(219 downto 212) <= mMuxLeftData_W_W_WUSER;
			mOutLeftData(2)(211) <= mMuxLeftData_W_W_WLAST;
			mOutLeftData(2)(210 downto 207) <= mMuxLeftData_W_W_WSTRB;
			mOutLeftData(2)(206 downto 199) <= mMuxLeftData_W_W_WDATA(3);
			mOutLeftData(2)(198 downto 191) <= mMuxLeftData_W_W_WDATA(2);
			mOutLeftData(2)(190 downto 183) <= mMuxLeftData_W_W_WDATA(1);
			mOutLeftData(2)(182 downto 175) <= mMuxLeftData_W_W_WDATA(0);
			mOutLeftData(2)(174 downto 167) <= mMuxLeftData_W_W_WID;
			mOutLeftData(2)(166) <= mMuxLeftData_W_AW_AWVALID;
			mOutLeftData(2)(165 downto 158) <= mMuxLeftData_W_AW_AWUSER;
			mOutLeftData(2)(157 downto 150) <= mMuxLeftData_W_AW_AWREGION;
			mOutLeftData(2)(149 downto 146) <= mMuxLeftData_W_AW_AWQOS;
			mOutLeftData(2)(145 downto 143) <= mMuxLeftData_W_AW_AWPROT;
			mOutLeftData(2)(142 downto 139) <= mMuxLeftData_W_AW_AWCACHE;
			mOutLeftData(2)(138 downto 137) <= mMuxLeftData_W_AW_AWLOCK;
			mOutLeftData(2)(136 downto 135) <= mMuxLeftData_W_AW_AWBURST;
			mOutLeftData(2)(134 downto 132) <= mMuxLeftData_W_AW_AWSIZE;
			mOutLeftData(2)(131 downto 124) <= mMuxLeftData_W_AW_AWLEN;
			mOutLeftData(2)(123 downto 92) <= mMuxLeftData_W_AW_AWADDR;
			mOutLeftData(2)(91 downto 84) <= mMuxLeftData_W_AW_AWID;
			mOutLeftData(2)(83) <= mMuxLeftData_R_R_RREADY;
			mOutLeftData(2)(82) <= mMuxLeftData_R_AR_ARVALID;
			mOutLeftData(2)(81 downto 74) <= mMuxLeftData_R_AR_ARUSER;
			mOutLeftData(2)(73 downto 66) <= mMuxLeftData_R_AR_ARREGION;
			mOutLeftData(2)(65 downto 62) <= mMuxLeftData_R_AR_ARQOS;
			mOutLeftData(2)(61 downto 59) <= mMuxLeftData_R_AR_ARPROT;
			mOutLeftData(2)(58 downto 55) <= mMuxLeftData_R_AR_ARCACHE;
			mOutLeftData(2)(54 downto 53) <= mMuxLeftData_R_AR_ARLOCK;
			mOutLeftData(2)(52 downto 51) <= mMuxLeftData_R_AR_ARBURST;
			mOutLeftData(2)(50 downto 48) <= mMuxLeftData_R_AR_ARSIZE;
			mOutLeftData(2)(47 downto 40) <= mMuxLeftData_R_AR_ARLEN;
			mOutLeftData(2)(39 downto 8) <= mMuxLeftData_R_AR_ARADDR;
			mOutLeftData(2)(7 downto 0) <= mMuxLeftData_R_AR_ARID;
		else
			mOutLeftData(2)(221) <= mEmptyLeftData_W_B_BREADY;
			mOutLeftData(2)(220) <= mEmptyLeftData_W_W_WVALID;
			mOutLeftData(2)(219 downto 212) <= mEmptyLeftData_W_W_WUSER;
			mOutLeftData(2)(211) <= mEmptyLeftData_W_W_WLAST;
			mOutLeftData(2)(210 downto 207) <= mEmptyLeftData_W_W_WSTRB;
			mOutLeftData(2)(206 downto 199) <= mEmptyLeftData_W_W_WDATA(3);
			mOutLeftData(2)(198 downto 191) <= mEmptyLeftData_W_W_WDATA(2);
			mOutLeftData(2)(190 downto 183) <= mEmptyLeftData_W_W_WDATA(1);
			mOutLeftData(2)(182 downto 175) <= mEmptyLeftData_W_W_WDATA(0);
			mOutLeftData(2)(174 downto 167) <= mEmptyLeftData_W_W_WID;
			mOutLeftData(2)(166) <= mEmptyLeftData_W_AW_AWVALID;
			mOutLeftData(2)(165 downto 158) <= mEmptyLeftData_W_AW_AWUSER;
			mOutLeftData(2)(157 downto 150) <= mEmptyLeftData_W_AW_AWREGION;
			mOutLeftData(2)(149 downto 146) <= mEmptyLeftData_W_AW_AWQOS;
			mOutLeftData(2)(145 downto 143) <= mEmptyLeftData_W_AW_AWPROT;
			mOutLeftData(2)(142 downto 139) <= mEmptyLeftData_W_AW_AWCACHE;
			mOutLeftData(2)(138 downto 137) <= mEmptyLeftData_W_AW_AWLOCK;
			mOutLeftData(2)(136 downto 135) <= mEmptyLeftData_W_AW_AWBURST;
			mOutLeftData(2)(134 downto 132) <= mEmptyLeftData_W_AW_AWSIZE;
			mOutLeftData(2)(131 downto 124) <= mEmptyLeftData_W_AW_AWLEN;
			mOutLeftData(2)(123 downto 92) <= mEmptyLeftData_W_AW_AWADDR;
			mOutLeftData(2)(91 downto 84) <= mEmptyLeftData_W_AW_AWID;
			mOutLeftData(2)(83) <= mEmptyLeftData_R_R_RREADY;
			mOutLeftData(2)(82) <= mEmptyLeftData_R_AR_ARVALID;
			mOutLeftData(2)(81 downto 74) <= mEmptyLeftData_R_AR_ARUSER;
			mOutLeftData(2)(73 downto 66) <= mEmptyLeftData_R_AR_ARREGION;
			mOutLeftData(2)(65 downto 62) <= mEmptyLeftData_R_AR_ARQOS;
			mOutLeftData(2)(61 downto 59) <= mEmptyLeftData_R_AR_ARPROT;
			mOutLeftData(2)(58 downto 55) <= mEmptyLeftData_R_AR_ARCACHE;
			mOutLeftData(2)(54 downto 53) <= mEmptyLeftData_R_AR_ARLOCK;
			mOutLeftData(2)(52 downto 51) <= mEmptyLeftData_R_AR_ARBURST;
			mOutLeftData(2)(50 downto 48) <= mEmptyLeftData_R_AR_ARSIZE;
			mOutLeftData(2)(47 downto 40) <= mEmptyLeftData_R_AR_ARLEN;
			mOutLeftData(2)(39 downto 8) <= mEmptyLeftData_R_AR_ARADDR;
			mOutLeftData(2)(7 downto 0) <= mEmptyLeftData_R_AR_ARID;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_R_AR_ARADDR, mEmptyLeftData_R_AR_ARBURST, mEmptyLeftData_R_AR_ARCACHE, mEmptyLeftData_R_AR_ARID, mEmptyLeftData_R_AR_ARLEN, mEmptyLeftData_R_AR_ARLOCK, mEmptyLeftData_R_AR_ARPROT, mEmptyLeftData_R_AR_ARQOS, mEmptyLeftData_R_AR_ARREGION, mEmptyLeftData_R_AR_ARSIZE, mEmptyLeftData_R_AR_ARUSER, mEmptyLeftData_R_AR_ARVALID, mEmptyLeftData_R_R_RREADY, mEmptyLeftData_W_AW_AWADDR, mEmptyLeftData_W_AW_AWBURST, mEmptyLeftData_W_AW_AWCACHE, mEmptyLeftData_W_AW_AWID, mEmptyLeftData_W_AW_AWLEN, mEmptyLeftData_W_AW_AWLOCK, mEmptyLeftData_W_AW_AWPROT, mEmptyLeftData_W_AW_AWQOS, mEmptyLeftData_W_AW_AWREGION, mEmptyLeftData_W_AW_AWSIZE, mEmptyLeftData_W_AW_AWUSER, mEmptyLeftData_W_AW_AWVALID, mEmptyLeftData_W_B_BREADY, mEmptyLeftData_W_W_WDATA, mEmptyLeftData_W_W_WID, mEmptyLeftData_W_W_WLAST, mEmptyLeftData_W_W_WSTRB, mEmptyLeftData_W_W_WUSER, mEmptyLeftData_W_W_WVALID, mMuxLeftData_R_AR_ARADDR, mMuxLeftData_R_AR_ARBURST, mMuxLeftData_R_AR_ARCACHE, mMuxLeftData_R_AR_ARID, mMuxLeftData_R_AR_ARLEN, mMuxLeftData_R_AR_ARLOCK, mMuxLeftData_R_AR_ARPROT, mMuxLeftData_R_AR_ARQOS, mMuxLeftData_R_AR_ARREGION, mMuxLeftData_R_AR_ARSIZE, mMuxLeftData_R_AR_ARUSER, mMuxLeftData_R_AR_ARVALID, mMuxLeftData_R_R_RREADY, mMuxLeftData_W_AW_AWADDR, mMuxLeftData_W_AW_AWBURST, mMuxLeftData_W_AW_AWCACHE, mMuxLeftData_W_AW_AWID, mMuxLeftData_W_AW_AWLEN, mMuxLeftData_W_AW_AWLOCK, mMuxLeftData_W_AW_AWPROT, mMuxLeftData_W_AW_AWQOS, mMuxLeftData_W_AW_AWREGION, mMuxLeftData_W_AW_AWSIZE, mMuxLeftData_W_AW_AWUSER, mMuxLeftData_W_AW_AWVALID, mMuxLeftData_W_B_BREADY, mMuxLeftData_W_W_WDATA, mMuxLeftData_W_W_WID, mMuxLeftData_W_W_WLAST, mMuxLeftData_W_W_WSTRB, mMuxLeftData_W_W_WUSER, mMuxLeftData_W_W_WVALID)
	begin
		if FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(3)(221) <= mMuxLeftData_W_B_BREADY;
			mOutLeftData(3)(220) <= mMuxLeftData_W_W_WVALID;
			mOutLeftData(3)(219 downto 212) <= mMuxLeftData_W_W_WUSER;
			mOutLeftData(3)(211) <= mMuxLeftData_W_W_WLAST;
			mOutLeftData(3)(210 downto 207) <= mMuxLeftData_W_W_WSTRB;
			mOutLeftData(3)(206 downto 199) <= mMuxLeftData_W_W_WDATA(3);
			mOutLeftData(3)(198 downto 191) <= mMuxLeftData_W_W_WDATA(2);
			mOutLeftData(3)(190 downto 183) <= mMuxLeftData_W_W_WDATA(1);
			mOutLeftData(3)(182 downto 175) <= mMuxLeftData_W_W_WDATA(0);
			mOutLeftData(3)(174 downto 167) <= mMuxLeftData_W_W_WID;
			mOutLeftData(3)(166) <= mMuxLeftData_W_AW_AWVALID;
			mOutLeftData(3)(165 downto 158) <= mMuxLeftData_W_AW_AWUSER;
			mOutLeftData(3)(157 downto 150) <= mMuxLeftData_W_AW_AWREGION;
			mOutLeftData(3)(149 downto 146) <= mMuxLeftData_W_AW_AWQOS;
			mOutLeftData(3)(145 downto 143) <= mMuxLeftData_W_AW_AWPROT;
			mOutLeftData(3)(142 downto 139) <= mMuxLeftData_W_AW_AWCACHE;
			mOutLeftData(3)(138 downto 137) <= mMuxLeftData_W_AW_AWLOCK;
			mOutLeftData(3)(136 downto 135) <= mMuxLeftData_W_AW_AWBURST;
			mOutLeftData(3)(134 downto 132) <= mMuxLeftData_W_AW_AWSIZE;
			mOutLeftData(3)(131 downto 124) <= mMuxLeftData_W_AW_AWLEN;
			mOutLeftData(3)(123 downto 92) <= mMuxLeftData_W_AW_AWADDR;
			mOutLeftData(3)(91 downto 84) <= mMuxLeftData_W_AW_AWID;
			mOutLeftData(3)(83) <= mMuxLeftData_R_R_RREADY;
			mOutLeftData(3)(82) <= mMuxLeftData_R_AR_ARVALID;
			mOutLeftData(3)(81 downto 74) <= mMuxLeftData_R_AR_ARUSER;
			mOutLeftData(3)(73 downto 66) <= mMuxLeftData_R_AR_ARREGION;
			mOutLeftData(3)(65 downto 62) <= mMuxLeftData_R_AR_ARQOS;
			mOutLeftData(3)(61 downto 59) <= mMuxLeftData_R_AR_ARPROT;
			mOutLeftData(3)(58 downto 55) <= mMuxLeftData_R_AR_ARCACHE;
			mOutLeftData(3)(54 downto 53) <= mMuxLeftData_R_AR_ARLOCK;
			mOutLeftData(3)(52 downto 51) <= mMuxLeftData_R_AR_ARBURST;
			mOutLeftData(3)(50 downto 48) <= mMuxLeftData_R_AR_ARSIZE;
			mOutLeftData(3)(47 downto 40) <= mMuxLeftData_R_AR_ARLEN;
			mOutLeftData(3)(39 downto 8) <= mMuxLeftData_R_AR_ARADDR;
			mOutLeftData(3)(7 downto 0) <= mMuxLeftData_R_AR_ARID;
		else
			mOutLeftData(3)(221) <= mEmptyLeftData_W_B_BREADY;
			mOutLeftData(3)(220) <= mEmptyLeftData_W_W_WVALID;
			mOutLeftData(3)(219 downto 212) <= mEmptyLeftData_W_W_WUSER;
			mOutLeftData(3)(211) <= mEmptyLeftData_W_W_WLAST;
			mOutLeftData(3)(210 downto 207) <= mEmptyLeftData_W_W_WSTRB;
			mOutLeftData(3)(206 downto 199) <= mEmptyLeftData_W_W_WDATA(3);
			mOutLeftData(3)(198 downto 191) <= mEmptyLeftData_W_W_WDATA(2);
			mOutLeftData(3)(190 downto 183) <= mEmptyLeftData_W_W_WDATA(1);
			mOutLeftData(3)(182 downto 175) <= mEmptyLeftData_W_W_WDATA(0);
			mOutLeftData(3)(174 downto 167) <= mEmptyLeftData_W_W_WID;
			mOutLeftData(3)(166) <= mEmptyLeftData_W_AW_AWVALID;
			mOutLeftData(3)(165 downto 158) <= mEmptyLeftData_W_AW_AWUSER;
			mOutLeftData(3)(157 downto 150) <= mEmptyLeftData_W_AW_AWREGION;
			mOutLeftData(3)(149 downto 146) <= mEmptyLeftData_W_AW_AWQOS;
			mOutLeftData(3)(145 downto 143) <= mEmptyLeftData_W_AW_AWPROT;
			mOutLeftData(3)(142 downto 139) <= mEmptyLeftData_W_AW_AWCACHE;
			mOutLeftData(3)(138 downto 137) <= mEmptyLeftData_W_AW_AWLOCK;
			mOutLeftData(3)(136 downto 135) <= mEmptyLeftData_W_AW_AWBURST;
			mOutLeftData(3)(134 downto 132) <= mEmptyLeftData_W_AW_AWSIZE;
			mOutLeftData(3)(131 downto 124) <= mEmptyLeftData_W_AW_AWLEN;
			mOutLeftData(3)(123 downto 92) <= mEmptyLeftData_W_AW_AWADDR;
			mOutLeftData(3)(91 downto 84) <= mEmptyLeftData_W_AW_AWID;
			mOutLeftData(3)(83) <= mEmptyLeftData_R_R_RREADY;
			mOutLeftData(3)(82) <= mEmptyLeftData_R_AR_ARVALID;
			mOutLeftData(3)(81 downto 74) <= mEmptyLeftData_R_AR_ARUSER;
			mOutLeftData(3)(73 downto 66) <= mEmptyLeftData_R_AR_ARREGION;
			mOutLeftData(3)(65 downto 62) <= mEmptyLeftData_R_AR_ARQOS;
			mOutLeftData(3)(61 downto 59) <= mEmptyLeftData_R_AR_ARPROT;
			mOutLeftData(3)(58 downto 55) <= mEmptyLeftData_R_AR_ARCACHE;
			mOutLeftData(3)(54 downto 53) <= mEmptyLeftData_R_AR_ARLOCK;
			mOutLeftData(3)(52 downto 51) <= mEmptyLeftData_R_AR_ARBURST;
			mOutLeftData(3)(50 downto 48) <= mEmptyLeftData_R_AR_ARSIZE;
			mOutLeftData(3)(47 downto 40) <= mEmptyLeftData_R_AR_ARLEN;
			mOutLeftData(3)(39 downto 8) <= mEmptyLeftData_R_AR_ARADDR;
			mOutLeftData(3)(7 downto 0) <= mEmptyLeftData_R_AR_ARID;
		end if;
	end process;
	process (Inputs_iRight, Inputs_iRightAddrValid, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY)
	begin
		if Inputs_iRightAddrValid = '1' then
			mMuxRightData_W_W_WREADY <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(73);
			mMuxRightData_W_B_BVALID <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(72);
			mMuxRightData_W_B_BUSER <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(71 downto 64);
			mMuxRightData_W_B_BRESP <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(63 downto 62);
			mMuxRightData_W_B_BID <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(61 downto 54);
			mMuxRightData_W_AW_AWREADY <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(53);
			mMuxRightData_R_R_RVALID <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(52);
			mMuxRightData_R_R_RUSER <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(51 downto 44);
			mMuxRightData_R_R_RLAST <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(43);
			mMuxRightData_R_R_RRESP <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(42 downto 41);
			mMuxRightData_R_R_RDATA(3) <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(40 downto 33);
			mMuxRightData_R_R_RDATA(2) <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(32 downto 25);
			mMuxRightData_R_R_RDATA(1) <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(24 downto 17);
			mMuxRightData_R_R_RDATA(0) <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(16 downto 9);
			mMuxRightData_R_R_RID <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(8 downto 1);
			mMuxRightData_R_AR_ARREADY <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(0);
		else
			mMuxRightData_R_AR_ARREADY <= mEmptyRightData_R_AR_ARREADY;
			mMuxRightData_R_R_RID <= mEmptyRightData_R_R_RID;
			mMuxRightData_R_R_RDATA(0) <= mEmptyRightData_R_R_RDATA(0);
			mMuxRightData_R_R_RDATA(1) <= mEmptyRightData_R_R_RDATA(1);
			mMuxRightData_R_R_RDATA(2) <= mEmptyRightData_R_R_RDATA(2);
			mMuxRightData_R_R_RDATA(3) <= mEmptyRightData_R_R_RDATA(3);
			mMuxRightData_R_R_RRESP <= mEmptyRightData_R_R_RRESP;
			mMuxRightData_R_R_RLAST <= mEmptyRightData_R_R_RLAST;
			mMuxRightData_R_R_RUSER <= mEmptyRightData_R_R_RUSER;
			mMuxRightData_R_R_RVALID <= mEmptyRightData_R_R_RVALID;
			mMuxRightData_W_AW_AWREADY <= mEmptyRightData_W_AW_AWREADY;
			mMuxRightData_W_B_BID <= mEmptyRightData_W_B_BID;
			mMuxRightData_W_B_BRESP <= mEmptyRightData_W_B_BRESP;
			mMuxRightData_W_B_BUSER <= mEmptyRightData_W_B_BUSER;
			mMuxRightData_W_B_BVALID <= mEmptyRightData_W_B_BVALID;
			mMuxRightData_W_W_WREADY <= mEmptyRightData_W_W_WREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(0)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(0)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(0)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(0)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(0)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(0)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(0)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(0)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(0)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(0)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(0)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(0)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(0)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(0)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(0)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(0)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(0)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(0)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(0)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(0)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(0)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(0)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(0)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(0)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(0)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(0)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(0)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(0)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(0)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(0)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(0)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(0)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(1)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(1)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(1)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(1)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(1)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(1)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(1)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(1)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(1)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(1)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(1)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(1)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(1)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(1)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(1)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(1)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(1)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(1)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(1)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(1)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(1)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(1)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(1)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(1)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(1)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(1)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(1)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(1)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(1)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(1)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(1)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(1)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(2)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(2)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(2)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(2)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(2)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(2)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(2)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(2)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(2)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(2)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(2)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(2)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(2)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(2)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(2)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(2)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(2)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(2)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(2)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(2)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(2)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(2)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(2)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(2)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(2)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(2)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(2)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(2)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(2)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(2)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(2)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(2)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(3)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(3)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(3)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(3)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(3)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(3)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(3)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(3)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(3)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(3)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(3)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(3)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(3)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(3)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(3)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(3)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(3)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(3)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(3)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(3)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(3)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(3)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(3)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(3)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(3)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(3)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(3)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(3)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(3)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(3)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(3)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(3)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(4)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(4)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(4)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(4)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(4)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(4)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(4)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(4)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(4)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(4)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(4)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(4)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(4)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(4)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(4)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(4)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(4)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(4)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(4)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(4)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(4)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(4)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(4)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(4)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(4)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(4)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(4)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(4)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(4)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(4)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(4)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(4)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(5)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(5)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(5)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(5)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(5)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(5)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(5)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(5)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(5)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(5)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(5)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(5)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(5)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(5)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(5)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(5)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(5)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(5)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(5)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(5)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(5)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(5)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(5)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(5)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(5)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(5)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(5)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(5)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(5)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(5)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(5)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(5)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(6)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(6)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(6)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(6)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(6)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(6)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(6)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(6)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(6)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(6)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(6)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(6)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(6)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(6)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(6)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(6)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(6)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(6)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(6)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(6)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(6)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(6)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(6)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(6)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(6)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(6)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(6)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(6)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(6)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(6)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(6)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(6)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_R_AR_ARREADY, mEmptyRightData_R_R_RDATA, mEmptyRightData_R_R_RID, mEmptyRightData_R_R_RLAST, mEmptyRightData_R_R_RRESP, mEmptyRightData_R_R_RUSER, mEmptyRightData_R_R_RVALID, mEmptyRightData_W_AW_AWREADY, mEmptyRightData_W_B_BID, mEmptyRightData_W_B_BRESP, mEmptyRightData_W_B_BUSER, mEmptyRightData_W_B_BVALID, mEmptyRightData_W_W_WREADY, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY)
	begin
		if FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(7)(73) <= mMuxRightData_W_W_WREADY;
			mOutRightData(7)(72) <= mMuxRightData_W_B_BVALID;
			mOutRightData(7)(71 downto 64) <= mMuxRightData_W_B_BUSER;
			mOutRightData(7)(63 downto 62) <= mMuxRightData_W_B_BRESP;
			mOutRightData(7)(61 downto 54) <= mMuxRightData_W_B_BID;
			mOutRightData(7)(53) <= mMuxRightData_W_AW_AWREADY;
			mOutRightData(7)(52) <= mMuxRightData_R_R_RVALID;
			mOutRightData(7)(51 downto 44) <= mMuxRightData_R_R_RUSER;
			mOutRightData(7)(43) <= mMuxRightData_R_R_RLAST;
			mOutRightData(7)(42 downto 41) <= mMuxRightData_R_R_RRESP;
			mOutRightData(7)(40 downto 33) <= mMuxRightData_R_R_RDATA(3);
			mOutRightData(7)(32 downto 25) <= mMuxRightData_R_R_RDATA(2);
			mOutRightData(7)(24 downto 17) <= mMuxRightData_R_R_RDATA(1);
			mOutRightData(7)(16 downto 9) <= mMuxRightData_R_R_RDATA(0);
			mOutRightData(7)(8 downto 1) <= mMuxRightData_R_R_RID;
			mOutRightData(7)(0) <= mMuxRightData_R_AR_ARREADY;
		else
			mOutRightData(7)(73) <= mEmptyRightData_W_W_WREADY;
			mOutRightData(7)(72) <= mEmptyRightData_W_B_BVALID;
			mOutRightData(7)(71 downto 64) <= mEmptyRightData_W_B_BUSER;
			mOutRightData(7)(63 downto 62) <= mEmptyRightData_W_B_BRESP;
			mOutRightData(7)(61 downto 54) <= mEmptyRightData_W_B_BID;
			mOutRightData(7)(53) <= mEmptyRightData_W_AW_AWREADY;
			mOutRightData(7)(52) <= mEmptyRightData_R_R_RVALID;
			mOutRightData(7)(51 downto 44) <= mEmptyRightData_R_R_RUSER;
			mOutRightData(7)(43) <= mEmptyRightData_R_R_RLAST;
			mOutRightData(7)(42 downto 41) <= mEmptyRightData_R_R_RRESP;
			mOutRightData(7)(40 downto 33) <= mEmptyRightData_R_R_RDATA(3);
			mOutRightData(7)(32 downto 25) <= mEmptyRightData_R_R_RDATA(2);
			mOutRightData(7)(24 downto 17) <= mEmptyRightData_R_R_RDATA(1);
			mOutRightData(7)(16 downto 9) <= mEmptyRightData_R_R_RDATA(0);
			mOutRightData(7)(8 downto 1) <= mEmptyRightData_R_R_RID;
			mOutRightData(7)(0) <= mEmptyRightData_R_AR_ARREADY;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr, iLeft0_R_AR_ARADDR, iLeft0_R_AR_ARBURST, iLeft0_R_AR_ARCACHE, iLeft0_R_AR_ARID, iLeft0_R_AR_ARLEN, iLeft0_R_AR_ARLOCK, iLeft0_R_AR_ARPROT, iLeft0_R_AR_ARQOS, iLeft0_R_AR_ARREGION, iLeft0_R_AR_ARSIZE, iLeft0_R_AR_ARUSER, iLeft0_R_AR_ARVALID, iLeft0_R_R_RREADY, iLeft0_W_AW_AWADDR, iLeft0_W_AW_AWBURST, iLeft0_W_AW_AWCACHE, iLeft0_W_AW_AWID, iLeft0_W_AW_AWLEN, iLeft0_W_AW_AWLOCK, iLeft0_W_AW_AWPROT, iLeft0_W_AW_AWQOS, iLeft0_W_AW_AWREGION, iLeft0_W_AW_AWSIZE, iLeft0_W_AW_AWUSER, iLeft0_W_AW_AWVALID, iLeft0_W_B_BREADY, iLeft0_W_W_WDATA0, iLeft0_W_W_WDATA1, iLeft0_W_W_WDATA2, iLeft0_W_W_WDATA3, iLeft0_W_W_WID, iLeft0_W_W_WLAST, iLeft0_W_W_WSTRB, iLeft0_W_W_WUSER, iLeft0_W_W_WVALID, iLeft1_R_AR_ARADDR, iLeft1_R_AR_ARBURST, iLeft1_R_AR_ARCACHE, iLeft1_R_AR_ARID, iLeft1_R_AR_ARLEN, iLeft1_R_AR_ARLOCK, iLeft1_R_AR_ARPROT, iLeft1_R_AR_ARQOS, iLeft1_R_AR_ARREGION, iLeft1_R_AR_ARSIZE, iLeft1_R_AR_ARUSER, iLeft1_R_AR_ARVALID, iLeft1_R_R_RREADY, iLeft1_W_AW_AWADDR, iLeft1_W_AW_AWBURST, iLeft1_W_AW_AWCACHE, iLeft1_W_AW_AWID, iLeft1_W_AW_AWLEN, iLeft1_W_AW_AWLOCK, iLeft1_W_AW_AWPROT, iLeft1_W_AW_AWQOS, iLeft1_W_AW_AWREGION, iLeft1_W_AW_AWSIZE, iLeft1_W_AW_AWUSER, iLeft1_W_AW_AWVALID, iLeft1_W_B_BREADY, iLeft1_W_W_WDATA0, iLeft1_W_W_WDATA1, iLeft1_W_W_WDATA2, iLeft1_W_W_WDATA3, iLeft1_W_W_WID, iLeft1_W_W_WLAST, iLeft1_W_W_WSTRB, iLeft1_W_W_WUSER, iLeft1_W_W_WVALID, iLeft2_R_AR_ARADDR, iLeft2_R_AR_ARBURST, iLeft2_R_AR_ARCACHE, iLeft2_R_AR_ARID, iLeft2_R_AR_ARLEN, iLeft2_R_AR_ARLOCK, iLeft2_R_AR_ARPROT, iLeft2_R_AR_ARQOS, iLeft2_R_AR_ARREGION, iLeft2_R_AR_ARSIZE, iLeft2_R_AR_ARUSER, iLeft2_R_AR_ARVALID, iLeft2_R_R_RREADY, iLeft2_W_AW_AWADDR, iLeft2_W_AW_AWBURST, iLeft2_W_AW_AWCACHE, iLeft2_W_AW_AWID, iLeft2_W_AW_AWLEN, iLeft2_W_AW_AWLOCK, iLeft2_W_AW_AWPROT, iLeft2_W_AW_AWQOS, iLeft2_W_AW_AWREGION, iLeft2_W_AW_AWSIZE, iLeft2_W_AW_AWUSER, iLeft2_W_AW_AWVALID, iLeft2_W_B_BREADY, iLeft2_W_W_WDATA0, iLeft2_W_W_WDATA1, iLeft2_W_W_WDATA2, iLeft2_W_W_WDATA3, iLeft2_W_W_WID, iLeft2_W_W_WLAST, iLeft2_W_W_WSTRB, iLeft2_W_W_WUSER, iLeft2_W_W_WVALID, iLeft3_R_AR_ARADDR, iLeft3_R_AR_ARBURST, iLeft3_R_AR_ARCACHE, iLeft3_R_AR_ARID, iLeft3_R_AR_ARLEN, iLeft3_R_AR_ARLOCK, iLeft3_R_AR_ARPROT, iLeft3_R_AR_ARQOS, iLeft3_R_AR_ARREGION, iLeft3_R_AR_ARSIZE, iLeft3_R_AR_ARUSER, iLeft3_R_AR_ARVALID, iLeft3_R_R_RREADY, iLeft3_W_AW_AWADDR, iLeft3_W_AW_AWBURST, iLeft3_W_AW_AWCACHE, iLeft3_W_AW_AWID, iLeft3_W_AW_AWLEN, iLeft3_W_AW_AWLOCK, iLeft3_W_AW_AWPROT, iLeft3_W_AW_AWQOS, iLeft3_W_AW_AWREGION, iLeft3_W_AW_AWSIZE, iLeft3_W_AW_AWUSER, iLeft3_W_AW_AWVALID, iLeft3_W_B_BREADY, iLeft3_W_W_WDATA0, iLeft3_W_W_WDATA1, iLeft3_W_W_WDATA2, iLeft3_W_W_WDATA3, iLeft3_W_W_WID, iLeft3_W_W_WLAST, iLeft3_W_W_WSTRB, iLeft3_W_W_WUSER, iLeft3_W_W_WVALID, iLeft4_R_AR_ARADDR, iLeft4_R_AR_ARBURST, iLeft4_R_AR_ARCACHE, iLeft4_R_AR_ARID, iLeft4_R_AR_ARLEN, iLeft4_R_AR_ARLOCK, iLeft4_R_AR_ARPROT, iLeft4_R_AR_ARQOS, iLeft4_R_AR_ARREGION, iLeft4_R_AR_ARSIZE, iLeft4_R_AR_ARUSER, iLeft4_R_AR_ARVALID, iLeft4_R_R_RREADY, iLeft4_W_AW_AWADDR, iLeft4_W_AW_AWBURST, iLeft4_W_AW_AWCACHE, iLeft4_W_AW_AWID, iLeft4_W_AW_AWLEN, iLeft4_W_AW_AWLOCK, iLeft4_W_AW_AWPROT, iLeft4_W_AW_AWQOS, iLeft4_W_AW_AWREGION, iLeft4_W_AW_AWSIZE, iLeft4_W_AW_AWUSER, iLeft4_W_AW_AWVALID, iLeft4_W_B_BREADY, iLeft4_W_W_WDATA0, iLeft4_W_W_WDATA1, iLeft4_W_W_WDATA2, iLeft4_W_W_WDATA3, iLeft4_W_W_WID, iLeft4_W_W_WLAST, iLeft4_W_W_WSTRB, iLeft4_W_W_WUSER, iLeft4_W_W_WVALID, iLeft5_R_AR_ARADDR, iLeft5_R_AR_ARBURST, iLeft5_R_AR_ARCACHE, iLeft5_R_AR_ARID, iLeft5_R_AR_ARLEN, iLeft5_R_AR_ARLOCK, iLeft5_R_AR_ARPROT, iLeft5_R_AR_ARQOS, iLeft5_R_AR_ARREGION, iLeft5_R_AR_ARSIZE, iLeft5_R_AR_ARUSER, iLeft5_R_AR_ARVALID, iLeft5_R_R_RREADY, iLeft5_W_AW_AWADDR, iLeft5_W_AW_AWBURST, iLeft5_W_AW_AWCACHE, iLeft5_W_AW_AWID, iLeft5_W_AW_AWLEN, iLeft5_W_AW_AWLOCK, iLeft5_W_AW_AWPROT, iLeft5_W_AW_AWQOS, iLeft5_W_AW_AWREGION, iLeft5_W_AW_AWSIZE, iLeft5_W_AW_AWUSER, iLeft5_W_AW_AWVALID, iLeft5_W_B_BREADY, iLeft5_W_W_WDATA0, iLeft5_W_W_WDATA1, iLeft5_W_W_WDATA2, iLeft5_W_W_WDATA3, iLeft5_W_W_WID, iLeft5_W_W_WLAST, iLeft5_W_W_WSTRB, iLeft5_W_W_WUSER, iLeft5_W_W_WVALID, iLeft6_R_AR_ARADDR, iLeft6_R_AR_ARBURST, iLeft6_R_AR_ARCACHE, iLeft6_R_AR_ARID, iLeft6_R_AR_ARLEN, iLeft6_R_AR_ARLOCK, iLeft6_R_AR_ARPROT, iLeft6_R_AR_ARQOS, iLeft6_R_AR_ARREGION, iLeft6_R_AR_ARSIZE, iLeft6_R_AR_ARUSER, iLeft6_R_AR_ARVALID, iLeft6_R_R_RREADY, iLeft6_W_AW_AWADDR, iLeft6_W_AW_AWBURST, iLeft6_W_AW_AWCACHE, iLeft6_W_AW_AWID, iLeft6_W_AW_AWLEN, iLeft6_W_AW_AWLOCK, iLeft6_W_AW_AWPROT, iLeft6_W_AW_AWQOS, iLeft6_W_AW_AWREGION, iLeft6_W_AW_AWSIZE, iLeft6_W_AW_AWUSER, iLeft6_W_AW_AWVALID, iLeft6_W_B_BREADY, iLeft6_W_W_WDATA0, iLeft6_W_W_WDATA1, iLeft6_W_W_WDATA2, iLeft6_W_W_WDATA3, iLeft6_W_W_WID, iLeft6_W_W_WLAST, iLeft6_W_W_WSTRB, iLeft6_W_W_WUSER, iLeft6_W_W_WVALID, iLeft7_R_AR_ARADDR, iLeft7_R_AR_ARBURST, iLeft7_R_AR_ARCACHE, iLeft7_R_AR_ARID, iLeft7_R_AR_ARLEN, iLeft7_R_AR_ARLOCK, iLeft7_R_AR_ARPROT, iLeft7_R_AR_ARQOS, iLeft7_R_AR_ARREGION, iLeft7_R_AR_ARSIZE, iLeft7_R_AR_ARUSER, iLeft7_R_AR_ARVALID, iLeft7_R_R_RREADY, iLeft7_W_AW_AWADDR, iLeft7_W_AW_AWBURST, iLeft7_W_AW_AWCACHE, iLeft7_W_AW_AWID, iLeft7_W_AW_AWLEN, iLeft7_W_AW_AWLOCK, iLeft7_W_AW_AWPROT, iLeft7_W_AW_AWQOS, iLeft7_W_AW_AWREGION, iLeft7_W_AW_AWSIZE, iLeft7_W_AW_AWUSER, iLeft7_W_AW_AWVALID, iLeft7_W_B_BREADY, iLeft7_W_W_WDATA0, iLeft7_W_W_WDATA1, iLeft7_W_W_WDATA2, iLeft7_W_W_WDATA3, iLeft7_W_W_WID, iLeft7_W_W_WLAST, iLeft7_W_W_WSTRB, iLeft7_W_W_WUSER, iLeft7_W_W_WVALID, iLeftAddr, iLeftAddrValid, Inputs_iLeftAddr, Inputs_iLeftAddrValid, Inputs_iRightAddr, Inputs_iRightAddrValid, iRight0_R_AR_ARREADY, iRight0_R_R_RDATA0, iRight0_R_R_RDATA1, iRight0_R_R_RDATA2, iRight0_R_R_RDATA3, iRight0_R_R_RID, iRight0_R_R_RLAST, iRight0_R_R_RRESP, iRight0_R_R_RUSER, iRight0_R_R_RVALID, iRight0_W_AW_AWREADY, iRight0_W_B_BID, iRight0_W_B_BRESP, iRight0_W_B_BUSER, iRight0_W_B_BVALID, iRight0_W_W_WREADY, iRight1_R_AR_ARREADY, iRight1_R_R_RDATA0, iRight1_R_R_RDATA1, iRight1_R_R_RDATA2, iRight1_R_R_RDATA3, iRight1_R_R_RID, iRight1_R_R_RLAST, iRight1_R_R_RRESP, iRight1_R_R_RUSER, iRight1_R_R_RVALID, iRight1_W_AW_AWREADY, iRight1_W_B_BID, iRight1_W_B_BRESP, iRight1_W_B_BUSER, iRight1_W_B_BVALID, iRight1_W_W_WREADY, iRight2_R_AR_ARREADY, iRight2_R_R_RDATA0, iRight2_R_R_RDATA1, iRight2_R_R_RDATA2, iRight2_R_R_RDATA3, iRight2_R_R_RID, iRight2_R_R_RLAST, iRight2_R_R_RRESP, iRight2_R_R_RUSER, iRight2_R_R_RVALID, iRight2_W_AW_AWREADY, iRight2_W_B_BID, iRight2_W_B_BRESP, iRight2_W_B_BUSER, iRight2_W_B_BVALID, iRight2_W_W_WREADY, iRight3_R_AR_ARREADY, iRight3_R_R_RDATA0, iRight3_R_R_RDATA1, iRight3_R_R_RDATA2, iRight3_R_R_RDATA3, iRight3_R_R_RID, iRight3_R_R_RLAST, iRight3_R_R_RRESP, iRight3_R_R_RUSER, iRight3_R_R_RVALID, iRight3_W_AW_AWREADY, iRight3_W_B_BID, iRight3_W_B_BRESP, iRight3_W_B_BUSER, iRight3_W_B_BVALID, iRight3_W_W_WREADY, iRightAddr, iRightAddrValid, mMuxLeftData_R_AR_ARADDR, mMuxLeftData_R_AR_ARBURST, mMuxLeftData_R_AR_ARCACHE, mMuxLeftData_R_AR_ARID, mMuxLeftData_R_AR_ARLEN, mMuxLeftData_R_AR_ARLOCK, mMuxLeftData_R_AR_ARPROT, mMuxLeftData_R_AR_ARQOS, mMuxLeftData_R_AR_ARREGION, mMuxLeftData_R_AR_ARSIZE, mMuxLeftData_R_AR_ARUSER, mMuxLeftData_R_AR_ARVALID, mMuxLeftData_R_R_RREADY, mMuxLeftData_W_AW_AWADDR, mMuxLeftData_W_AW_AWBURST, mMuxLeftData_W_AW_AWCACHE, mMuxLeftData_W_AW_AWID, mMuxLeftData_W_AW_AWLEN, mMuxLeftData_W_AW_AWLOCK, mMuxLeftData_W_AW_AWPROT, mMuxLeftData_W_AW_AWQOS, mMuxLeftData_W_AW_AWREGION, mMuxLeftData_W_AW_AWSIZE, mMuxLeftData_W_AW_AWUSER, mMuxLeftData_W_AW_AWVALID, mMuxLeftData_W_B_BREADY, mMuxLeftData_W_W_WDATA, mMuxLeftData_W_W_WID, mMuxLeftData_W_W_WLAST, mMuxLeftData_W_W_WSTRB, mMuxLeftData_W_W_WUSER, mMuxLeftData_W_W_WVALID, mMuxRightData_R_AR_ARREADY, mMuxRightData_R_R_RDATA, mMuxRightData_R_R_RID, mMuxRightData_R_R_RLAST, mMuxRightData_R_R_RRESP, mMuxRightData_R_R_RUSER, mMuxRightData_R_R_RVALID, mMuxRightData_W_AW_AWREADY, mMuxRightData_W_B_BID, mMuxRightData_W_B_BRESP, mMuxRightData_W_B_BUSER, mMuxRightData_W_B_BVALID, mMuxRightData_W_W_WREADY, mOutLeftData, mOutRightData)
	begin
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs(2 downto 1) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs(0) <= FullDuplexMuxModule_L94F13L104T14_0_rightIndex;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs(2 downto 1) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs(0) <= FullDuplexMuxModule_L94F13L104T14_1_rightIndex;
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs(1 downto 0) <= signed(FullDuplexMuxModule_L94F13L104T14_2_rightIndex);
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs(1 downto 0) <= signed(FullDuplexMuxModule_L94F13L104T14_3_rightIndex);
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 1) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs(0) <= FullDuplexMuxModule_L118F13L128T14_0_leftIndex;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 1) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs(0) <= FullDuplexMuxModule_L118F13L128T14_1_leftIndex;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 2) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs(1 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_2_leftIndex);
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 2) <= (
			others => '0'
		)
		;
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs(1 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_3_leftIndex);
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_4_leftIndex);
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_5_leftIndex);
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_6_leftIndex);
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(FullDuplexMuxModule_L118F13L128T14_7_leftIndex);
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr;
		Inputs_iLeft(0)(221) <= iLeft0_W_B_BREADY;
		Inputs_iLeft(0)(220) <= iLeft0_W_W_WVALID;
		Inputs_iLeft(0)(219 downto 212) <= iLeft0_W_W_WUSER;
		Inputs_iLeft(0)(211) <= iLeft0_W_W_WLAST;
		Inputs_iLeft(0)(210 downto 207) <= iLeft0_W_W_WSTRB;
		Inputs_iLeft(0)(206 downto 199) <= iLeft0_W_W_WDATA3;
		Inputs_iLeft(0)(198 downto 191) <= iLeft0_W_W_WDATA2;
		Inputs_iLeft(0)(190 downto 183) <= iLeft0_W_W_WDATA1;
		Inputs_iLeft(0)(182 downto 175) <= iLeft0_W_W_WDATA0;
		Inputs_iLeft(0)(174 downto 167) <= iLeft0_W_W_WID;
		Inputs_iLeft(0)(166) <= iLeft0_W_AW_AWVALID;
		Inputs_iLeft(0)(165 downto 158) <= iLeft0_W_AW_AWUSER;
		Inputs_iLeft(0)(157 downto 150) <= iLeft0_W_AW_AWREGION;
		Inputs_iLeft(0)(149 downto 146) <= iLeft0_W_AW_AWQOS;
		Inputs_iLeft(0)(145 downto 143) <= iLeft0_W_AW_AWPROT;
		Inputs_iLeft(0)(142 downto 139) <= iLeft0_W_AW_AWCACHE;
		Inputs_iLeft(0)(138 downto 137) <= iLeft0_W_AW_AWLOCK;
		Inputs_iLeft(0)(136 downto 135) <= iLeft0_W_AW_AWBURST;
		Inputs_iLeft(0)(134 downto 132) <= iLeft0_W_AW_AWSIZE;
		Inputs_iLeft(0)(131 downto 124) <= iLeft0_W_AW_AWLEN;
		Inputs_iLeft(0)(123 downto 92) <= iLeft0_W_AW_AWADDR;
		Inputs_iLeft(0)(91 downto 84) <= iLeft0_W_AW_AWID;
		Inputs_iLeft(0)(83) <= iLeft0_R_R_RREADY;
		Inputs_iLeft(0)(82) <= iLeft0_R_AR_ARVALID;
		Inputs_iLeft(0)(81 downto 74) <= iLeft0_R_AR_ARUSER;
		Inputs_iLeft(0)(73 downto 66) <= iLeft0_R_AR_ARREGION;
		Inputs_iLeft(0)(65 downto 62) <= iLeft0_R_AR_ARQOS;
		Inputs_iLeft(0)(61 downto 59) <= iLeft0_R_AR_ARPROT;
		Inputs_iLeft(0)(58 downto 55) <= iLeft0_R_AR_ARCACHE;
		Inputs_iLeft(0)(54 downto 53) <= iLeft0_R_AR_ARLOCK;
		Inputs_iLeft(0)(52 downto 51) <= iLeft0_R_AR_ARBURST;
		Inputs_iLeft(0)(50 downto 48) <= iLeft0_R_AR_ARSIZE;
		Inputs_iLeft(0)(47 downto 40) <= iLeft0_R_AR_ARLEN;
		Inputs_iLeft(0)(39 downto 8) <= iLeft0_R_AR_ARADDR;
		Inputs_iLeft(0)(7 downto 0) <= iLeft0_R_AR_ARID;
		Inputs_iLeft(1)(221) <= iLeft1_W_B_BREADY;
		Inputs_iLeft(1)(220) <= iLeft1_W_W_WVALID;
		Inputs_iLeft(1)(219 downto 212) <= iLeft1_W_W_WUSER;
		Inputs_iLeft(1)(211) <= iLeft1_W_W_WLAST;
		Inputs_iLeft(1)(210 downto 207) <= iLeft1_W_W_WSTRB;
		Inputs_iLeft(1)(206 downto 199) <= iLeft1_W_W_WDATA3;
		Inputs_iLeft(1)(198 downto 191) <= iLeft1_W_W_WDATA2;
		Inputs_iLeft(1)(190 downto 183) <= iLeft1_W_W_WDATA1;
		Inputs_iLeft(1)(182 downto 175) <= iLeft1_W_W_WDATA0;
		Inputs_iLeft(1)(174 downto 167) <= iLeft1_W_W_WID;
		Inputs_iLeft(1)(166) <= iLeft1_W_AW_AWVALID;
		Inputs_iLeft(1)(165 downto 158) <= iLeft1_W_AW_AWUSER;
		Inputs_iLeft(1)(157 downto 150) <= iLeft1_W_AW_AWREGION;
		Inputs_iLeft(1)(149 downto 146) <= iLeft1_W_AW_AWQOS;
		Inputs_iLeft(1)(145 downto 143) <= iLeft1_W_AW_AWPROT;
		Inputs_iLeft(1)(142 downto 139) <= iLeft1_W_AW_AWCACHE;
		Inputs_iLeft(1)(138 downto 137) <= iLeft1_W_AW_AWLOCK;
		Inputs_iLeft(1)(136 downto 135) <= iLeft1_W_AW_AWBURST;
		Inputs_iLeft(1)(134 downto 132) <= iLeft1_W_AW_AWSIZE;
		Inputs_iLeft(1)(131 downto 124) <= iLeft1_W_AW_AWLEN;
		Inputs_iLeft(1)(123 downto 92) <= iLeft1_W_AW_AWADDR;
		Inputs_iLeft(1)(91 downto 84) <= iLeft1_W_AW_AWID;
		Inputs_iLeft(1)(83) <= iLeft1_R_R_RREADY;
		Inputs_iLeft(1)(82) <= iLeft1_R_AR_ARVALID;
		Inputs_iLeft(1)(81 downto 74) <= iLeft1_R_AR_ARUSER;
		Inputs_iLeft(1)(73 downto 66) <= iLeft1_R_AR_ARREGION;
		Inputs_iLeft(1)(65 downto 62) <= iLeft1_R_AR_ARQOS;
		Inputs_iLeft(1)(61 downto 59) <= iLeft1_R_AR_ARPROT;
		Inputs_iLeft(1)(58 downto 55) <= iLeft1_R_AR_ARCACHE;
		Inputs_iLeft(1)(54 downto 53) <= iLeft1_R_AR_ARLOCK;
		Inputs_iLeft(1)(52 downto 51) <= iLeft1_R_AR_ARBURST;
		Inputs_iLeft(1)(50 downto 48) <= iLeft1_R_AR_ARSIZE;
		Inputs_iLeft(1)(47 downto 40) <= iLeft1_R_AR_ARLEN;
		Inputs_iLeft(1)(39 downto 8) <= iLeft1_R_AR_ARADDR;
		Inputs_iLeft(1)(7 downto 0) <= iLeft1_R_AR_ARID;
		Inputs_iLeft(2)(221) <= iLeft2_W_B_BREADY;
		Inputs_iLeft(2)(220) <= iLeft2_W_W_WVALID;
		Inputs_iLeft(2)(219 downto 212) <= iLeft2_W_W_WUSER;
		Inputs_iLeft(2)(211) <= iLeft2_W_W_WLAST;
		Inputs_iLeft(2)(210 downto 207) <= iLeft2_W_W_WSTRB;
		Inputs_iLeft(2)(206 downto 199) <= iLeft2_W_W_WDATA3;
		Inputs_iLeft(2)(198 downto 191) <= iLeft2_W_W_WDATA2;
		Inputs_iLeft(2)(190 downto 183) <= iLeft2_W_W_WDATA1;
		Inputs_iLeft(2)(182 downto 175) <= iLeft2_W_W_WDATA0;
		Inputs_iLeft(2)(174 downto 167) <= iLeft2_W_W_WID;
		Inputs_iLeft(2)(166) <= iLeft2_W_AW_AWVALID;
		Inputs_iLeft(2)(165 downto 158) <= iLeft2_W_AW_AWUSER;
		Inputs_iLeft(2)(157 downto 150) <= iLeft2_W_AW_AWREGION;
		Inputs_iLeft(2)(149 downto 146) <= iLeft2_W_AW_AWQOS;
		Inputs_iLeft(2)(145 downto 143) <= iLeft2_W_AW_AWPROT;
		Inputs_iLeft(2)(142 downto 139) <= iLeft2_W_AW_AWCACHE;
		Inputs_iLeft(2)(138 downto 137) <= iLeft2_W_AW_AWLOCK;
		Inputs_iLeft(2)(136 downto 135) <= iLeft2_W_AW_AWBURST;
		Inputs_iLeft(2)(134 downto 132) <= iLeft2_W_AW_AWSIZE;
		Inputs_iLeft(2)(131 downto 124) <= iLeft2_W_AW_AWLEN;
		Inputs_iLeft(2)(123 downto 92) <= iLeft2_W_AW_AWADDR;
		Inputs_iLeft(2)(91 downto 84) <= iLeft2_W_AW_AWID;
		Inputs_iLeft(2)(83) <= iLeft2_R_R_RREADY;
		Inputs_iLeft(2)(82) <= iLeft2_R_AR_ARVALID;
		Inputs_iLeft(2)(81 downto 74) <= iLeft2_R_AR_ARUSER;
		Inputs_iLeft(2)(73 downto 66) <= iLeft2_R_AR_ARREGION;
		Inputs_iLeft(2)(65 downto 62) <= iLeft2_R_AR_ARQOS;
		Inputs_iLeft(2)(61 downto 59) <= iLeft2_R_AR_ARPROT;
		Inputs_iLeft(2)(58 downto 55) <= iLeft2_R_AR_ARCACHE;
		Inputs_iLeft(2)(54 downto 53) <= iLeft2_R_AR_ARLOCK;
		Inputs_iLeft(2)(52 downto 51) <= iLeft2_R_AR_ARBURST;
		Inputs_iLeft(2)(50 downto 48) <= iLeft2_R_AR_ARSIZE;
		Inputs_iLeft(2)(47 downto 40) <= iLeft2_R_AR_ARLEN;
		Inputs_iLeft(2)(39 downto 8) <= iLeft2_R_AR_ARADDR;
		Inputs_iLeft(2)(7 downto 0) <= iLeft2_R_AR_ARID;
		Inputs_iLeft(3)(221) <= iLeft3_W_B_BREADY;
		Inputs_iLeft(3)(220) <= iLeft3_W_W_WVALID;
		Inputs_iLeft(3)(219 downto 212) <= iLeft3_W_W_WUSER;
		Inputs_iLeft(3)(211) <= iLeft3_W_W_WLAST;
		Inputs_iLeft(3)(210 downto 207) <= iLeft3_W_W_WSTRB;
		Inputs_iLeft(3)(206 downto 199) <= iLeft3_W_W_WDATA3;
		Inputs_iLeft(3)(198 downto 191) <= iLeft3_W_W_WDATA2;
		Inputs_iLeft(3)(190 downto 183) <= iLeft3_W_W_WDATA1;
		Inputs_iLeft(3)(182 downto 175) <= iLeft3_W_W_WDATA0;
		Inputs_iLeft(3)(174 downto 167) <= iLeft3_W_W_WID;
		Inputs_iLeft(3)(166) <= iLeft3_W_AW_AWVALID;
		Inputs_iLeft(3)(165 downto 158) <= iLeft3_W_AW_AWUSER;
		Inputs_iLeft(3)(157 downto 150) <= iLeft3_W_AW_AWREGION;
		Inputs_iLeft(3)(149 downto 146) <= iLeft3_W_AW_AWQOS;
		Inputs_iLeft(3)(145 downto 143) <= iLeft3_W_AW_AWPROT;
		Inputs_iLeft(3)(142 downto 139) <= iLeft3_W_AW_AWCACHE;
		Inputs_iLeft(3)(138 downto 137) <= iLeft3_W_AW_AWLOCK;
		Inputs_iLeft(3)(136 downto 135) <= iLeft3_W_AW_AWBURST;
		Inputs_iLeft(3)(134 downto 132) <= iLeft3_W_AW_AWSIZE;
		Inputs_iLeft(3)(131 downto 124) <= iLeft3_W_AW_AWLEN;
		Inputs_iLeft(3)(123 downto 92) <= iLeft3_W_AW_AWADDR;
		Inputs_iLeft(3)(91 downto 84) <= iLeft3_W_AW_AWID;
		Inputs_iLeft(3)(83) <= iLeft3_R_R_RREADY;
		Inputs_iLeft(3)(82) <= iLeft3_R_AR_ARVALID;
		Inputs_iLeft(3)(81 downto 74) <= iLeft3_R_AR_ARUSER;
		Inputs_iLeft(3)(73 downto 66) <= iLeft3_R_AR_ARREGION;
		Inputs_iLeft(3)(65 downto 62) <= iLeft3_R_AR_ARQOS;
		Inputs_iLeft(3)(61 downto 59) <= iLeft3_R_AR_ARPROT;
		Inputs_iLeft(3)(58 downto 55) <= iLeft3_R_AR_ARCACHE;
		Inputs_iLeft(3)(54 downto 53) <= iLeft3_R_AR_ARLOCK;
		Inputs_iLeft(3)(52 downto 51) <= iLeft3_R_AR_ARBURST;
		Inputs_iLeft(3)(50 downto 48) <= iLeft3_R_AR_ARSIZE;
		Inputs_iLeft(3)(47 downto 40) <= iLeft3_R_AR_ARLEN;
		Inputs_iLeft(3)(39 downto 8) <= iLeft3_R_AR_ARADDR;
		Inputs_iLeft(3)(7 downto 0) <= iLeft3_R_AR_ARID;
		Inputs_iLeft(4)(221) <= iLeft4_W_B_BREADY;
		Inputs_iLeft(4)(220) <= iLeft4_W_W_WVALID;
		Inputs_iLeft(4)(219 downto 212) <= iLeft4_W_W_WUSER;
		Inputs_iLeft(4)(211) <= iLeft4_W_W_WLAST;
		Inputs_iLeft(4)(210 downto 207) <= iLeft4_W_W_WSTRB;
		Inputs_iLeft(4)(206 downto 199) <= iLeft4_W_W_WDATA3;
		Inputs_iLeft(4)(198 downto 191) <= iLeft4_W_W_WDATA2;
		Inputs_iLeft(4)(190 downto 183) <= iLeft4_W_W_WDATA1;
		Inputs_iLeft(4)(182 downto 175) <= iLeft4_W_W_WDATA0;
		Inputs_iLeft(4)(174 downto 167) <= iLeft4_W_W_WID;
		Inputs_iLeft(4)(166) <= iLeft4_W_AW_AWVALID;
		Inputs_iLeft(4)(165 downto 158) <= iLeft4_W_AW_AWUSER;
		Inputs_iLeft(4)(157 downto 150) <= iLeft4_W_AW_AWREGION;
		Inputs_iLeft(4)(149 downto 146) <= iLeft4_W_AW_AWQOS;
		Inputs_iLeft(4)(145 downto 143) <= iLeft4_W_AW_AWPROT;
		Inputs_iLeft(4)(142 downto 139) <= iLeft4_W_AW_AWCACHE;
		Inputs_iLeft(4)(138 downto 137) <= iLeft4_W_AW_AWLOCK;
		Inputs_iLeft(4)(136 downto 135) <= iLeft4_W_AW_AWBURST;
		Inputs_iLeft(4)(134 downto 132) <= iLeft4_W_AW_AWSIZE;
		Inputs_iLeft(4)(131 downto 124) <= iLeft4_W_AW_AWLEN;
		Inputs_iLeft(4)(123 downto 92) <= iLeft4_W_AW_AWADDR;
		Inputs_iLeft(4)(91 downto 84) <= iLeft4_W_AW_AWID;
		Inputs_iLeft(4)(83) <= iLeft4_R_R_RREADY;
		Inputs_iLeft(4)(82) <= iLeft4_R_AR_ARVALID;
		Inputs_iLeft(4)(81 downto 74) <= iLeft4_R_AR_ARUSER;
		Inputs_iLeft(4)(73 downto 66) <= iLeft4_R_AR_ARREGION;
		Inputs_iLeft(4)(65 downto 62) <= iLeft4_R_AR_ARQOS;
		Inputs_iLeft(4)(61 downto 59) <= iLeft4_R_AR_ARPROT;
		Inputs_iLeft(4)(58 downto 55) <= iLeft4_R_AR_ARCACHE;
		Inputs_iLeft(4)(54 downto 53) <= iLeft4_R_AR_ARLOCK;
		Inputs_iLeft(4)(52 downto 51) <= iLeft4_R_AR_ARBURST;
		Inputs_iLeft(4)(50 downto 48) <= iLeft4_R_AR_ARSIZE;
		Inputs_iLeft(4)(47 downto 40) <= iLeft4_R_AR_ARLEN;
		Inputs_iLeft(4)(39 downto 8) <= iLeft4_R_AR_ARADDR;
		Inputs_iLeft(4)(7 downto 0) <= iLeft4_R_AR_ARID;
		Inputs_iLeft(5)(221) <= iLeft5_W_B_BREADY;
		Inputs_iLeft(5)(220) <= iLeft5_W_W_WVALID;
		Inputs_iLeft(5)(219 downto 212) <= iLeft5_W_W_WUSER;
		Inputs_iLeft(5)(211) <= iLeft5_W_W_WLAST;
		Inputs_iLeft(5)(210 downto 207) <= iLeft5_W_W_WSTRB;
		Inputs_iLeft(5)(206 downto 199) <= iLeft5_W_W_WDATA3;
		Inputs_iLeft(5)(198 downto 191) <= iLeft5_W_W_WDATA2;
		Inputs_iLeft(5)(190 downto 183) <= iLeft5_W_W_WDATA1;
		Inputs_iLeft(5)(182 downto 175) <= iLeft5_W_W_WDATA0;
		Inputs_iLeft(5)(174 downto 167) <= iLeft5_W_W_WID;
		Inputs_iLeft(5)(166) <= iLeft5_W_AW_AWVALID;
		Inputs_iLeft(5)(165 downto 158) <= iLeft5_W_AW_AWUSER;
		Inputs_iLeft(5)(157 downto 150) <= iLeft5_W_AW_AWREGION;
		Inputs_iLeft(5)(149 downto 146) <= iLeft5_W_AW_AWQOS;
		Inputs_iLeft(5)(145 downto 143) <= iLeft5_W_AW_AWPROT;
		Inputs_iLeft(5)(142 downto 139) <= iLeft5_W_AW_AWCACHE;
		Inputs_iLeft(5)(138 downto 137) <= iLeft5_W_AW_AWLOCK;
		Inputs_iLeft(5)(136 downto 135) <= iLeft5_W_AW_AWBURST;
		Inputs_iLeft(5)(134 downto 132) <= iLeft5_W_AW_AWSIZE;
		Inputs_iLeft(5)(131 downto 124) <= iLeft5_W_AW_AWLEN;
		Inputs_iLeft(5)(123 downto 92) <= iLeft5_W_AW_AWADDR;
		Inputs_iLeft(5)(91 downto 84) <= iLeft5_W_AW_AWID;
		Inputs_iLeft(5)(83) <= iLeft5_R_R_RREADY;
		Inputs_iLeft(5)(82) <= iLeft5_R_AR_ARVALID;
		Inputs_iLeft(5)(81 downto 74) <= iLeft5_R_AR_ARUSER;
		Inputs_iLeft(5)(73 downto 66) <= iLeft5_R_AR_ARREGION;
		Inputs_iLeft(5)(65 downto 62) <= iLeft5_R_AR_ARQOS;
		Inputs_iLeft(5)(61 downto 59) <= iLeft5_R_AR_ARPROT;
		Inputs_iLeft(5)(58 downto 55) <= iLeft5_R_AR_ARCACHE;
		Inputs_iLeft(5)(54 downto 53) <= iLeft5_R_AR_ARLOCK;
		Inputs_iLeft(5)(52 downto 51) <= iLeft5_R_AR_ARBURST;
		Inputs_iLeft(5)(50 downto 48) <= iLeft5_R_AR_ARSIZE;
		Inputs_iLeft(5)(47 downto 40) <= iLeft5_R_AR_ARLEN;
		Inputs_iLeft(5)(39 downto 8) <= iLeft5_R_AR_ARADDR;
		Inputs_iLeft(5)(7 downto 0) <= iLeft5_R_AR_ARID;
		Inputs_iLeft(6)(221) <= iLeft6_W_B_BREADY;
		Inputs_iLeft(6)(220) <= iLeft6_W_W_WVALID;
		Inputs_iLeft(6)(219 downto 212) <= iLeft6_W_W_WUSER;
		Inputs_iLeft(6)(211) <= iLeft6_W_W_WLAST;
		Inputs_iLeft(6)(210 downto 207) <= iLeft6_W_W_WSTRB;
		Inputs_iLeft(6)(206 downto 199) <= iLeft6_W_W_WDATA3;
		Inputs_iLeft(6)(198 downto 191) <= iLeft6_W_W_WDATA2;
		Inputs_iLeft(6)(190 downto 183) <= iLeft6_W_W_WDATA1;
		Inputs_iLeft(6)(182 downto 175) <= iLeft6_W_W_WDATA0;
		Inputs_iLeft(6)(174 downto 167) <= iLeft6_W_W_WID;
		Inputs_iLeft(6)(166) <= iLeft6_W_AW_AWVALID;
		Inputs_iLeft(6)(165 downto 158) <= iLeft6_W_AW_AWUSER;
		Inputs_iLeft(6)(157 downto 150) <= iLeft6_W_AW_AWREGION;
		Inputs_iLeft(6)(149 downto 146) <= iLeft6_W_AW_AWQOS;
		Inputs_iLeft(6)(145 downto 143) <= iLeft6_W_AW_AWPROT;
		Inputs_iLeft(6)(142 downto 139) <= iLeft6_W_AW_AWCACHE;
		Inputs_iLeft(6)(138 downto 137) <= iLeft6_W_AW_AWLOCK;
		Inputs_iLeft(6)(136 downto 135) <= iLeft6_W_AW_AWBURST;
		Inputs_iLeft(6)(134 downto 132) <= iLeft6_W_AW_AWSIZE;
		Inputs_iLeft(6)(131 downto 124) <= iLeft6_W_AW_AWLEN;
		Inputs_iLeft(6)(123 downto 92) <= iLeft6_W_AW_AWADDR;
		Inputs_iLeft(6)(91 downto 84) <= iLeft6_W_AW_AWID;
		Inputs_iLeft(6)(83) <= iLeft6_R_R_RREADY;
		Inputs_iLeft(6)(82) <= iLeft6_R_AR_ARVALID;
		Inputs_iLeft(6)(81 downto 74) <= iLeft6_R_AR_ARUSER;
		Inputs_iLeft(6)(73 downto 66) <= iLeft6_R_AR_ARREGION;
		Inputs_iLeft(6)(65 downto 62) <= iLeft6_R_AR_ARQOS;
		Inputs_iLeft(6)(61 downto 59) <= iLeft6_R_AR_ARPROT;
		Inputs_iLeft(6)(58 downto 55) <= iLeft6_R_AR_ARCACHE;
		Inputs_iLeft(6)(54 downto 53) <= iLeft6_R_AR_ARLOCK;
		Inputs_iLeft(6)(52 downto 51) <= iLeft6_R_AR_ARBURST;
		Inputs_iLeft(6)(50 downto 48) <= iLeft6_R_AR_ARSIZE;
		Inputs_iLeft(6)(47 downto 40) <= iLeft6_R_AR_ARLEN;
		Inputs_iLeft(6)(39 downto 8) <= iLeft6_R_AR_ARADDR;
		Inputs_iLeft(6)(7 downto 0) <= iLeft6_R_AR_ARID;
		Inputs_iLeft(7)(221) <= iLeft7_W_B_BREADY;
		Inputs_iLeft(7)(220) <= iLeft7_W_W_WVALID;
		Inputs_iLeft(7)(219 downto 212) <= iLeft7_W_W_WUSER;
		Inputs_iLeft(7)(211) <= iLeft7_W_W_WLAST;
		Inputs_iLeft(7)(210 downto 207) <= iLeft7_W_W_WSTRB;
		Inputs_iLeft(7)(206 downto 199) <= iLeft7_W_W_WDATA3;
		Inputs_iLeft(7)(198 downto 191) <= iLeft7_W_W_WDATA2;
		Inputs_iLeft(7)(190 downto 183) <= iLeft7_W_W_WDATA1;
		Inputs_iLeft(7)(182 downto 175) <= iLeft7_W_W_WDATA0;
		Inputs_iLeft(7)(174 downto 167) <= iLeft7_W_W_WID;
		Inputs_iLeft(7)(166) <= iLeft7_W_AW_AWVALID;
		Inputs_iLeft(7)(165 downto 158) <= iLeft7_W_AW_AWUSER;
		Inputs_iLeft(7)(157 downto 150) <= iLeft7_W_AW_AWREGION;
		Inputs_iLeft(7)(149 downto 146) <= iLeft7_W_AW_AWQOS;
		Inputs_iLeft(7)(145 downto 143) <= iLeft7_W_AW_AWPROT;
		Inputs_iLeft(7)(142 downto 139) <= iLeft7_W_AW_AWCACHE;
		Inputs_iLeft(7)(138 downto 137) <= iLeft7_W_AW_AWLOCK;
		Inputs_iLeft(7)(136 downto 135) <= iLeft7_W_AW_AWBURST;
		Inputs_iLeft(7)(134 downto 132) <= iLeft7_W_AW_AWSIZE;
		Inputs_iLeft(7)(131 downto 124) <= iLeft7_W_AW_AWLEN;
		Inputs_iLeft(7)(123 downto 92) <= iLeft7_W_AW_AWADDR;
		Inputs_iLeft(7)(91 downto 84) <= iLeft7_W_AW_AWID;
		Inputs_iLeft(7)(83) <= iLeft7_R_R_RREADY;
		Inputs_iLeft(7)(82) <= iLeft7_R_AR_ARVALID;
		Inputs_iLeft(7)(81 downto 74) <= iLeft7_R_AR_ARUSER;
		Inputs_iLeft(7)(73 downto 66) <= iLeft7_R_AR_ARREGION;
		Inputs_iLeft(7)(65 downto 62) <= iLeft7_R_AR_ARQOS;
		Inputs_iLeft(7)(61 downto 59) <= iLeft7_R_AR_ARPROT;
		Inputs_iLeft(7)(58 downto 55) <= iLeft7_R_AR_ARCACHE;
		Inputs_iLeft(7)(54 downto 53) <= iLeft7_R_AR_ARLOCK;
		Inputs_iLeft(7)(52 downto 51) <= iLeft7_R_AR_ARBURST;
		Inputs_iLeft(7)(50 downto 48) <= iLeft7_R_AR_ARSIZE;
		Inputs_iLeft(7)(47 downto 40) <= iLeft7_R_AR_ARLEN;
		Inputs_iLeft(7)(39 downto 8) <= iLeft7_R_AR_ARADDR;
		Inputs_iLeft(7)(7 downto 0) <= iLeft7_R_AR_ARID;
		Inputs_iLeftAddr <= iLeftAddr;
		Inputs_iLeftAddrValid <= iLeftAddrValid;
		Inputs_iRight(0)(73) <= iRight0_W_W_WREADY;
		Inputs_iRight(0)(72) <= iRight0_W_B_BVALID;
		Inputs_iRight(0)(71 downto 64) <= iRight0_W_B_BUSER;
		Inputs_iRight(0)(63 downto 62) <= iRight0_W_B_BRESP;
		Inputs_iRight(0)(61 downto 54) <= iRight0_W_B_BID;
		Inputs_iRight(0)(53) <= iRight0_W_AW_AWREADY;
		Inputs_iRight(0)(52) <= iRight0_R_R_RVALID;
		Inputs_iRight(0)(51 downto 44) <= iRight0_R_R_RUSER;
		Inputs_iRight(0)(43) <= iRight0_R_R_RLAST;
		Inputs_iRight(0)(42 downto 41) <= iRight0_R_R_RRESP;
		Inputs_iRight(0)(40 downto 33) <= iRight0_R_R_RDATA3;
		Inputs_iRight(0)(32 downto 25) <= iRight0_R_R_RDATA2;
		Inputs_iRight(0)(24 downto 17) <= iRight0_R_R_RDATA1;
		Inputs_iRight(0)(16 downto 9) <= iRight0_R_R_RDATA0;
		Inputs_iRight(0)(8 downto 1) <= iRight0_R_R_RID;
		Inputs_iRight(0)(0) <= iRight0_R_AR_ARREADY;
		Inputs_iRight(1)(73) <= iRight1_W_W_WREADY;
		Inputs_iRight(1)(72) <= iRight1_W_B_BVALID;
		Inputs_iRight(1)(71 downto 64) <= iRight1_W_B_BUSER;
		Inputs_iRight(1)(63 downto 62) <= iRight1_W_B_BRESP;
		Inputs_iRight(1)(61 downto 54) <= iRight1_W_B_BID;
		Inputs_iRight(1)(53) <= iRight1_W_AW_AWREADY;
		Inputs_iRight(1)(52) <= iRight1_R_R_RVALID;
		Inputs_iRight(1)(51 downto 44) <= iRight1_R_R_RUSER;
		Inputs_iRight(1)(43) <= iRight1_R_R_RLAST;
		Inputs_iRight(1)(42 downto 41) <= iRight1_R_R_RRESP;
		Inputs_iRight(1)(40 downto 33) <= iRight1_R_R_RDATA3;
		Inputs_iRight(1)(32 downto 25) <= iRight1_R_R_RDATA2;
		Inputs_iRight(1)(24 downto 17) <= iRight1_R_R_RDATA1;
		Inputs_iRight(1)(16 downto 9) <= iRight1_R_R_RDATA0;
		Inputs_iRight(1)(8 downto 1) <= iRight1_R_R_RID;
		Inputs_iRight(1)(0) <= iRight1_R_AR_ARREADY;
		Inputs_iRight(2)(73) <= iRight2_W_W_WREADY;
		Inputs_iRight(2)(72) <= iRight2_W_B_BVALID;
		Inputs_iRight(2)(71 downto 64) <= iRight2_W_B_BUSER;
		Inputs_iRight(2)(63 downto 62) <= iRight2_W_B_BRESP;
		Inputs_iRight(2)(61 downto 54) <= iRight2_W_B_BID;
		Inputs_iRight(2)(53) <= iRight2_W_AW_AWREADY;
		Inputs_iRight(2)(52) <= iRight2_R_R_RVALID;
		Inputs_iRight(2)(51 downto 44) <= iRight2_R_R_RUSER;
		Inputs_iRight(2)(43) <= iRight2_R_R_RLAST;
		Inputs_iRight(2)(42 downto 41) <= iRight2_R_R_RRESP;
		Inputs_iRight(2)(40 downto 33) <= iRight2_R_R_RDATA3;
		Inputs_iRight(2)(32 downto 25) <= iRight2_R_R_RDATA2;
		Inputs_iRight(2)(24 downto 17) <= iRight2_R_R_RDATA1;
		Inputs_iRight(2)(16 downto 9) <= iRight2_R_R_RDATA0;
		Inputs_iRight(2)(8 downto 1) <= iRight2_R_R_RID;
		Inputs_iRight(2)(0) <= iRight2_R_AR_ARREADY;
		Inputs_iRight(3)(73) <= iRight3_W_W_WREADY;
		Inputs_iRight(3)(72) <= iRight3_W_B_BVALID;
		Inputs_iRight(3)(71 downto 64) <= iRight3_W_B_BUSER;
		Inputs_iRight(3)(63 downto 62) <= iRight3_W_B_BRESP;
		Inputs_iRight(3)(61 downto 54) <= iRight3_W_B_BID;
		Inputs_iRight(3)(53) <= iRight3_W_AW_AWREADY;
		Inputs_iRight(3)(52) <= iRight3_R_R_RVALID;
		Inputs_iRight(3)(51 downto 44) <= iRight3_R_R_RUSER;
		Inputs_iRight(3)(43) <= iRight3_R_R_RLAST;
		Inputs_iRight(3)(42 downto 41) <= iRight3_R_R_RRESP;
		Inputs_iRight(3)(40 downto 33) <= iRight3_R_R_RDATA3;
		Inputs_iRight(3)(32 downto 25) <= iRight3_R_R_RDATA2;
		Inputs_iRight(3)(24 downto 17) <= iRight3_R_R_RDATA1;
		Inputs_iRight(3)(16 downto 9) <= iRight3_R_R_RDATA0;
		Inputs_iRight(3)(8 downto 1) <= iRight3_R_R_RID;
		Inputs_iRight(3)(0) <= iRight3_R_AR_ARREADY;
		Inputs_iRightAddr <= iRightAddr;
		Inputs_iRightAddrValid <= iRightAddrValid;
		oLeft0_W_B_BREADY <= mOutLeftData(0)(221);
		oLeft0_W_W_WVALID <= mOutLeftData(0)(220);
		oLeft0_W_W_WUSER <= mOutLeftData(0)(219 downto 212);
		oLeft0_W_W_WLAST <= mOutLeftData(0)(211);
		oLeft0_W_W_WSTRB <= mOutLeftData(0)(210 downto 207);
		oLeft0_W_W_WDATA3 <= mOutLeftData(0)(206 downto 199);
		oLeft0_W_W_WDATA2 <= mOutLeftData(0)(198 downto 191);
		oLeft0_W_W_WDATA1 <= mOutLeftData(0)(190 downto 183);
		oLeft0_W_W_WDATA0 <= mOutLeftData(0)(182 downto 175);
		oLeft0_W_W_WID <= mOutLeftData(0)(174 downto 167);
		oLeft0_W_AW_AWVALID <= mOutLeftData(0)(166);
		oLeft0_W_AW_AWUSER <= mOutLeftData(0)(165 downto 158);
		oLeft0_W_AW_AWREGION <= mOutLeftData(0)(157 downto 150);
		oLeft0_W_AW_AWQOS <= mOutLeftData(0)(149 downto 146);
		oLeft0_W_AW_AWPROT <= mOutLeftData(0)(145 downto 143);
		oLeft0_W_AW_AWCACHE <= mOutLeftData(0)(142 downto 139);
		oLeft0_W_AW_AWLOCK <= mOutLeftData(0)(138 downto 137);
		oLeft0_W_AW_AWBURST <= mOutLeftData(0)(136 downto 135);
		oLeft0_W_AW_AWSIZE <= mOutLeftData(0)(134 downto 132);
		oLeft0_W_AW_AWLEN <= mOutLeftData(0)(131 downto 124);
		oLeft0_W_AW_AWADDR <= mOutLeftData(0)(123 downto 92);
		oLeft0_W_AW_AWID <= mOutLeftData(0)(91 downto 84);
		oLeft0_R_R_RREADY <= mOutLeftData(0)(83);
		oLeft0_R_AR_ARVALID <= mOutLeftData(0)(82);
		oLeft0_R_AR_ARUSER <= mOutLeftData(0)(81 downto 74);
		oLeft0_R_AR_ARREGION <= mOutLeftData(0)(73 downto 66);
		oLeft0_R_AR_ARQOS <= mOutLeftData(0)(65 downto 62);
		oLeft0_R_AR_ARPROT <= mOutLeftData(0)(61 downto 59);
		oLeft0_R_AR_ARCACHE <= mOutLeftData(0)(58 downto 55);
		oLeft0_R_AR_ARLOCK <= mOutLeftData(0)(54 downto 53);
		oLeft0_R_AR_ARBURST <= mOutLeftData(0)(52 downto 51);
		oLeft0_R_AR_ARSIZE <= mOutLeftData(0)(50 downto 48);
		oLeft0_R_AR_ARLEN <= mOutLeftData(0)(47 downto 40);
		oLeft0_R_AR_ARADDR <= mOutLeftData(0)(39 downto 8);
		oLeft0_R_AR_ARID <= mOutLeftData(0)(7 downto 0);
		oLeft1_W_B_BREADY <= mOutLeftData(1)(221);
		oLeft1_W_W_WVALID <= mOutLeftData(1)(220);
		oLeft1_W_W_WUSER <= mOutLeftData(1)(219 downto 212);
		oLeft1_W_W_WLAST <= mOutLeftData(1)(211);
		oLeft1_W_W_WSTRB <= mOutLeftData(1)(210 downto 207);
		oLeft1_W_W_WDATA3 <= mOutLeftData(1)(206 downto 199);
		oLeft1_W_W_WDATA2 <= mOutLeftData(1)(198 downto 191);
		oLeft1_W_W_WDATA1 <= mOutLeftData(1)(190 downto 183);
		oLeft1_W_W_WDATA0 <= mOutLeftData(1)(182 downto 175);
		oLeft1_W_W_WID <= mOutLeftData(1)(174 downto 167);
		oLeft1_W_AW_AWVALID <= mOutLeftData(1)(166);
		oLeft1_W_AW_AWUSER <= mOutLeftData(1)(165 downto 158);
		oLeft1_W_AW_AWREGION <= mOutLeftData(1)(157 downto 150);
		oLeft1_W_AW_AWQOS <= mOutLeftData(1)(149 downto 146);
		oLeft1_W_AW_AWPROT <= mOutLeftData(1)(145 downto 143);
		oLeft1_W_AW_AWCACHE <= mOutLeftData(1)(142 downto 139);
		oLeft1_W_AW_AWLOCK <= mOutLeftData(1)(138 downto 137);
		oLeft1_W_AW_AWBURST <= mOutLeftData(1)(136 downto 135);
		oLeft1_W_AW_AWSIZE <= mOutLeftData(1)(134 downto 132);
		oLeft1_W_AW_AWLEN <= mOutLeftData(1)(131 downto 124);
		oLeft1_W_AW_AWADDR <= mOutLeftData(1)(123 downto 92);
		oLeft1_W_AW_AWID <= mOutLeftData(1)(91 downto 84);
		oLeft1_R_R_RREADY <= mOutLeftData(1)(83);
		oLeft1_R_AR_ARVALID <= mOutLeftData(1)(82);
		oLeft1_R_AR_ARUSER <= mOutLeftData(1)(81 downto 74);
		oLeft1_R_AR_ARREGION <= mOutLeftData(1)(73 downto 66);
		oLeft1_R_AR_ARQOS <= mOutLeftData(1)(65 downto 62);
		oLeft1_R_AR_ARPROT <= mOutLeftData(1)(61 downto 59);
		oLeft1_R_AR_ARCACHE <= mOutLeftData(1)(58 downto 55);
		oLeft1_R_AR_ARLOCK <= mOutLeftData(1)(54 downto 53);
		oLeft1_R_AR_ARBURST <= mOutLeftData(1)(52 downto 51);
		oLeft1_R_AR_ARSIZE <= mOutLeftData(1)(50 downto 48);
		oLeft1_R_AR_ARLEN <= mOutLeftData(1)(47 downto 40);
		oLeft1_R_AR_ARADDR <= mOutLeftData(1)(39 downto 8);
		oLeft1_R_AR_ARID <= mOutLeftData(1)(7 downto 0);
		oLeft2_W_B_BREADY <= mOutLeftData(2)(221);
		oLeft2_W_W_WVALID <= mOutLeftData(2)(220);
		oLeft2_W_W_WUSER <= mOutLeftData(2)(219 downto 212);
		oLeft2_W_W_WLAST <= mOutLeftData(2)(211);
		oLeft2_W_W_WSTRB <= mOutLeftData(2)(210 downto 207);
		oLeft2_W_W_WDATA3 <= mOutLeftData(2)(206 downto 199);
		oLeft2_W_W_WDATA2 <= mOutLeftData(2)(198 downto 191);
		oLeft2_W_W_WDATA1 <= mOutLeftData(2)(190 downto 183);
		oLeft2_W_W_WDATA0 <= mOutLeftData(2)(182 downto 175);
		oLeft2_W_W_WID <= mOutLeftData(2)(174 downto 167);
		oLeft2_W_AW_AWVALID <= mOutLeftData(2)(166);
		oLeft2_W_AW_AWUSER <= mOutLeftData(2)(165 downto 158);
		oLeft2_W_AW_AWREGION <= mOutLeftData(2)(157 downto 150);
		oLeft2_W_AW_AWQOS <= mOutLeftData(2)(149 downto 146);
		oLeft2_W_AW_AWPROT <= mOutLeftData(2)(145 downto 143);
		oLeft2_W_AW_AWCACHE <= mOutLeftData(2)(142 downto 139);
		oLeft2_W_AW_AWLOCK <= mOutLeftData(2)(138 downto 137);
		oLeft2_W_AW_AWBURST <= mOutLeftData(2)(136 downto 135);
		oLeft2_W_AW_AWSIZE <= mOutLeftData(2)(134 downto 132);
		oLeft2_W_AW_AWLEN <= mOutLeftData(2)(131 downto 124);
		oLeft2_W_AW_AWADDR <= mOutLeftData(2)(123 downto 92);
		oLeft2_W_AW_AWID <= mOutLeftData(2)(91 downto 84);
		oLeft2_R_R_RREADY <= mOutLeftData(2)(83);
		oLeft2_R_AR_ARVALID <= mOutLeftData(2)(82);
		oLeft2_R_AR_ARUSER <= mOutLeftData(2)(81 downto 74);
		oLeft2_R_AR_ARREGION <= mOutLeftData(2)(73 downto 66);
		oLeft2_R_AR_ARQOS <= mOutLeftData(2)(65 downto 62);
		oLeft2_R_AR_ARPROT <= mOutLeftData(2)(61 downto 59);
		oLeft2_R_AR_ARCACHE <= mOutLeftData(2)(58 downto 55);
		oLeft2_R_AR_ARLOCK <= mOutLeftData(2)(54 downto 53);
		oLeft2_R_AR_ARBURST <= mOutLeftData(2)(52 downto 51);
		oLeft2_R_AR_ARSIZE <= mOutLeftData(2)(50 downto 48);
		oLeft2_R_AR_ARLEN <= mOutLeftData(2)(47 downto 40);
		oLeft2_R_AR_ARADDR <= mOutLeftData(2)(39 downto 8);
		oLeft2_R_AR_ARID <= mOutLeftData(2)(7 downto 0);
		oLeft3_W_B_BREADY <= mOutLeftData(3)(221);
		oLeft3_W_W_WVALID <= mOutLeftData(3)(220);
		oLeft3_W_W_WUSER <= mOutLeftData(3)(219 downto 212);
		oLeft3_W_W_WLAST <= mOutLeftData(3)(211);
		oLeft3_W_W_WSTRB <= mOutLeftData(3)(210 downto 207);
		oLeft3_W_W_WDATA3 <= mOutLeftData(3)(206 downto 199);
		oLeft3_W_W_WDATA2 <= mOutLeftData(3)(198 downto 191);
		oLeft3_W_W_WDATA1 <= mOutLeftData(3)(190 downto 183);
		oLeft3_W_W_WDATA0 <= mOutLeftData(3)(182 downto 175);
		oLeft3_W_W_WID <= mOutLeftData(3)(174 downto 167);
		oLeft3_W_AW_AWVALID <= mOutLeftData(3)(166);
		oLeft3_W_AW_AWUSER <= mOutLeftData(3)(165 downto 158);
		oLeft3_W_AW_AWREGION <= mOutLeftData(3)(157 downto 150);
		oLeft3_W_AW_AWQOS <= mOutLeftData(3)(149 downto 146);
		oLeft3_W_AW_AWPROT <= mOutLeftData(3)(145 downto 143);
		oLeft3_W_AW_AWCACHE <= mOutLeftData(3)(142 downto 139);
		oLeft3_W_AW_AWLOCK <= mOutLeftData(3)(138 downto 137);
		oLeft3_W_AW_AWBURST <= mOutLeftData(3)(136 downto 135);
		oLeft3_W_AW_AWSIZE <= mOutLeftData(3)(134 downto 132);
		oLeft3_W_AW_AWLEN <= mOutLeftData(3)(131 downto 124);
		oLeft3_W_AW_AWADDR <= mOutLeftData(3)(123 downto 92);
		oLeft3_W_AW_AWID <= mOutLeftData(3)(91 downto 84);
		oLeft3_R_R_RREADY <= mOutLeftData(3)(83);
		oLeft3_R_AR_ARVALID <= mOutLeftData(3)(82);
		oLeft3_R_AR_ARUSER <= mOutLeftData(3)(81 downto 74);
		oLeft3_R_AR_ARREGION <= mOutLeftData(3)(73 downto 66);
		oLeft3_R_AR_ARQOS <= mOutLeftData(3)(65 downto 62);
		oLeft3_R_AR_ARPROT <= mOutLeftData(3)(61 downto 59);
		oLeft3_R_AR_ARCACHE <= mOutLeftData(3)(58 downto 55);
		oLeft3_R_AR_ARLOCK <= mOutLeftData(3)(54 downto 53);
		oLeft3_R_AR_ARBURST <= mOutLeftData(3)(52 downto 51);
		oLeft3_R_AR_ARSIZE <= mOutLeftData(3)(50 downto 48);
		oLeft3_R_AR_ARLEN <= mOutLeftData(3)(47 downto 40);
		oLeft3_R_AR_ARADDR <= mOutLeftData(3)(39 downto 8);
		oLeft3_R_AR_ARID <= mOutLeftData(3)(7 downto 0);
		oMuxLeftData_R_AR_ARID <= mMuxLeftData_R_AR_ARID;
		oMuxLeftData_R_AR_ARADDR <= mMuxLeftData_R_AR_ARADDR;
		oMuxLeftData_R_AR_ARLEN <= mMuxLeftData_R_AR_ARLEN;
		oMuxLeftData_R_AR_ARSIZE <= mMuxLeftData_R_AR_ARSIZE;
		oMuxLeftData_R_AR_ARBURST <= mMuxLeftData_R_AR_ARBURST;
		oMuxLeftData_R_AR_ARLOCK <= mMuxLeftData_R_AR_ARLOCK;
		oMuxLeftData_R_AR_ARCACHE <= mMuxLeftData_R_AR_ARCACHE;
		oMuxLeftData_R_AR_ARPROT <= mMuxLeftData_R_AR_ARPROT;
		oMuxLeftData_R_AR_ARQOS <= mMuxLeftData_R_AR_ARQOS;
		oMuxLeftData_R_AR_ARREGION <= mMuxLeftData_R_AR_ARREGION;
		oMuxLeftData_R_AR_ARUSER <= mMuxLeftData_R_AR_ARUSER;
		oMuxLeftData_R_AR_ARVALID <= mMuxLeftData_R_AR_ARVALID;
		oMuxLeftData_R_R_RREADY <= mMuxLeftData_R_R_RREADY;
		oMuxLeftData_W_AW_AWID <= mMuxLeftData_W_AW_AWID;
		oMuxLeftData_W_AW_AWADDR <= mMuxLeftData_W_AW_AWADDR;
		oMuxLeftData_W_AW_AWLEN <= mMuxLeftData_W_AW_AWLEN;
		oMuxLeftData_W_AW_AWSIZE <= mMuxLeftData_W_AW_AWSIZE;
		oMuxLeftData_W_AW_AWBURST <= mMuxLeftData_W_AW_AWBURST;
		oMuxLeftData_W_AW_AWLOCK <= mMuxLeftData_W_AW_AWLOCK;
		oMuxLeftData_W_AW_AWCACHE <= mMuxLeftData_W_AW_AWCACHE;
		oMuxLeftData_W_AW_AWPROT <= mMuxLeftData_W_AW_AWPROT;
		oMuxLeftData_W_AW_AWQOS <= mMuxLeftData_W_AW_AWQOS;
		oMuxLeftData_W_AW_AWREGION <= mMuxLeftData_W_AW_AWREGION;
		oMuxLeftData_W_AW_AWUSER <= mMuxLeftData_W_AW_AWUSER;
		oMuxLeftData_W_AW_AWVALID <= mMuxLeftData_W_AW_AWVALID;
		oMuxLeftData_W_W_WID <= mMuxLeftData_W_W_WID;
		oMuxLeftData_W_W_WDATA0 <= mMuxLeftData_W_W_WDATA(0);
		oMuxLeftData_W_W_WDATA1 <= mMuxLeftData_W_W_WDATA(1);
		oMuxLeftData_W_W_WDATA2 <= mMuxLeftData_W_W_WDATA(2);
		oMuxLeftData_W_W_WDATA3 <= mMuxLeftData_W_W_WDATA(3);
		oMuxLeftData_W_W_WSTRB <= mMuxLeftData_W_W_WSTRB;
		oMuxLeftData_W_W_WLAST <= mMuxLeftData_W_W_WLAST;
		oMuxLeftData_W_W_WUSER <= mMuxLeftData_W_W_WUSER;
		oMuxLeftData_W_W_WVALID <= mMuxLeftData_W_W_WVALID;
		oMuxLeftData_W_B_BREADY <= mMuxLeftData_W_B_BREADY;
		oMuxRightData_R_AR_ARREADY <= mMuxRightData_R_AR_ARREADY;
		oMuxRightData_R_R_RID <= mMuxRightData_R_R_RID;
		oMuxRightData_R_R_RDATA0 <= mMuxRightData_R_R_RDATA(0);
		oMuxRightData_R_R_RDATA1 <= mMuxRightData_R_R_RDATA(1);
		oMuxRightData_R_R_RDATA2 <= mMuxRightData_R_R_RDATA(2);
		oMuxRightData_R_R_RDATA3 <= mMuxRightData_R_R_RDATA(3);
		oMuxRightData_R_R_RRESP <= mMuxRightData_R_R_RRESP;
		oMuxRightData_R_R_RLAST <= mMuxRightData_R_R_RLAST;
		oMuxRightData_R_R_RUSER <= mMuxRightData_R_R_RUSER;
		oMuxRightData_R_R_RVALID <= mMuxRightData_R_R_RVALID;
		oMuxRightData_W_AW_AWREADY <= mMuxRightData_W_AW_AWREADY;
		oMuxRightData_W_B_BID <= mMuxRightData_W_B_BID;
		oMuxRightData_W_B_BRESP <= mMuxRightData_W_B_BRESP;
		oMuxRightData_W_B_BUSER <= mMuxRightData_W_B_BUSER;
		oMuxRightData_W_B_BVALID <= mMuxRightData_W_B_BVALID;
		oMuxRightData_W_W_WREADY <= mMuxRightData_W_W_WREADY;
		oRight0_W_W_WREADY <= mOutRightData(0)(73);
		oRight0_W_B_BVALID <= mOutRightData(0)(72);
		oRight0_W_B_BUSER <= mOutRightData(0)(71 downto 64);
		oRight0_W_B_BRESP <= mOutRightData(0)(63 downto 62);
		oRight0_W_B_BID <= mOutRightData(0)(61 downto 54);
		oRight0_W_AW_AWREADY <= mOutRightData(0)(53);
		oRight0_R_R_RVALID <= mOutRightData(0)(52);
		oRight0_R_R_RUSER <= mOutRightData(0)(51 downto 44);
		oRight0_R_R_RLAST <= mOutRightData(0)(43);
		oRight0_R_R_RRESP <= mOutRightData(0)(42 downto 41);
		oRight0_R_R_RDATA3 <= mOutRightData(0)(40 downto 33);
		oRight0_R_R_RDATA2 <= mOutRightData(0)(32 downto 25);
		oRight0_R_R_RDATA1 <= mOutRightData(0)(24 downto 17);
		oRight0_R_R_RDATA0 <= mOutRightData(0)(16 downto 9);
		oRight0_R_R_RID <= mOutRightData(0)(8 downto 1);
		oRight0_R_AR_ARREADY <= mOutRightData(0)(0);
		oRight1_W_W_WREADY <= mOutRightData(1)(73);
		oRight1_W_B_BVALID <= mOutRightData(1)(72);
		oRight1_W_B_BUSER <= mOutRightData(1)(71 downto 64);
		oRight1_W_B_BRESP <= mOutRightData(1)(63 downto 62);
		oRight1_W_B_BID <= mOutRightData(1)(61 downto 54);
		oRight1_W_AW_AWREADY <= mOutRightData(1)(53);
		oRight1_R_R_RVALID <= mOutRightData(1)(52);
		oRight1_R_R_RUSER <= mOutRightData(1)(51 downto 44);
		oRight1_R_R_RLAST <= mOutRightData(1)(43);
		oRight1_R_R_RRESP <= mOutRightData(1)(42 downto 41);
		oRight1_R_R_RDATA3 <= mOutRightData(1)(40 downto 33);
		oRight1_R_R_RDATA2 <= mOutRightData(1)(32 downto 25);
		oRight1_R_R_RDATA1 <= mOutRightData(1)(24 downto 17);
		oRight1_R_R_RDATA0 <= mOutRightData(1)(16 downto 9);
		oRight1_R_R_RID <= mOutRightData(1)(8 downto 1);
		oRight1_R_AR_ARREADY <= mOutRightData(1)(0);
		oRight2_W_W_WREADY <= mOutRightData(2)(73);
		oRight2_W_B_BVALID <= mOutRightData(2)(72);
		oRight2_W_B_BUSER <= mOutRightData(2)(71 downto 64);
		oRight2_W_B_BRESP <= mOutRightData(2)(63 downto 62);
		oRight2_W_B_BID <= mOutRightData(2)(61 downto 54);
		oRight2_W_AW_AWREADY <= mOutRightData(2)(53);
		oRight2_R_R_RVALID <= mOutRightData(2)(52);
		oRight2_R_R_RUSER <= mOutRightData(2)(51 downto 44);
		oRight2_R_R_RLAST <= mOutRightData(2)(43);
		oRight2_R_R_RRESP <= mOutRightData(2)(42 downto 41);
		oRight2_R_R_RDATA3 <= mOutRightData(2)(40 downto 33);
		oRight2_R_R_RDATA2 <= mOutRightData(2)(32 downto 25);
		oRight2_R_R_RDATA1 <= mOutRightData(2)(24 downto 17);
		oRight2_R_R_RDATA0 <= mOutRightData(2)(16 downto 9);
		oRight2_R_R_RID <= mOutRightData(2)(8 downto 1);
		oRight2_R_AR_ARREADY <= mOutRightData(2)(0);
		oRight3_W_W_WREADY <= mOutRightData(3)(73);
		oRight3_W_B_BVALID <= mOutRightData(3)(72);
		oRight3_W_B_BUSER <= mOutRightData(3)(71 downto 64);
		oRight3_W_B_BRESP <= mOutRightData(3)(63 downto 62);
		oRight3_W_B_BID <= mOutRightData(3)(61 downto 54);
		oRight3_W_AW_AWREADY <= mOutRightData(3)(53);
		oRight3_R_R_RVALID <= mOutRightData(3)(52);
		oRight3_R_R_RUSER <= mOutRightData(3)(51 downto 44);
		oRight3_R_R_RLAST <= mOutRightData(3)(43);
		oRight3_R_R_RRESP <= mOutRightData(3)(42 downto 41);
		oRight3_R_R_RDATA3 <= mOutRightData(3)(40 downto 33);
		oRight3_R_R_RDATA2 <= mOutRightData(3)(32 downto 25);
		oRight3_R_R_RDATA1 <= mOutRightData(3)(24 downto 17);
		oRight3_R_R_RDATA0 <= mOutRightData(3)(16 downto 9);
		oRight3_R_R_RID <= mOutRightData(3)(8 downto 1);
		oRight3_R_AR_ARREADY <= mOutRightData(3)(0);
		oRight4_W_W_WREADY <= mOutRightData(4)(73);
		oRight4_W_B_BVALID <= mOutRightData(4)(72);
		oRight4_W_B_BUSER <= mOutRightData(4)(71 downto 64);
		oRight4_W_B_BRESP <= mOutRightData(4)(63 downto 62);
		oRight4_W_B_BID <= mOutRightData(4)(61 downto 54);
		oRight4_W_AW_AWREADY <= mOutRightData(4)(53);
		oRight4_R_R_RVALID <= mOutRightData(4)(52);
		oRight4_R_R_RUSER <= mOutRightData(4)(51 downto 44);
		oRight4_R_R_RLAST <= mOutRightData(4)(43);
		oRight4_R_R_RRESP <= mOutRightData(4)(42 downto 41);
		oRight4_R_R_RDATA3 <= mOutRightData(4)(40 downto 33);
		oRight4_R_R_RDATA2 <= mOutRightData(4)(32 downto 25);
		oRight4_R_R_RDATA1 <= mOutRightData(4)(24 downto 17);
		oRight4_R_R_RDATA0 <= mOutRightData(4)(16 downto 9);
		oRight4_R_R_RID <= mOutRightData(4)(8 downto 1);
		oRight4_R_AR_ARREADY <= mOutRightData(4)(0);
		oRight5_W_W_WREADY <= mOutRightData(5)(73);
		oRight5_W_B_BVALID <= mOutRightData(5)(72);
		oRight5_W_B_BUSER <= mOutRightData(5)(71 downto 64);
		oRight5_W_B_BRESP <= mOutRightData(5)(63 downto 62);
		oRight5_W_B_BID <= mOutRightData(5)(61 downto 54);
		oRight5_W_AW_AWREADY <= mOutRightData(5)(53);
		oRight5_R_R_RVALID <= mOutRightData(5)(52);
		oRight5_R_R_RUSER <= mOutRightData(5)(51 downto 44);
		oRight5_R_R_RLAST <= mOutRightData(5)(43);
		oRight5_R_R_RRESP <= mOutRightData(5)(42 downto 41);
		oRight5_R_R_RDATA3 <= mOutRightData(5)(40 downto 33);
		oRight5_R_R_RDATA2 <= mOutRightData(5)(32 downto 25);
		oRight5_R_R_RDATA1 <= mOutRightData(5)(24 downto 17);
		oRight5_R_R_RDATA0 <= mOutRightData(5)(16 downto 9);
		oRight5_R_R_RID <= mOutRightData(5)(8 downto 1);
		oRight5_R_AR_ARREADY <= mOutRightData(5)(0);
		oRight6_W_W_WREADY <= mOutRightData(6)(73);
		oRight6_W_B_BVALID <= mOutRightData(6)(72);
		oRight6_W_B_BUSER <= mOutRightData(6)(71 downto 64);
		oRight6_W_B_BRESP <= mOutRightData(6)(63 downto 62);
		oRight6_W_B_BID <= mOutRightData(6)(61 downto 54);
		oRight6_W_AW_AWREADY <= mOutRightData(6)(53);
		oRight6_R_R_RVALID <= mOutRightData(6)(52);
		oRight6_R_R_RUSER <= mOutRightData(6)(51 downto 44);
		oRight6_R_R_RLAST <= mOutRightData(6)(43);
		oRight6_R_R_RRESP <= mOutRightData(6)(42 downto 41);
		oRight6_R_R_RDATA3 <= mOutRightData(6)(40 downto 33);
		oRight6_R_R_RDATA2 <= mOutRightData(6)(32 downto 25);
		oRight6_R_R_RDATA1 <= mOutRightData(6)(24 downto 17);
		oRight6_R_R_RDATA0 <= mOutRightData(6)(16 downto 9);
		oRight6_R_R_RID <= mOutRightData(6)(8 downto 1);
		oRight6_R_AR_ARREADY <= mOutRightData(6)(0);
		oRight7_W_W_WREADY <= mOutRightData(7)(73);
		oRight7_W_B_BVALID <= mOutRightData(7)(72);
		oRight7_W_B_BUSER <= mOutRightData(7)(71 downto 64);
		oRight7_W_B_BRESP <= mOutRightData(7)(63 downto 62);
		oRight7_W_B_BID <= mOutRightData(7)(61 downto 54);
		oRight7_W_AW_AWREADY <= mOutRightData(7)(53);
		oRight7_R_R_RVALID <= mOutRightData(7)(52);
		oRight7_R_R_RUSER <= mOutRightData(7)(51 downto 44);
		oRight7_R_R_RLAST <= mOutRightData(7)(43);
		oRight7_R_R_RRESP <= mOutRightData(7)(42 downto 41);
		oRight7_R_R_RDATA3 <= mOutRightData(7)(40 downto 33);
		oRight7_R_R_RDATA2 <= mOutRightData(7)(32 downto 25);
		oRight7_R_R_RDATA1 <= mOutRightData(7)(24 downto 17);
		oRight7_R_R_RDATA0 <= mOutRightData(7)(16 downto 9);
		oRight7_R_R_RID <= mOutRightData(7)(8 downto 1);
		oRight7_R_AR_ARREADY <= mOutRightData(7)(0);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
