
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Tue Nov 26 15:14:06 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc -i
     pariVo_RP_impl_1_syn.udb -o pariVo_RP_impl_1_map.udb -mp
     pariVo_RP_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

Design Summary
--------------

   Number of slice registers:   2 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             6 out of  5280 (<1%)
      Number of logic LUT4s:               4
      Number of ripple logic:              1 (2 LUT4s)
   Number of IO sites used:   4 out of 39 (10%)
      Number of IO sites used for general PIO: 4
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 4 out of 36 (11%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 4 out of 39 (10%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_i_c: 2 loads, 2 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  1
      Net reset_c_N_2: 2 loads, 2 SLICEs
   Top 10 highest fanout non-clock nets:
      Net ledTest_c: 2 loads
      Net realmac.lscc_mult_accumulate_inst.n71: 2 loads
      Net reset_c_N_2: 2 loads
      Net VCC_net: 2 loads
      Net realmac.lscc_mult_accumulate_inst.AxB_se[0]: 1 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net realmac.lscc_mult_accumulate_inst.ledTest_c_N_1[0]: 1 loads
      Net reset_c: 1 loads
      Net VCC_net\000.BUF1: 1 loads





   Number of warnings:  40
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (1) : No
     port matched 'din'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (3) : No
     port matched 'left'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (4) : No
     port matched 'clk'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (5) : No
     port matched 'done'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (6) : No
     port matched 'right'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (7) : No
     port matched 'scki'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (9) : No
     port matched 'lrck'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (10) : No
     port matched 'bck'.
WARNING <1027013> - map: No port matched 'din'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (1) : Can't
     resolve object 'din' in constraint 'ldc_set_location -site {19} [get_ports
     din]'.
WARNING <1027013> - map: No port matched 'left'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (3) : Can't
     resolve object 'left' in constraint 'ldc_set_location -site {47} [get_ports
     left]'.
WARNING <1027013> - map: No port matched 'clk'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (4) : Can't
     resolve object 'clk' in constraint 'ldc_set_location -site {12} [get_ports
     clk]'.
WARNING <1027013> - map: No port matched 'done'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (5) : Can't
     resolve object 'done' in constraint 'ldc_set_location -site {27} [get_ports

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
     done]'.
WARNING <1027013> - map: No port matched 'right'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (6) : Can't
     resolve object 'right' in constraint 'ldc_set_location -site {48}
     [get_ports right]'.
WARNING <1027013> - map: No port matched 'scki'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (7) : Can't
     resolve object 'scki' in constraint 'ldc_set_location -site {4} [get_ports
     scki]'.
WARNING <1027013> - map: No port matched 'lrck'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (9) : Can't
     resolve object 'lrck' in constraint 'ldc_set_location -site {13} [get_ports
     lrck]'.
WARNING <1027013> - map: No port matched 'bck'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (10) : Can't
     resolve object 'bck' in constraint 'ldc_set_location -site {18} [get_ports
     bck]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {19}
     [get_ports din]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {47}
     [get_ports left]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {12}
     [get_ports clk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {27}
     [get_ports done]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {48}
     [get_ports right]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {4}
     [get_ports scki]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {13}
     [get_ports lrck]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {18}
     [get_ports bck]'.
WARNING <71003020> - map: Top module port 'sck' does not connect to anything.
WARNING <71003020> - map: Top module port 'sdi' does not connect to anything.
WARNING <71003020> - map: Top module port 'load' does not connect to anything.
WARNING <71003020> - map: Top module port 'ce' does not connect to anything.
WARNING <71003020> - map: Top module port 'sck' does not connect to anything.
WARNING <71003020> - map: Top module port 'sdi' does not connect to anything.
WARNING <71003020> - map: Top module port 'load' does not connect to anything.
WARNING <71003020> - map: Top module port 'ce' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| clk_i               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledTest             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          PIN,NODE clk_i_c
  DIV Setting:                                  10

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 8
   Dropped constraints are:
     ldc_set_location -site {19} [get_ports din]
     ldc_set_location -site {47} [get_ports left]
     ldc_set_location -site {12} [get_ports clk]
     ldc_set_location -site {27} [get_ports done]
     ldc_set_location -site {48} [get_ports right]
     ldc_set_location -site {4} [get_ports scki]
     ldc_set_location -site {13} [get_ports lrck]
     ldc_set_location -site {18} [get_ports bck]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 63 MB
Checksum -- map: f2fa61206c07e22f900b2fc2ab366917ac9d7486















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
