AB8500_SWATCTRL,VAR_0
AB8500_SWATCTRL_SWATENABLE,VAR_1
AB8500_SYSCLK_AUDIO,VAR_2
AB8500_SYSCLK_BUF2,VAR_3
AB8500_SYSCLK_BUF3,VAR_4
AB8500_SYSCLK_BUF4,VAR_5
AB8500_SYSCLK_INT,VAR_6
AB8500_SYSCLK_ULP,VAR_7
AB8500_SYSULPCLKCTRL1,VAR_8
AB8500_SYSULPCLKCTRL1_AUDIOCLKENA,VAR_9
AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ,VAR_10
AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ,VAR_11
AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ,VAR_12
AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK,VAR_13
AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT,VAR_14
AB8500_SYSULPCLKCTRL1_ULPCLKREQ,VAR_15
ARRAY_SIZE,FUNC_0
ab8500_clk_data,VAR_16
ab8500_clks,VAR_17
ab8500_sysctrl_set,FUNC_1
clk_reg_sysctrl_gate,FUNC_2
clk_reg_sysctrl_gate_fixed_rate,FUNC_3
clk_reg_sysctrl_set_parent,FUNC_4
dev_info,FUNC_5
of_clk_add_provider,FUNC_6
of_clk_src_onecell_get,VAR_18
ab8500_reg_clks,FUNC_7
dev,VAR_19
ret,VAR_20
clk,VAR_21
np,VAR_22
intclk_parents,VAR_23
intclk_reg_sel,VAR_24
intclk_reg_mask,VAR_25
intclk_reg_bits,VAR_26
