// SPDX-FileCopyrightText: (c) 2021-2022 Shawn Silverman <shawn@pobox.com>
// SPDX-License-Identifier: MIT

// lwip_t41.c contains the Teensy 4.1 Ethernet interface implementation.
// Based on code from Paul Stoffregen and others:
// https://github.com/PaulStoffregen/teensy41_ethernet
// This file is part of the QNEthernet library.

#if defined(ARDUINO_TEENSY41)

#include "lwip_t41.h"

// C includes
#include <string.h>

#include <core_pins.h>
#include <pgmspace.h>
#include <util/atomic.h>

#include "lwip/err.h"
#include "lwip/etharp.h"
#include "lwip/init.h"
#include "lwip/opt.h"
#include "lwip/pbuf.h"
#include "lwip/stats.h"
#include "lwip/timeouts.h"
#include "netif/ethernet.h"

// https://forum.pjrc.com/threads/60532-Teensy-4-1-Beta-Test?p=237096&viewfull=1#post237096
// https://github.com/PaulStoffregen/teensy41_ethernet/blob/master/teensy41_ethernet.ino

#define CLRSET(reg, clear, set) ((reg) = ((reg) & ~(clear)) | (set))
#define RMII_PAD_INPUT_PULLDOWN 0x30E9
#define RMII_PAD_INPUT_PULLUP   0xB0E9
#define RMII_PAD_CLOCK          0x0031

#define RX_SIZE 5
#define TX_SIZE 5
#define IRQ_PRIORITY 64

// Buffer size for transferring to and from the Ethernet MAC. The frame size is
// either 1518 or 1522, assuming a 1500-byte payload, depending on whether VLAN
// support is desired. VLAN support requires an extra 4 bytes. The ARM cache
// management functions require 32-bit alignment, but the ENETx_MRBR max.
// receive buffer size register says that the RX buffer size must be a multiple
// of 64 and >= 256.
//
// [1518 or 1522 made into a multiple of 32 for ARM cache flush sizing and a
// multiple of 64 for ENETx_MRBR.]
#define BUF_SIZE ((1522 + 63) & (uintptr_t)(-64))

#ifndef QNETHERNET_BUFFERS_IN_RAM1
#define MULTIPLE_OF_32(x) (((x) + 31) & (uintptr_t)(-32))
#define BUFFER_DMAMEM DMAMEM
#else
#define BUFFER_DMAMEM
#endif  // !QNETHERNET_BUFFERS_IN_RAM1

// Defines the control and status region of the receive buffer descriptor.
typedef enum _enet_rx_bd_control_status {
  kEnetRxBdEmpty           = 0x8000U,  // Empty bit
  kEnetRxBdRxSoftOwner1    = 0x4000U,  // Receive software ownership
  kEnetRxBdWrap            = 0x2000U,  // Update buffer descriptor
  kEnetRxBdRxSoftOwner2    = 0x1000U,  // Receive software ownership
  kEnetRxBdLast            = 0x0800U,  // Last BD in the frame (L bit)
  kEnetRxBdMiss            = 0x0100U,  // In promiscuous mode; needs L
  kEnetRxBdBroadcast       = 0x0080U,  // Broadcast
  kEnetRxBdMulticast       = 0x0040U,  // Multicast
  kEnetRxBdLengthViolation = 0x0020U,  // Receive length violation; needs L
  kEnetRxBdNonOctet        = 0x0010U,  // Receive non-octet aligned frame; needs L
  kEnetRxBdCrc             = 0x0004U,  // Receive CRC or frame error; needs L
  kEnetRxBdOverrun         = 0x0002U,  // Receive FIFO overrun; needs L
  kEnetRxBdTrunc           = 0x0001U   // Frame is truncated
} enet_rx_bd_control_status_t;

// Defines the control extended region1 of the receive buffer descriptor.
typedef enum _enet_rx_bd_control_extend0 {
  kEnetRxBdIpHeaderChecksumErr = 0x0020U,  // IP header checksum error; needs L
  kEnetRxBdProtocolChecksumErr = 0x0010U,  // Protocol checksum error; needs L
  kEnetRxBdVlan                = 0x0004U,  // VLAN; needs L
  kEnetRxBdIpv6                = 0x0002U,  // Ipv6 frame; needs L
  kEnetRxBdIpv4Fragment        = 0x0001U,  // Ipv4 fragment; needs L
} enet_rx_bd_control_extend0_t;

// Defines the control extended region2 of the receive buffer descriptor.
typedef enum _enet_rx_bd_control_extend1 {
  kEnetRxBdMacErr    = 0x8000U,  // MAC error; needs L
  kEnetRxBdPhyErr    = 0x0400U,  // PHY error; needs L
  kEnetRxBdCollision = 0x0200U,  // Collision; needs L
  kEnetRxBdUnicast   = 0x0100U,  // Unicast frame; valid even if L is not set
  kEnetRxBdInterrupt = 0x0080U,  // Generate RXB/RXF interrupt
} enet_rx_bd_control_extend1_t;

// Defines the control status of the transmit buffer descriptor.
typedef enum _enet_tx_bd_control_status {
  kEnetTxBdReady        = 0x8000U,  // Ready bit
  kEnetTxBdTxSoftOwner1 = 0x4000U,  // Transmit software ownership
  kEnetTxBdWrap         = 0x2000U,  // Wrap buffer descriptor
  kEnetTxBdTxSoftOwner2 = 0x1000U,  // Transmit software ownership
  kEnetTxBdLast         = 0x0800U,  // Last BD in the frame (L bit)
  kEnetTxBdTransmitCrc  = 0x0400U,  // Transmit CRC; needs L
} enet_tx_bd_control_status_t;

// Defines the control extended region1 of the transmit buffer descriptor.
typedef enum _enet_tx_bd_control_extend0 {
  kEnetTxBdTxErr              = 0x8000U,  // Transmit error; needs L
  kEnetTxBdTxUnderflowErr     = 0x2000U,  // Underflow error; needs L
  kEnetTxBdExcessCollisionErr = 0x1000U,  // Excess collision error; needs L
  kEnetTxBdTxFrameErr         = 0x0800U,  // Frame with error; needs L
  kEnetTxBdLatecollisionErr   = 0x0400U,  // Late collision error; needs L
  kEnetTxBdOverflowErr        = 0x0200U,  // Overflow error; needs L
  kEnetTxTimestampErr         = 0x0100U,  // Timestamp error; needs L
} enet_tx_bd_control_extend0_t;

// Defines the control extended region2 of the transmit buffer descriptor.
typedef enum _enet_tx_bd_control_extend1 {
  kEnetTxBdTxInterrupt   = 0x4000U,  // Transmit interrupt; all BDs
  kEnetTxBdTimestamp     = 0x2000U,  // Transmit timestamp flag; all BDs
  kEnetTxBdProtChecksum  = 0x1000U,  // Insert protocol specific checksum; all BDs
  kEnetTxBdIpHdrChecksum = 0x0800U,  // Insert IP header checksum; all BDs
} enet_tx_bd_control_extend1_t;

typedef struct {
  uint16_t length;
  uint16_t status;
  void *buffer;
  uint16_t extend0;
  uint16_t extend1;
  uint16_t checksum;
  uint8_t prototype;
  uint8_t headerlen;
  uint16_t unused0;
  uint16_t extend2;
  uint32_t timestamp;
  uint16_t unused1;
  uint16_t unused2;
  uint16_t unused3;
  uint16_t unused4;
} enetbufferdesc_t;

static uint8_t mac[ETH_HWADDR_LEN];
static enetbufferdesc_t rx_ring[RX_SIZE] __attribute__((aligned(64)));
static enetbufferdesc_t tx_ring[TX_SIZE] __attribute__((aligned(64)));
static BUFFER_DMAMEM uint8_t rxbufs[RX_SIZE * BUF_SIZE] __attribute__((aligned(64)));
static BUFFER_DMAMEM uint8_t txbufs[TX_SIZE * BUF_SIZE] __attribute__((aligned(64)));
volatile static enetbufferdesc_t *p_rxbd = &rx_ring[0];
volatile static enetbufferdesc_t *p_txbd = &tx_ring[0];
static struct netif t41_netif;
static volatile uint32_t rx_ready;

// PHY status, polled
static bool linkSpeed10Not100 = false;
static bool linkIsFullDuplex = false;

// Is Ethernet initialized?
static bool isInitialized = false;

// IEEE 1588
static volatile uint32_t ieee1588Seconds = 0;  // Since the timer was started
static volatile bool doTimestampNext = false;
static volatile bool hasTxTimestamp = false;
static volatile struct timespec txTimestamp = {0, 0};

void enet_isr();

// --------------------------------------------------------------------------
//  PHY_MDIO
// --------------------------------------------------------------------------

// Read a PHY register (using MDIO & MDC signals).
uint16_t mdio_read(int phyaddr, int regaddr) {
  ENET_MMFR = ENET_MMFR_ST(1) | ENET_MMFR_OP(2) | ENET_MMFR_TA(2) |
              ENET_MMFR_PA(phyaddr) | ENET_MMFR_RA(regaddr);
  // int count=0;
  while ((ENET_EIR & ENET_EIR_MII) == 0) {
    // count++; // wait
  }
  // print("mdio read waited ", count);
  uint16_t data = ENET_MMFR;
  ENET_EIR = ENET_EIR_MII;
  // printhex("mdio read:", data);
  return data;
}

// Write a PHY register (using MDIO & MDC signals).
void mdio_write(int phyaddr, int regaddr, uint16_t data) {
  ENET_MMFR = ENET_MMFR_ST(1) | ENET_MMFR_OP(1) | ENET_MMFR_TA(2) |
              ENET_MMFR_PA(phyaddr) | ENET_MMFR_RA(regaddr) |
              ENET_MMFR_DATA(data);
  // int count = 0;
  while ((ENET_EIR & ENET_EIR_MII) == 0) {
    // count++;  // wait
  }
  ENET_EIR = ENET_EIR_MII;
  // print("mdio write waited ", count);
  // printhex("mdio write :", data);
}

// --------------------------------------------------------------------------
//  Low-level
// --------------------------------------------------------------------------

static void t41_low_level_init() {
  CCM_CCGR1 |= CCM_CCGR1_ENET(CCM_CCGR_ON);
  // Configure PLL6 for 50 MHz, pg 1118 (Rev. 2, 1173 Rev. 1)
  CCM_ANALOG_PLL_ENET_SET = CCM_ANALOG_PLL_ENET_BYPASS;
  CCM_ANALOG_PLL_ENET_CLR = CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC(3) |
                            CCM_ANALOG_PLL_ENET_ENET2_DIV_SELECT(3) |
                            CCM_ANALOG_PLL_ENET_DIV_SELECT(3);
  CCM_ANALOG_PLL_ENET_SET = CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN |
                            // CCM_ANALOG_PLL_ENET_ENET2_REF_EN |
                            CCM_ANALOG_PLL_ENET_ENABLE |
                            // CCM_ANALOG_PLL_ENET_ENET2_DIV_SELECT(1) |
                            CCM_ANALOG_PLL_ENET_DIV_SELECT(1);
  CCM_ANALOG_PLL_ENET_CLR = CCM_ANALOG_PLL_ENET_POWERDOWN;
  while ((CCM_ANALOG_PLL_ENET & CCM_ANALOG_PLL_ENET_LOCK) == 0) {
    // Wait for PLL lock
  }
  CCM_ANALOG_PLL_ENET_CLR = CCM_ANALOG_PLL_ENET_BYPASS;
  // printf("PLL6 = %08" PRIX32 "h (should be 80202001h)\n", CCM_ANALOG_PLL_ENET);

  // Configure REFCLK to be driven as output by PLL6, pg 329 (Rev. 2, 326 Rev. 1)
  CLRSET(IOMUXC_GPR_GPR1,
         IOMUXC_GPR_GPR1_ENET1_CLK_SEL | IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN,
         IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR);

  // Configure pins
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14 = 5;  // Reset    B0_14 Alt5 GPIO7.15
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15 = 5;  // Power    B0_15 Alt5 GPIO7.14
  GPIO7_GDIR |= (1<<14) | (1<<15);
  GPIO7_DR_SET = (1<<15);    // Power on
  GPIO7_DR_CLEAR = (1<<14);  // Reset PHY chip
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04 = RMII_PAD_INPUT_PULLDOWN;  // PhyAdd[0] = 0
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06 = RMII_PAD_INPUT_PULLDOWN;  // PhyAdd[1] = 1
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05 = RMII_PAD_INPUT_PULLUP;    // Master/Slave = slave mode
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11 = RMII_PAD_INPUT_PULLDOWN;  // Auto MDIX Enable
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07 = RMII_PAD_INPUT_PULLUP;
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08 = RMII_PAD_INPUT_PULLUP;
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09 = RMII_PAD_INPUT_PULLUP;
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10 = RMII_PAD_CLOCK;
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05 = 3;  // RXD1    B1_05 Alt3, pg 529 (Rev. 2, 525 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04 = 3;  // RXD0    B1_04 Alt3, pg 528 (Rev. 2, 524 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10 = 6 | 0x10;  // REFCLK    B1_10 Alt6, pg 534 (Rev. 2, 530 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11 = 3;  // RXER    B1_11 Alt3, pg 535 (Rev. 2, 531 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06 = 3;  // RXEN    B1_06 Alt3, pg 530 (Rev. 2, 526 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09 = 3;  // TXEN    B1_09 Alt3, pg 533 (Rev. 2, 529 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07 = 3;  // TXD0    B1_07 Alt3, pg 531 (Rev. 2, 527 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08 = 3;  // TXD1    B1_08 Alt3, pg 532 (Rev. 2, 528 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15 = 0;  // MDIO    B1_15 Alt0, pg 539 (Rev. 2, 535 Rev. 1)
  IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14 = 0;  // MDC     B1_14 Alt0, pg 538 (Rev. 2, 534 Rev. 1)
  IOMUXC_ENET_MDIO_SELECT_INPUT = 2;     // GPIO_B1_15_ALT0, pg 796 (Rev. 2, 792 Rev. 1)
  IOMUXC_ENET0_RXDATA_SELECT_INPUT = 1;  // GPIO_B1_04_ALT3, pg 796 (Rev. 2, 792 Rev. 1)
  IOMUXC_ENET1_RXDATA_SELECT_INPUT = 1;  // GPIO_B1_05_ALT3, pg 797 (Rev. 2, 793 Rev. 1)
  IOMUXC_ENET_RXEN_SELECT_INPUT = 1;     // GPIO_B1_06_ALT3, pg 798 (Rev. 2, 794 Rev. 1)
  IOMUXC_ENET_RXERR_SELECT_INPUT = 1;    // GPIO_B1_11_ALT3, pg 799 (Rev. 2, 795 Rev. 1)
  IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT = 1;  // GPIO_B1_10_ALT6, pg 795 (Rev. 2, 791 Rev. 1)
  delayMicroseconds(2);
  GPIO7_DR_SET = (1<<14);  // Start PHY chip
  ENET_MSCR = ENET_MSCR_MII_SPEED(9);
  delayMicroseconds(5);

  // LEDCR offset 0x18, set LED_Link_Polarity, pg 62
  mdio_write(0, 0x18, 0x0280);  // LED shows link status, active high
  // RCSR offset 0x17, set RMII_Clock_Select, pg 61
  mdio_write(0, 0x17, 0x0081);  // Config for 50 MHz clock input

  memset(rx_ring, 0, sizeof(rx_ring));
  memset(tx_ring, 0, sizeof(tx_ring));

  for (int i = 0; i < RX_SIZE; i++) {
    rx_ring[i].buffer = &rxbufs[i * BUF_SIZE];
    rx_ring[i].status = kEnetRxBdEmpty;
    rx_ring[i].extend1 = kEnetRxBdInterrupt;
  }
  // The last buffer descriptor should be set with the wrap flag
  rx_ring[RX_SIZE - 1].status |= kEnetRxBdWrap;

  for (int i=0; i < TX_SIZE; i++) {
    tx_ring[i].buffer = &txbufs[i * BUF_SIZE];
    tx_ring[i].status = kEnetTxBdTransmitCrc;
    tx_ring[i].extend1 = kEnetTxBdTxInterrupt |
                         kEnetTxBdProtChecksum |
                         kEnetTxBdIpHdrChecksum;
  }
  tx_ring[TX_SIZE - 1].status |= kEnetTxBdWrap;

  ENET_EIMR = 0;  // This also deasserts all interrupts

  ENET_RCR = ENET_RCR_NLC |     // Payload length is checked
             ENET_RCR_MAX_FL(MAX_FRAME_LEN) |
             ENET_RCR_CFEN |    // Discard non-pause MAC control frames
             ENET_RCR_CRCFWD |  // CRC is stripped (ignored if PADEN)
             ENET_RCR_PADEN |   // Padding is removed
             ENET_RCR_RMII_MODE |
             ENET_RCR_FCE |     // Flow control enable
#ifdef QNETHERNET_PROMISCUOUS_MODE
             ENET_RCR_PROM |    // Promiscuous mode
#endif  // QNETHERNET_PROMISCUOUS_MODE
             ENET_RCR_MII_MODE;
  ENET_TCR = ENET_TCR_ADDINS |  // Overwrite with programmed MAC address
             ENET_TCR_ADDSEL(0) |
             // ENET_TCR_RFC_PAUSE |
             // ENET_TCR_TFC_PAUSE |
             ENET_TCR_FDEN;     // Enable full-duplex

  ENET_TACC = 0
#if CHECKSUM_GEN_UDP == 0 || CHECKSUM_GEN_TCP == 0 || CHECKSUM_GEN_ICMP == 0
      | ENET_TACC_PROCHK  // Insert protocol checksum
#endif
#if CHECKSUM_GEN_IP == 0
      | ENET_TACC_IPCHK  // Insert IP header checksum
#endif
#if ETH_PAD_SIZE == 2
      | ENET_TACC_SHIFT16
#endif
      ;

  ENET_RACC = 0
#if ETH_PAD_SIZE == 2
      | ENET_RACC_SHIFT16
#endif
      | ENET_RACC_LINEDIS  // Discard bad frames
#if CHECKSUM_CHECK_UDP == 0 && \
    CHECKSUM_CHECK_TCP == 0 && \
    CHECKSUM_CHECK_ICMP == 0
      | ENET_RACC_PRODIS  // Discard frames with incorrect protocol checksum
                          // Requires RSFL == 0
#endif
#if CHECKSUM_CHECK_IP == 0
      | ENET_RACC_IPDIS  // Discard frames with incorrect IPv4 header checksum
                         // Requires RSFL == 0
#endif
      | ENET_RACC_PADREM
      ;

  ENET_TFWR = ENET_TFWR_STRFWD;
  ENET_RSFL = 0;

  ENET_RDSR = (uint32_t)rx_ring;
  ENET_TDSR = (uint32_t)tx_ring;
  ENET_MRBR = BUF_SIZE;

  ENET_RXIC = 0;
  ENET_TXIC = 0;
  ENET_PALR = mac[0] << 24 | mac[1] << 16 | mac[2] << 8 | mac[3];
  ENET_PAUR = mac[4] << 24 | mac[5] << 16 | 0x8808;

  ENET_OPD = 0x10014;
  ENET_RSEM = 0;
  ENET_MIBC = 0;

  ENET_IAUR = 0;
  ENET_IALR = 0;
  ENET_GAUR = 0;
  ENET_GALR = 0;

  ENET_EIMR = ENET_EIMR_RXF;
  attachInterruptVector(IRQ_ENET, enet_isr);
  NVIC_ENABLE_IRQ(IRQ_ENET);

  // Set the IEEE 1588 timestamp to zero, in case it's used but not enabled
  ENET_ATVR = 0;
  ieee1588Seconds = 0;

  // Last, enable the Ethernet MAC
  ENET_ECR = 0x70000000 | ENET_ECR_DBSWP | ENET_ECR_EN1588 | ENET_ECR_ETHEREN;

  // Indicate there are empty RX buffers and available ready TX buffers
  ENET_RDAR = ENET_RDAR_RDAR;
  ENET_TDAR = ENET_TDAR_TDAR;

  // phy soft reset
  // phy_mdio_write(0, 0x00, 1 << 15);

  isInitialized = true;
}

static struct pbuf *t41_low_level_input(volatile enetbufferdesc_t *bdPtr) {
  const u16_t err_mask = kEnetRxBdTrunc |
                         kEnetRxBdOverrun |
                         kEnetRxBdCrc |
                         kEnetRxBdNonOctet |
                         kEnetRxBdLengthViolation;

  struct pbuf *p = NULL;

  // Determine if a frame has been received
  if (bdPtr->status & err_mask) {
#if LINK_STATS
    if (bdPtr->status & kEnetRxBdTrunc) {
      LINK_STATS_INC(link.lenerr);
    } else {  // Either truncated or others
      if (bdPtr->status & kEnetRxBdOverrun) {
        LINK_STATS_INC(link.err);
      } else {  // Either overrun and others zero, or others
        if (bdPtr->status & kEnetRxBdNonOctet) {
          LINK_STATS_INC(link.err);
        } else if (bdPtr->status & kEnetRxBdCrc) {  // Non-octet or CRC
          LINK_STATS_INC(link.chkerr);
        }
        if (bdPtr->status & kEnetRxBdLengthViolation) {
          LINK_STATS_INC(link.lenerr);
        }
      }
    }
    LINK_STATS_INC(link.drop);
#endif
  } else {
    p = pbuf_alloc(PBUF_RAW, bdPtr->length, PBUF_POOL);
    if (p) {
#ifndef QNETHERNET_BUFFERS_IN_RAM1
      arm_dcache_delete(bdPtr->buffer, MULTIPLE_OF_32(p->tot_len));
#endif  // !QNETHERNET_BUFFERS_IN_RAM1
      pbuf_take(p, bdPtr->buffer, p->tot_len);
      p->timestampValid = ((bdPtr->status & kEnetRxBdLast) != 0);
      if (p->timestampValid) {
        enet_ieee1588_read_timer(&p->timestamp);
        if ((unsigned long)p->timestamp.tv_nsec < bdPtr->timestamp) {
          // The timer has wrapped around
          p->timestamp.tv_sec--;
        }
        p->timestamp.tv_nsec = bdPtr->timestamp;
      }
      LINK_STATS_INC(link.recv);
    } else {
      LINK_STATS_INC(link.drop);
    }
  }

  // Set rx bd empty
  bdPtr->status = (bdPtr->status & kEnetRxBdWrap) | kEnetRxBdEmpty;

  ENET_RDAR = ENET_RDAR_RDAR;

  return p;
}

// Acquire a buffer descriptor. Meant to be used with update_bufdesc().
static inline volatile enetbufferdesc_t *get_bufdesc() {
  volatile enetbufferdesc_t *bdPtr = p_txbd;

  while (bdPtr->status & kEnetTxBdReady) {
    // Wait until BD is free
  }

  return bdPtr;
}

// Update a buffer descriptor. Meant to be used with get_bufdesc().
static inline void update_bufdesc(volatile enetbufferdesc_t *bdPtr,
                                  uint16_t len) {
  bdPtr->length = len;
  bdPtr->status = (bdPtr->status & kEnetTxBdWrap) |
                  kEnetTxBdTransmitCrc |
                  kEnetTxBdLast |
                  kEnetTxBdReady;

  hasTxTimestamp = false;  // The timestamp isn't yet available
  if (doTimestampNext) {
    doTimestampNext = false;
    bdPtr->extend1 |= kEnetTxBdTimestamp;
  } else {
    bdPtr->extend1 &= ~kEnetTxBdTimestamp;
  }

  ENET_TDAR = ENET_TDAR_TDAR;

  if (bdPtr->status & kEnetTxBdWrap) {
    p_txbd = &tx_ring[0];
  } else {
    p_txbd++;
  }

  LINK_STATS_INC(link.xmit);
}

static err_t t41_low_level_output(struct netif *netif, struct pbuf *p) {
  volatile enetbufferdesc_t *bdPtr = get_bufdesc();
  uint16_t copied = pbuf_copy_partial(p, bdPtr->buffer, p->tot_len, 0);
  if (copied == 0) {
    return ERR_BUF;
  }
#ifndef QNETHERNET_BUFFERS_IN_RAM1
  arm_dcache_flush_delete(bdPtr->buffer, MULTIPLE_OF_32(copied));
#endif  // !QNETHERNET_BUFFERS_IN_RAM1
  update_bufdesc(bdPtr, copied);
  return ERR_OK;
}

static err_t t41_netif_init(struct netif *netif) {
  netif->linkoutput = t41_low_level_output;
  netif->output = etharp_output;
  netif->mtu = MTU;
  netif->flags = NETIF_FLAG_BROADCAST |
                 NETIF_FLAG_ETHARP |
                 NETIF_FLAG_ETHERNET |
                 NETIF_FLAG_IGMP;

  SMEMCPY(netif->hwaddr, mac, ETH_HWADDR_LEN);
  netif->hwaddr_len = ETH_HWADDR_LEN;
#if LWIP_NETIF_HOSTNAME
  netif_set_hostname(netif, NULL);
#endif
  netif->name[0] = 'e';
  netif->name[1] = '0';

  t41_low_level_init();

  return ERR_OK;
}

// Find the next non-empty BD.
static inline volatile enetbufferdesc_t *rxbd_next() {
  volatile enetbufferdesc_t *p_bd = p_rxbd;

  while (p_bd->status & kEnetRxBdEmpty) {
    if (p_bd->status & kEnetRxBdWrap) {
      p_bd = &rx_ring[0];
    } else {
      p_bd++;
    }
    if (p_bd == p_rxbd) {
      return NULL;
    }
  }

  if (p_rxbd->status & kEnetRxBdWrap) {
    p_rxbd = &rx_ring[0];
  } else {
    p_rxbd++;
  }
  return p_bd;
}

void enet_isr() {
  if ((ENET_EIR & ENET_EIR_TS_TIMER) != 0) {
    ENET_EIR = ENET_EIR_TS_TIMER;
    ieee1588Seconds++;
  }

  if ((ENET_EIR & ENET_EIR_TS_AVAIL) != 0) {
    ENET_EIR = ENET_EIR_TS_AVAIL;
    hasTxTimestamp = true;
    txTimestamp.tv_sec = ieee1588Seconds;
    txTimestamp.tv_nsec = ENET_ATSTMP;
  }

  if (ENET_EIR & ENET_EIR_RXF) {
    ENET_EIR = ENET_EIR_RXF;
    rx_ready = 1;
  }
}

static inline void check_link_status() {
  if (!isInitialized) {
    return;
  }
  uint16_t status = mdio_read(0, 0x01);
  uint8_t is_link_up = !!(status & (1 << 2));
  if (netif_is_link_up(&t41_netif) != is_link_up) {
    if (is_link_up) {
      netif_set_link_up(&t41_netif);

      // TODO: Should we read the speed only at link UP or every time?
      status = mdio_read(0, 0x10);
      linkSpeed10Not100 = ((status & (1 << 1)) != 0);
      linkIsFullDuplex = ((status & (1 << 2)) != 0);
    } else {
      netif_set_link_down(&t41_netif);
    }
  }
}

#ifndef QNETHERNET_PROMISCUOUS_MODE
// Multicast filter for letting the hardware know which packets to let in.
static err_t multicast_filter(struct netif *netif, const ip4_addr_t *group,
                              enum netif_mac_filter_action action) {
  switch (action) {
    case NETIF_ADD_MAC_FILTER:
      enet_join_group(group);
      break;
    case NETIF_DEL_MAC_FILTER:
      enet_leave_group(group);
      break;
    default:
      break;
  }
  return ERR_OK;
}
#endif  // !QNETHERNET_PROMISCUOUS_MODE

// --------------------------------------------------------------------------
//  Public interface
// --------------------------------------------------------------------------

void enet_getmac(uint8_t *mac) {
  uint32_t m1 = HW_OCOTP_MAC1;
  uint32_t m2 = HW_OCOTP_MAC0;
  mac[0] = m1 >> 8;
  mac[1] = m1 >> 0;
  mac[2] = m2 >> 24;
  mac[3] = m2 >> 16;
  mac[4] = m2 >> 8;
  mac[5] = m2 >> 0;
}

static bool isFirstInit = true;
static bool isNetifAdded = false;

NETIF_DECLARE_EXT_CALLBACK(netif_callback);

void enet_init(const uint8_t macaddr[ETH_HWADDR_LEN],
               const ip4_addr_t *ipaddr,
               const ip4_addr_t *netmask,
               const ip4_addr_t *gw,
               netif_ext_callback_fn callback) {
  // Only execute the following code once
  if (isFirstInit) {
    lwip_init();

    isFirstInit = false;
  }

  if (ipaddr == NULL) ipaddr = IP4_ADDR_ANY4;
  if (netmask == NULL) netmask = IP4_ADDR_ANY4;
  if (gw == NULL) gw = IP4_ADDR_ANY4;

  // First test if the MAC address has changed
  // If it's changed then remove the interface and start again
  uint8_t m[ETH_HWADDR_LEN];
  if (macaddr == NULL) {
    enet_getmac(m);
  } else {
    SMEMCPY(m, macaddr, ETH_HWADDR_LEN);
  }
  if (memcmp(mac, m, ETH_HWADDR_LEN)) {
    // MAC address has changed

    if (isNetifAdded) {
      // Remove any previous configuration
      netif_remove(&t41_netif);
      netif_remove_ext_callback(&netif_callback);
      isNetifAdded = false;
    }
    SMEMCPY(mac, m, ETH_HWADDR_LEN);
  }

  if (isNetifAdded) {
    netif_set_addr(&t41_netif, ipaddr, netmask, gw);
  } else {
    netif_add_ext_callback(&netif_callback, callback);
    netif_add(&t41_netif, ipaddr, netmask, gw,
              NULL, t41_netif_init, ethernet_input);
    netif_set_default(&t41_netif);
    isNetifAdded = true;
  }

#ifndef QNETHERNET_PROMISCUOUS_MODE
  // Multicast filtering, to allow desired multicast packets in
  netif_set_igmp_mac_filter(&t41_netif, &multicast_filter);
#endif  // !QNETHERNET_PROMISCUOUS_MODE
}

void enet_deinit() {
  isInitialized = false;

  enet_ieee1588_deinit();

  if (isNetifAdded) {
    netif_remove(&t41_netif);
    netif_remove_ext_callback(&netif_callback);
    isNetifAdded = false;
  }

  // Gracefully stop any transmission before disabling the Ethernet MAC
  ENET_TCR |= ENET_TCR_GTS;
  while ((ENET_EIR & ENET_EIR_GRA) == 0) {
    // Wait until it's gracefully stopped
  }
  ENET_EIR = ENET_EIR_GRA;

  // Disable the Ethernet MAC
  // Note: All interrupts are cleared when Ethernet is reinitialized,
  //       so nothing will be pending
  ENET_ECR &= ~ENET_ECR_ETHEREN;

  // Power down the PHY
  GPIO7_GDIR |= (1<<15);
  GPIO7_DR_CLEAR = (1<<15);

  // Stop the PLL
  CCM_ANALOG_PLL_ENET = CCM_ANALOG_PLL_ENET_POWERDOWN;

  // Disable the clock for ENET
  CCM_CCGR1 &= ~CCM_CCGR1_ENET(CCM_CCGR_ON);
}

struct netif *enet_netif() {
  return &t41_netif;
}

// Get the next chunk of input data.
static struct pbuf *enet_rx_next() {
  volatile enetbufferdesc_t *p_bd = rxbd_next();
  return (p_bd ? t41_low_level_input(p_bd) : NULL);
}

// Process one chunk of input data.
static void enet_input(struct pbuf *p_frame) {
  if (t41_netif.input(p_frame, &t41_netif) != ERR_OK) {
    pbuf_free(p_frame);
  }
}

void enet_proc_input(void) {
  struct pbuf *p;

  if (!rx_ready) {
    return;
  }
  rx_ready = 0;
  while ((p = enet_rx_next()) != NULL) {
    enet_input(p);
  }
}

void enet_poll() {
  sys_check_timeouts();
  check_link_status();
}

int enet_link_speed() {
  return linkSpeed10Not100 ? 10 : 100;
}

bool enet_link_is_full_duplex() {
  return linkIsFullDuplex;
}

bool enet_output_frame(const uint8_t *frame, size_t len) {
  if (!isInitialized) {
    return false;
  }
  if (frame == NULL || len < 60 || MAX_FRAME_LEN - 4 < len) {
    return false;
  }
  volatile enetbufferdesc_t *bdPtr = get_bufdesc();
#if ETH_PAD_SIZE
  memcpy(bdPtr->buffer + ETH_PAD_SIZE, frame, len);
#ifndef QNETHERNET_BUFFERS_IN_RAM1
  arm_dcache_flush_delete(bdPtr->buffer, MULTIPLE_OF_32(len + ETH_PAD_SIZE));
#endif  // !QNETHERNET_BUFFERS_IN_RAM1
  update_bufdesc(bdPtr, len + ETH_PAD_SIZE);
#else
  memcpy(bdPtr->buffer, frame, len);
#ifndef QNETHERNET_BUFFERS_IN_RAM1
  arm_dcache_flush_delete(bdPtr->buffer, MULTIPLE_OF_32(len));
#endif  // !QNETHERNET_BUFFERS_IN_RAM1
  update_bufdesc(bdPtr, len);
#endif  // ETH_PAD_SIZE
  return true;
}

// --------------------------------------------------------------------------
//  MAC address filtering
// --------------------------------------------------------------------------

#ifndef QNETHERNET_PROMISCUOUS_MODE
// CRC-32 routines for computing the FCS for multicast lookup

static const uint32_t kCRC32Lookup[256] PROGMEM = {
    0x00000000, 0x77073096, 0xee0e612c, 0x990951ba, 0x076dc419, 0x706af48f,
    0xe963a535, 0x9e6495a3, 0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988,
    0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91, 0x1db71064, 0x6ab020f2,
    0xf3b97148, 0x84be41de, 0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7,
    0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec, 0x14015c4f, 0x63066cd9,
    0xfa0f3d63, 0x8d080df5, 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172,
    0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b, 0x35b5a8fa, 0x42b2986c,
    0xdbbbc9d6, 0xacbcf940, 0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59,
    0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116, 0x21b4f4b5, 0x56b3c423,
    0xcfba9599, 0xb8bda50f, 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924,
    0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d, 0x76dc4190, 0x01db7106,
    0x98d220bc, 0xefd5102a, 0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433,
    0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818, 0x7f6a0dbb, 0x086d3d2d,
    0x91646c97, 0xe6635c01, 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e,
    0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457, 0x65b0d9c6, 0x12b7e950,
    0x8bbeb8ea, 0xfcb9887c, 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65,
    0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2, 0x4adfa541, 0x3dd895d7,
    0xa4d1c46d, 0xd3d6f4fb, 0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0,
    0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9, 0x5005713c, 0x270241aa,
    0xbe0b1010, 0xc90c2086, 0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f,
    0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4, 0x59b33d17, 0x2eb40d81,
    0xb7bd5c3b, 0xc0ba6cad, 0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a,
    0xead54739, 0x9dd277af, 0x04db2615, 0x73dc1683, 0xe3630b12, 0x94643b84,
    0x0d6d6a3e, 0x7a6a5aa8, 0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1,
    0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe, 0xf762575d, 0x806567cb,
    0x196c3671, 0x6e6b06e7, 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc,
    0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5, 0xd6d6a3e8, 0xa1d1937e,
    0x38d8c2c4, 0x4fdff252, 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b,
    0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60, 0xdf60efc3, 0xa867df55,
    0x316e8eef, 0x4669be79, 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236,
    0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f, 0xc5ba3bbe, 0xb2bd0b28,
    0x2bb45a92, 0x5cb36a04, 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d,
    0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a, 0x9c0906a9, 0xeb0e363f,
    0x72076785, 0x05005713, 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38,
    0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21, 0x86d3d2d4, 0xf1d4e242,
    0x68ddb3f8, 0x1fda836e, 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777,
    0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c, 0x8f659eff, 0xf862ae69,
    0x616bffd3, 0x166ccf45, 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2,
    0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db, 0xaed16a4a, 0xd9d65adc,
    0x40df0b66, 0x37d83bf0, 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9,
    0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6, 0xbad03605, 0xcdd70693,
    0x54de5729, 0x23d967bf, 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
    0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d,
};

// // See: https://create.stephan-brumme.com/crc32/#sarwate
// static void generate_crc32_lookup() {
//   for (int i = 0; i < 256; i++) {
//     uint32_t crc = i;
//     for (int j = 0; j < 8; j++) {
//       crc = (crc >> 1) ^ (-(int)(crc & 1) & 0xEDB88320);
//     }
//     kCRC32Lookup[i] = crc;
//   }
// }

static uint32_t crc32(uint32_t crc, const unsigned char *data, size_t len) {
  crc = ~crc;
  while (len--) {
    crc = (crc >> 8) ^ kCRC32Lookup[(crc ^ *(data++)) & 0xff];
  }
  return crc;  // Why does this work without inversion?
}

// Don't release bits that have had a collision. Track these here.
static uint32_t collisionGALR = 0;
static uint32_t collisionGAUR = 0;
static uint32_t collisionIALR = 0;
static uint32_t collisionIAUR = 0;

void enet_set_mac_address_allowed(const uint8_t *mac, bool allow) {
  volatile uint32_t *lower;
  volatile uint32_t *upper;
  uint32_t *collisionLower;
  uint32_t *collisionUpper;
  if ((mac[0] & 0x01) != 0) {  // Group
    lower = &ENET_GALR;
    upper = &ENET_GAUR;
    collisionLower = &collisionGALR;
    collisionUpper = &collisionGAUR;
  } else {  // Individual
    lower = &ENET_IALR;
    upper = &ENET_IAUR;
    collisionLower = &collisionIALR;
    collisionUpper = &collisionIAUR;
  }

  uint32_t crc = (crc32(0, mac, 6) >> 26) & 0x3f;
  uint32_t value = 1 << (crc & 0x1f);
  if (crc < 0x20) {
    if (allow) {
      if ((*lower & value) != 0) {
        *collisionLower |= value;
      } else {
        *lower |= value;
      }
    } else {
      // Keep collided bits set
      *lower &= ~value | *collisionLower;
    }
  } else {
    if (allow) {
      if ((*upper & value) != 0) {
        *collisionUpper |= value;
      } else {
        *upper |= value;
      }
    } else {
      // Keep collided bits set
      *upper &= ~value | *collisionUpper;
    }
  }
}

// Multicast MAC address.
static uint8_t multicastMAC[6] = {
    LL_IP4_MULTICAST_ADDR_0,
    LL_IP4_MULTICAST_ADDR_1,
    LL_IP4_MULTICAST_ADDR_2,
    0,
    0,
    0,
};

// Join or leave a multicast group. The flag should be true to join and false
// to leave.
static void enet_join_notleave_group(const ip4_addr_t *group, bool flag) {
  multicastMAC[3] = ip4_addr2(group) & 0x7f;
  multicastMAC[4] = ip4_addr3(group);
  multicastMAC[5] = ip4_addr4(group);

  enet_set_mac_address_allowed(multicastMAC, flag);
}

void enet_join_group(const ip4_addr_t *group) {
  enet_join_notleave_group(group, true);
}

void enet_leave_group(const ip4_addr_t *group) {
  enet_join_notleave_group(group, false);
}
#endif  // !QNETHERNET_PROMISCUOUS_MODE

// --------------------------------------------------------------------------
//  IEEE 1588 functions
// --------------------------------------------------------------------------

#define ENET_ATCR_SLAVE    ((uint32_t)(1U << 13))
#define ENET_ATCR_CAPTURE  ((uint32_t)(1U << 11))
#define ENET_ATCR_RESTART  ((uint32_t)(1U << 9))
#define ENET_ATCR_PINPER   ((uint32_t)(1U << 7))
#define ENET_ATCR_Reserved ((uint32_t)(1U << 5))  // Spec says always write a 1
#define ENET_ATCR_PEREN    ((uint32_t)(1U << 4))
#define ENET_ATCR_OFFRST   ((uint32_t)(1U << 3))
#define ENET_ATCR_OFFEN    ((uint32_t)(1U << 2))
#define ENET_ATCR_EN       ((uint32_t)(1U << 0))

#define ENET_ATCOR_COR_MASK    (0x7fffffffU)
#define ENET_ATINC_INC_MASK    (0x00007f00U)
#define ENET_ATINC_INC_CORR(n) ((uint32_t)(((n) & 0x7f) << 8))
#define ENET_ATINC_INC(n)      ((uint32_t)(((n) & 0x7f) << 0))

#define NANOSECONDS_PER_SECOND (1000 * 1000 * 1000)
#define F_ENET_TS_CLK (25 * 1000 * 1000)

#define ENET_TCSR_TMODE_MASK (0x0000003cU)
#define ENET_TCSR_TMODE(n)   ((uint32_t)(((n) & 0x0f) << 2))
#define ENET_TCSR_TPWC(n)    ((uint32_t)(((n) & 0x1f) << 11))
#define ENET_TCSR_TF         ((uint32_t)(1U << 7))
#define ENET_TCSR_TIE        ((uint32_t)(1U << 6))

void enet_ieee1588_init() {
  ENET_ATCR = ENET_ATCR_RESTART | ENET_ATCR_Reserved;  // Reset timer
  ENET_ATPER = NANOSECONDS_PER_SECOND;                 // Wrap at 10^9
  ENET_ATINC = ENET_ATINC_INC(NANOSECONDS_PER_SECOND / F_ENET_TS_CLK);
  ENET_ATCOR = 0;                                      // Start with no corr.
  while ((ENET_ATCR & ENET_ATCR_RESTART) != 0) {
    // Wait for bit to clear before being able to write to ATCR
  }

  // Reset the seconds counter to zero
  ieee1588Seconds = 0;

  // Enable the timer and periodic event
  ENET_ATCR = ENET_ATCR_PINPER | ENET_ATCR_Reserved | ENET_ATCR_PEREN |
              ENET_ATCR_EN;

  ENET_EIMR |= ENET_EIMR_TS_AVAIL | ENET_EIMR_TS_TIMER;
}

void enet_ieee1588_deinit() {
  ENET_EIMR &= ~(ENET_EIMR_TS_AVAIL | ENET_EIMR_TS_TIMER);
  ENET_ATCR = ENET_ATCR_Reserved;
}

bool enet_ieee1588_is_enabled() {
  return ((ENET_ATCR & ENET_ATCR_EN) != 0);
}

bool enet_ieee1588_read_timer(struct timespec *t) {
  if (t == NULL) {
    return false;
  }

  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    t->tv_sec = ieee1588Seconds;

    ENET_ATCR |= ENET_ATCR_CAPTURE;
    while ((ENET_ATCR & ENET_ATCR_CAPTURE) != 0) {
      // Wait for bit to clear
    }
    t->tv_nsec = ENET_ATVR;

    // The timer could have wrapped while we were doing stuff
    // Leave the interrupt set so that our internal timer will catch it
    if ((ENET_EIR & ENET_EIR_TS_TIMER) != 0) {
      t->tv_sec++;
    }
  }

  return true;
}

bool enet_ieee1588_write_timer(const struct timespec *t) {
  if (t == NULL) {
    return false;
  }

  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    ieee1588Seconds = t->tv_sec;
    ENET_ATVR = t->tv_nsec;
  }

  return true;
}

void enet_ieee1588_timestamp_next_frame() {
  doTimestampNext = true;
}

bool enet_ieee1588_read_and_clear_tx_timestamp(struct timespec *timestamp) {
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    if (hasTxTimestamp) {
      hasTxTimestamp = false;
      if (timestamp != NULL) {
        timestamp->tv_sec = txTimestamp.tv_sec;
        timestamp->tv_nsec = txTimestamp.tv_nsec;
      }
      return true;
    }
  }
  return false;
}

bool enet_ieee1588_adjust_timer(uint32_t corrInc, uint32_t corrPeriod) {
  if (corrInc >= 128 || corrPeriod >= (1U << 31)) {
    return false;
  }
  CLRSET(ENET_ATINC, ENET_ATINC_INC_MASK, ENET_ATINC_INC_CORR(corrInc));
  ENET_ATCOR = corrPeriod | ENET_ATCOR_COR_MASK;
  return true;
}

bool enet_ieee1588_adjust_freq(int nsps) {
  if (nsps == 0) {
    ENET_ATCOR = 0;
    return true;
  }

  uint32_t inc = NANOSECONDS_PER_SECOND / F_ENET_TS_CLK;

  if (nsps < 0) {
    // Slow down
    inc--;
    nsps = -nsps;
  } else {
    // Speed up
    inc++;
  }
  return enet_ieee1588_adjust_timer(inc, F_ENET_TS_CLK / nsps);
}

// Channels

static volatile uint32_t *tcsrReg(int channel) {
  switch (channel) {
    case 0: return &ENET_TCSR0;
    case 1: return &ENET_TCSR1;
    case 2: return &ENET_TCSR2;
    case 3: return &ENET_TCSR3;
    default:
      return NULL;
  }
}

static volatile uint32_t *tccrReg(int channel) {
  switch (channel) {
    case 0: return &ENET_TCCR0;
    case 1: return &ENET_TCCR1;
    case 2: return &ENET_TCCR2;
    case 3: return &ENET_TCCR3;
    default:
      return NULL;
  }

}

bool enet_ieee1588_set_channel_mode(int channel, int mode) {
  switch (mode) {
    case 14:  // kTimerChannelPulseLowOnCompare
    case 15:  // kTimerChannelPulseHighOnCompare
    case 12:  // Reserved
    case 13:  // Reserved
      return false;
    default:
      if (mode < 0 || 0x0f < mode) {
        return false;
      }
      break;
  }

  volatile uint32_t *tcsr = tcsrReg(channel);
  if (tcsr == NULL) {
    return false;
  }

  *tcsr = 0;
  while ((*tcsr & ENET_TCSR_TMODE_MASK) != 0) {
    // Check until the channel is disabled
  }
  *tcsr = ENET_TCSR_TMODE(mode)| ENET_TCSR_TIE;

  return true;
}

bool enet_ieee1588_set_channel_output_pulse_width(int channel,
                                                  int mode,
                                                  int pulseWidth) {
  switch (mode) {
    case 14:  // kTimerChannelPulseLowOnCompare
    case 15:  // kTimerChannelPulseHighOnCompare
      break;
    default:
      return true;
  }

  if (pulseWidth < 1 || 32 < pulseWidth) {
    return false;
  }

  volatile uint32_t *tcsr = tcsrReg(channel);
  if (tcsr == NULL) {
    return false;
  }

  *tcsr = 0;
  while ((*tcsr & ENET_TCSR_TMODE_MASK) != 0) {
    // Check until the channel is disabled
  }
  *tcsr = ENET_TCSR_TMODE(mode) | ENET_TCSR_TPWC(pulseWidth - 1)| ENET_TCSR_TIE;

  return true;
}

bool enet_ieee1588_set_channel_compare_value(int channel, uint32_t value) {
  volatile uint32_t *tccr = tccrReg(channel);
  if (tccr == NULL) {
    return false;
  }
  *tccr = value;
  return true;
}

bool enet_ieee1588_get_and_clear_channel_status(int channel) {
  volatile uint32_t *tcsr = tcsrReg(channel);
  if (tcsr == NULL) {
    return false;
  }
  if ((*tcsr & ENET_TCSR_TF) != 0) {
    *tcsr |= ENET_TCSR_TF;
    ENET_TGSR = (1 << channel);
    return true;
  } else {
    return false;
  }
}

#endif  // ARDUINO_TEENSY41
