INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:15:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 buffer14/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer15/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 1.613ns (21.703%)  route 5.819ns (78.297%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1455, unset)         0.508     0.508    buffer14/clk
                         FDRE                                         r  buffer14/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer14/outputValid_reg/Q
                         net (fo=12, unplaced)        0.549     1.283    buffer15/control/buffer14_outs_valid
                         LUT6 (Prop_lut6_I0_O)        0.119     1.402 f  buffer15/control/n_ready_INST_0_i_5/O
                         net (fo=4, unplaced)         0.268     1.670    control_merge0/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.047     1.717 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=9, unplaced)         0.263     1.980    control_merge0/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.023 f  control_merge0/tehb/control/dataReg[31]_i_5__0/O
                         net (fo=71, unplaced)        0.468     2.491    control_merge0/tehb/control/outs_reg[0]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.534 f  control_merge0/tehb/control/Memory[0][11]_i_1/O
                         net (fo=6, unplaced)         0.276     2.810    buffer3/fifo/buffer0_outs[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.853 f  buffer3/fifo/Memory[0][0]_i_57/O
                         net (fo=1, unplaced)         0.244     3.097    cmpi0/buffer3_outs[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.140 r  cmpi0/Memory[0][0]_i_33/O
                         net (fo=1, unplaced)         0.459     3.599    cmpi0/Memory[0][0]_i_33_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.844 r  cmpi0/Memory_reg[0][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.844    cmpi0/Memory_reg[0][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.894 r  cmpi0/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.894    cmpi0/Memory_reg[0][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.944 r  cmpi0/Memory_reg[0][0]_i_2/CO[3]
                         net (fo=11, unplaced)        0.634     4.578    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     4.625 r  buffer8/fifo/i__i_9/O
                         net (fo=6, unplaced)         0.276     4.901    control_merge0/tehb/control/ctrlEnd_ready_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.944 f  control_merge0/tehb/control/transmitValue_i_2__32/O
                         net (fo=10, unplaced)        0.287     5.231    control_merge2/tehb/control/transmitValue_reg_30
                         LUT5 (Prop_lut5_I2_O)        0.043     5.274 f  control_merge2/tehb/control/dataReg[31]_i_8__0/O
                         net (fo=22, unplaced)        0.439     5.713    control_merge2/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.043     5.756 r  control_merge2/tehb/control/dataReg[31]_i_7__0/O
                         net (fo=86, unplaced)        0.340     6.096    control_merge2/tehb/control/transmitValue_reg_1
                         LUT5 (Prop_lut5_I2_O)        0.047     6.143 f  control_merge2/tehb/control/outs[3]_i_1/O
                         net (fo=3, unplaced)         0.262     6.405    cmpi1/D[3]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.448 r  cmpi1/outs[0]_i_49/O
                         net (fo=1, unplaced)         0.459     6.907    cmpi1/outs[0]_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     7.152 r  cmpi1/outs_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     7.159    cmpi1/outs_reg[0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.209 r  cmpi1/outs_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.209    cmpi1/outs_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.259 r  cmpi1/outs_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.259    cmpi1/outs_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.309 r  cmpi1/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     7.897    buffer15/control/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     7.940 r  buffer15/control/outs[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000     7.940    buffer15/control_n_44
                         FDRE                                         r  buffer15/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1455, unset)         0.483    12.683    buffer15/clk
                         FDRE                                         r  buffer15/outs_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_D)        0.041    12.688    buffer15/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.748    




