
minibot32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  0800af18  0800af18  0001af18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b110  0800b110  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  0800b110  0800b110  0001b110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b118  0800b118  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800b118  0800b118  0001b118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b124  0800b124  0001b124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  0800b128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          000068dc  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000690c  2000690c  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   000249ea  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000056ee  00000000  00000000  00044a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001998  00000000  00000000  0004a138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001778  00000000  00000000  0004bad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000268bc  00000000  00000000  0004d248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000210aa  00000000  00000000  00073b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db3b6  00000000  00000000  00094bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016ff64  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006794  00000000  00000000  0016ffb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000030 	.word	0x20000030
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af00 	.word	0x0800af00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000034 	.word	0x20000034
 80001cc:	0800af00 	.word	0x0800af00

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b08a      	sub	sp, #40	; 0x28
 80004d8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004da:	4b30      	ldr	r3, [pc, #192]	; (800059c <MX_CAN1_Init+0xc8>)
 80004dc:	4a30      	ldr	r2, [pc, #192]	; (80005a0 <MX_CAN1_Init+0xcc>)
 80004de:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80004e0:	4b2e      	ldr	r3, [pc, #184]	; (800059c <MX_CAN1_Init+0xc8>)
 80004e2:	2206      	movs	r2, #6
 80004e4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <MX_CAN1_Init+0xc8>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004ec:	4b2b      	ldr	r3, [pc, #172]	; (800059c <MX_CAN1_Init+0xc8>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80004f2:	4b2a      	ldr	r3, [pc, #168]	; (800059c <MX_CAN1_Init+0xc8>)
 80004f4:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80004f8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80004fa:	4b28      	ldr	r3, [pc, #160]	; (800059c <MX_CAN1_Init+0xc8>)
 80004fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000500:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000502:	4b26      	ldr	r3, [pc, #152]	; (800059c <MX_CAN1_Init+0xc8>)
 8000504:	2200      	movs	r2, #0
 8000506:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000508:	4b24      	ldr	r3, [pc, #144]	; (800059c <MX_CAN1_Init+0xc8>)
 800050a:	2201      	movs	r2, #1
 800050c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800050e:	4b23      	ldr	r3, [pc, #140]	; (800059c <MX_CAN1_Init+0xc8>)
 8000510:	2200      	movs	r2, #0
 8000512:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000514:	4b21      	ldr	r3, [pc, #132]	; (800059c <MX_CAN1_Init+0xc8>)
 8000516:	2200      	movs	r2, #0
 8000518:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800051a:	4b20      	ldr	r3, [pc, #128]	; (800059c <MX_CAN1_Init+0xc8>)
 800051c:	2200      	movs	r2, #0
 800051e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000520:	4b1e      	ldr	r3, [pc, #120]	; (800059c <MX_CAN1_Init+0xc8>)
 8000522:	2201      	movs	r2, #1
 8000524:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000526:	481d      	ldr	r0, [pc, #116]	; (800059c <MX_CAN1_Init+0xc8>)
 8000528:	f003 f8c4 	bl	80036b4 <HAL_CAN_Init>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000532:	f000 fb5f 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  sFilterConfig.FilterBank = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800053a:	2300      	movs	r3, #0
 800053c:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800053e:	2301      	movs	r3, #1
 8000540:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000542:	2300      	movs	r3, #0
 8000544:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000546:	2300      	movs	r3, #0
 8000548:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800054e:	2300      	movs	r3, #0
 8000550:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000552:	2300      	movs	r3, #0
 8000554:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000556:	2301      	movs	r3, #1
 8000558:	623b      	str	r3, [r7, #32]
  //sFilterConfig.SlaveStartFilterBank = 14;

  if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800055a:	463b      	mov	r3, r7
 800055c:	4619      	mov	r1, r3
 800055e:	480f      	ldr	r0, [pc, #60]	; (800059c <MX_CAN1_Init+0xc8>)
 8000560:	f003 f9a4 	bl	80038ac <HAL_CAN_ConfigFilter>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_CAN1_Init+0x9a>
  {
  	Error_Handler();
 800056a:	f000 fb43 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800056e:	480b      	ldr	r0, [pc, #44]	; (800059c <MX_CAN1_Init+0xc8>)
 8000570:	f003 fa7c 	bl	8003a6c <HAL_CAN_Start>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <MX_CAN1_Init+0xaa>
	Error_Handler();
 800057a:	f000 fb3b 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan1,
 800057e:	f648 4102 	movw	r1, #35842	; 0x8c02
 8000582:	4806      	ldr	r0, [pc, #24]	; (800059c <MX_CAN1_Init+0xc8>)
 8000584:	f003 fcd8 	bl	8003f38 <HAL_CAN_ActivateNotification>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <MX_CAN1_Init+0xbe>
	CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
			| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
	Error_Handler();
 800058e:	f000 fb31 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 8000592:	bf00      	nop
 8000594:	3728      	adds	r7, #40	; 0x28
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	2000004c 	.word	0x2000004c
 80005a0:	40006400 	.word	0x40006400

080005a4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	; 0x28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a21      	ldr	r2, [pc, #132]	; (8000648 <HAL_CAN_MspInit+0xa4>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d13c      	bne.n	8000640 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	613b      	str	r3, [r7, #16]
 80005ca:	4b20      	ldr	r3, [pc, #128]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ce:	4a1f      	ldr	r2, [pc, #124]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005d4:	6413      	str	r3, [r2, #64]	; 0x40
 80005d6:	4b1d      	ldr	r3, [pc, #116]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005de:	613b      	str	r3, [r7, #16]
 80005e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a18      	ldr	r2, [pc, #96]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b16      	ldr	r3, [pc, #88]	; (800064c <HAL_CAN_MspInit+0xa8>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80005fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000604:	2302      	movs	r3, #2
 8000606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000610:	2309      	movs	r3, #9
 8000612:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4619      	mov	r1, r3
 800061a:	480d      	ldr	r0, [pc, #52]	; (8000650 <HAL_CAN_MspInit+0xac>)
 800061c:	f004 fbbc 	bl	8004d98 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	2105      	movs	r1, #5
 8000624:	2014      	movs	r0, #20
 8000626:	f003 ff8b 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800062a:	2014      	movs	r0, #20
 800062c:	f003 ffa4 	bl	8004578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	2105      	movs	r1, #5
 8000634:	2016      	movs	r0, #22
 8000636:	f003 ff83 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800063a:	2016      	movs	r0, #22
 800063c:	f003 ff9c 	bl	8004578 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000640:	bf00      	nop
 8000642:	3728      	adds	r7, #40	; 0x28
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40006400 	.word	0x40006400
 800064c:	40023800 	.word	0x40023800
 8000650:	40020400 	.word	0x40020400

08000654 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	4b1b      	ldr	r3, [pc, #108]	; (80006cc <MX_DMA_Init+0x78>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a1a      	ldr	r2, [pc, #104]	; (80006cc <MX_DMA_Init+0x78>)
 8000664:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b18      	ldr	r3, [pc, #96]	; (80006cc <MX_DMA_Init+0x78>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000676:	2300      	movs	r3, #0
 8000678:	603b      	str	r3, [r7, #0]
 800067a:	4b14      	ldr	r3, [pc, #80]	; (80006cc <MX_DMA_Init+0x78>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a13      	ldr	r2, [pc, #76]	; (80006cc <MX_DMA_Init+0x78>)
 8000680:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b11      	ldr	r3, [pc, #68]	; (80006cc <MX_DMA_Init+0x78>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000692:	2200      	movs	r2, #0
 8000694:	2105      	movs	r1, #5
 8000696:	200c      	movs	r0, #12
 8000698:	f003 ff52 	bl	8004540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800069c:	200c      	movs	r0, #12
 800069e:	f003 ff6b 	bl	8004578 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2105      	movs	r1, #5
 80006a6:	2010      	movs	r0, #16
 80006a8:	f003 ff4a 	bl	8004540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80006ac:	2010      	movs	r0, #16
 80006ae:	f003 ff63 	bl	8004578 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2105      	movs	r1, #5
 80006b6:	203a      	movs	r0, #58	; 0x3a
 80006b8:	f003 ff42 	bl	8004540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80006bc:	203a      	movs	r0, #58	; 0x3a
 80006be:	f003 ff5b 	bl	8004578 <HAL_NVIC_EnableIRQ>

}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40023800 	.word	0x40023800

080006d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006d4:	4a20      	ldr	r2, [pc, #128]	; (8000758 <MX_FREERTOS_Init+0x88>)
 80006d6:	2100      	movs	r1, #0
 80006d8:	4820      	ldr	r0, [pc, #128]	; (800075c <MX_FREERTOS_Init+0x8c>)
 80006da:	f007 fed3 	bl	8008484 <osThreadNew>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a1f      	ldr	r2, [pc, #124]	; (8000760 <MX_FREERTOS_Init+0x90>)
 80006e2:	6013      	str	r3, [r2, #0]

  /* creation of OutputsTask */
  OutputsTaskHandle = osThreadNew(StartOutputsTask, NULL, &OutputsTask_attributes);
 80006e4:	4a1f      	ldr	r2, [pc, #124]	; (8000764 <MX_FREERTOS_Init+0x94>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	481f      	ldr	r0, [pc, #124]	; (8000768 <MX_FREERTOS_Init+0x98>)
 80006ea:	f007 fecb 	bl	8008484 <osThreadNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a1e      	ldr	r2, [pc, #120]	; (800076c <MX_FREERTOS_Init+0x9c>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* creation of InputsTask */
  InputsTaskHandle = osThreadNew(StartInputsTask, NULL, &InputsTask_attributes);
 80006f4:	4a1e      	ldr	r2, [pc, #120]	; (8000770 <MX_FREERTOS_Init+0xa0>)
 80006f6:	2100      	movs	r1, #0
 80006f8:	481e      	ldr	r0, [pc, #120]	; (8000774 <MX_FREERTOS_Init+0xa4>)
 80006fa:	f007 fec3 	bl	8008484 <osThreadNew>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a1d      	ldr	r2, [pc, #116]	; (8000778 <MX_FREERTOS_Init+0xa8>)
 8000702:	6013      	str	r3, [r2, #0]

  /* creation of ServoTask */
  ServoTaskHandle = osThreadNew(StartServoTask, NULL, &ServoTask_attributes);
 8000704:	4a1d      	ldr	r2, [pc, #116]	; (800077c <MX_FREERTOS_Init+0xac>)
 8000706:	2100      	movs	r1, #0
 8000708:	481d      	ldr	r0, [pc, #116]	; (8000780 <MX_FREERTOS_Init+0xb0>)
 800070a:	f007 febb 	bl	8008484 <osThreadNew>
 800070e:	4603      	mov	r3, r0
 8000710:	4a1c      	ldr	r2, [pc, #112]	; (8000784 <MX_FREERTOS_Init+0xb4>)
 8000712:	6013      	str	r3, [r2, #0]

  /* creation of UartWiFiTask */
  UartWiFiTaskHandle = osThreadNew(StartUartWiFiTask, NULL, &UartWiFiTask_attributes);
 8000714:	4a1c      	ldr	r2, [pc, #112]	; (8000788 <MX_FREERTOS_Init+0xb8>)
 8000716:	2100      	movs	r1, #0
 8000718:	481c      	ldr	r0, [pc, #112]	; (800078c <MX_FREERTOS_Init+0xbc>)
 800071a:	f007 feb3 	bl	8008484 <osThreadNew>
 800071e:	4603      	mov	r3, r0
 8000720:	4a1b      	ldr	r2, [pc, #108]	; (8000790 <MX_FREERTOS_Init+0xc0>)
 8000722:	6013      	str	r3, [r2, #0]

  /* creation of CanDriversTask */
  CanDriversTaskHandle = osThreadNew(StartCanDriversTask, NULL, &CanDriversTask_attributes);
 8000724:	4a1b      	ldr	r2, [pc, #108]	; (8000794 <MX_FREERTOS_Init+0xc4>)
 8000726:	2100      	movs	r1, #0
 8000728:	481b      	ldr	r0, [pc, #108]	; (8000798 <MX_FREERTOS_Init+0xc8>)
 800072a:	f007 feab 	bl	8008484 <osThreadNew>
 800072e:	4603      	mov	r3, r0
 8000730:	4a1a      	ldr	r2, [pc, #104]	; (800079c <MX_FREERTOS_Init+0xcc>)
 8000732:	6013      	str	r3, [r2, #0]

  /* creation of CanTask */
  CanTaskHandle = osThreadNew(StartCanTask, NULL, &CanTask_attributes);
 8000734:	4a1a      	ldr	r2, [pc, #104]	; (80007a0 <MX_FREERTOS_Init+0xd0>)
 8000736:	2100      	movs	r1, #0
 8000738:	481a      	ldr	r0, [pc, #104]	; (80007a4 <MX_FREERTOS_Init+0xd4>)
 800073a:	f007 fea3 	bl	8008484 <osThreadNew>
 800073e:	4603      	mov	r3, r0
 8000740:	4a19      	ldr	r2, [pc, #100]	; (80007a8 <MX_FREERTOS_Init+0xd8>)
 8000742:	6013      	str	r3, [r2, #0]

  /* creation of MissionsTask */
  MissionsTaskHandle = osThreadNew(StartMissionsTask, NULL, &MissionsTask_attributes);
 8000744:	4a19      	ldr	r2, [pc, #100]	; (80007ac <MX_FREERTOS_Init+0xdc>)
 8000746:	2100      	movs	r1, #0
 8000748:	4819      	ldr	r0, [pc, #100]	; (80007b0 <MX_FREERTOS_Init+0xe0>)
 800074a:	f007 fe9b 	bl	8008484 <osThreadNew>
 800074e:	4603      	mov	r3, r0
 8000750:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <MX_FREERTOS_Init+0xe4>)
 8000752:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	0800afa0 	.word	0x0800afa0
 800075c:	080007b9 	.word	0x080007b9
 8000760:	200000dc 	.word	0x200000dc
 8000764:	0800afc4 	.word	0x0800afc4
 8000768:	08002645 	.word	0x08002645
 800076c:	2000033c 	.word	0x2000033c
 8000770:	0800afe8 	.word	0x0800afe8
 8000774:	080023f9 	.word	0x080023f9
 8000778:	2000059c 	.word	0x2000059c
 800077c:	0800b00c 	.word	0x0800b00c
 8000780:	08002911 	.word	0x08002911
 8000784:	200007fc 	.word	0x200007fc
 8000788:	0800b030 	.word	0x0800b030
 800078c:	080029e9 	.word	0x080029e9
 8000790:	20000a5c 	.word	0x20000a5c
 8000794:	0800b054 	.word	0x0800b054
 8000798:	080020cd 	.word	0x080020cd
 800079c:	20000ebc 	.word	0x20000ebc
 80007a0:	0800b078 	.word	0x0800b078
 80007a4:	08001e9d 	.word	0x08001e9d
 80007a8:	2000111c 	.word	0x2000111c
 80007ac:	0800b09c 	.word	0x0800b09c
 80007b0:	08002633 	.word	0x08002633
 80007b4:	2000157c 	.word	0x2000157c

080007b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 80007c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c4:	f007 fef0 	bl	80085a8 <osDelay>
 80007c8:	e7fa      	b.n	80007c0 <StartDefaultTask+0x8>
	...

080007cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08c      	sub	sp, #48	; 0x30
 80007d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
 80007e6:	4b7d      	ldr	r3, [pc, #500]	; (80009dc <MX_GPIO_Init+0x210>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a7c      	ldr	r2, [pc, #496]	; (80009dc <MX_GPIO_Init+0x210>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b7a      	ldr	r3, [pc, #488]	; (80009dc <MX_GPIO_Init+0x210>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
 8000802:	4b76      	ldr	r3, [pc, #472]	; (80009dc <MX_GPIO_Init+0x210>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a75      	ldr	r2, [pc, #468]	; (80009dc <MX_GPIO_Init+0x210>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b73      	ldr	r3, [pc, #460]	; (80009dc <MX_GPIO_Init+0x210>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	4b6f      	ldr	r3, [pc, #444]	; (80009dc <MX_GPIO_Init+0x210>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a6e      	ldr	r2, [pc, #440]	; (80009dc <MX_GPIO_Init+0x210>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b6c      	ldr	r3, [pc, #432]	; (80009dc <MX_GPIO_Init+0x210>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b68      	ldr	r3, [pc, #416]	; (80009dc <MX_GPIO_Init+0x210>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a67      	ldr	r2, [pc, #412]	; (80009dc <MX_GPIO_Init+0x210>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b65      	ldr	r3, [pc, #404]	; (80009dc <MX_GPIO_Init+0x210>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	4b61      	ldr	r3, [pc, #388]	; (80009dc <MX_GPIO_Init+0x210>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a60      	ldr	r2, [pc, #384]	; (80009dc <MX_GPIO_Init+0x210>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b5e      	ldr	r3, [pc, #376]	; (80009dc <MX_GPIO_Init+0x210>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b5a      	ldr	r3, [pc, #360]	; (80009dc <MX_GPIO_Init+0x210>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a59      	ldr	r2, [pc, #356]	; (80009dc <MX_GPIO_Init+0x210>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b57      	ldr	r3, [pc, #348]	; (80009dc <MX_GPIO_Init+0x210>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 800088a:	2201      	movs	r2, #1
 800088c:	2132      	movs	r1, #50	; 0x32
 800088e:	4854      	ldr	r0, [pc, #336]	; (80009e0 <MX_GPIO_Init+0x214>)
 8000890:	f004 fc1e 	bl	80050d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000894:	2201      	movs	r2, #1
 8000896:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800089a:	4852      	ldr	r0, [pc, #328]	; (80009e4 <MX_GPIO_Init+0x218>)
 800089c:	f004 fc18 	bl	80050d0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	f24c 0103 	movw	r1, #49155	; 0xc003
 80008a6:	4850      	ldr	r0, [pc, #320]	; (80009e8 <MX_GPIO_Init+0x21c>)
 80008a8:	f004 fc12 	bl	80050d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80008ac:	2201      	movs	r2, #1
 80008ae:	f64f 7180 	movw	r1, #65408	; 0xff80
 80008b2:	484e      	ldr	r0, [pc, #312]	; (80009ec <MX_GPIO_Init+0x220>)
 80008b4:	f004 fc0c 	bl	80050d0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80008b8:	2201      	movs	r2, #1
 80008ba:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80008be:	484c      	ldr	r0, [pc, #304]	; (80009f0 <MX_GPIO_Init+0x224>)
 80008c0:	f004 fc06 	bl	80050d0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80008c4:	237e      	movs	r3, #126	; 0x7e
 80008c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	4619      	mov	r1, r3
 80008d6:	4845      	ldr	r0, [pc, #276]	; (80009ec <MX_GPIO_Init+0x220>)
 80008d8:	f004 fa5e 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80008dc:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	483b      	ldr	r0, [pc, #236]	; (80009e0 <MX_GPIO_Init+0x214>)
 80008f2:	f004 fa51 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80008f6:	2332      	movs	r3, #50	; 0x32
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	4834      	ldr	r0, [pc, #208]	; (80009e0 <MX_GPIO_Init+0x214>)
 800090e:	f004 fa43 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6
                           PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000912:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8000916:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	482e      	ldr	r0, [pc, #184]	; (80009e4 <MX_GPIO_Init+0x218>)
 800092c:	f004 fa34 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15;
 8000930:	f24c 0303 	movw	r3, #49155	; 0xc003
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000936:	2301      	movs	r3, #1
 8000938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4827      	ldr	r0, [pc, #156]	; (80009e8 <MX_GPIO_Init+0x21c>)
 800094a:	f004 fa25 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800094e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000952:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	2301      	movs	r3, #1
 8000956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4619      	mov	r1, r3
 8000966:	4821      	ldr	r0, [pc, #132]	; (80009ec <MX_GPIO_Init+0x220>)
 8000968:	f004 fa16 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800096c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000970:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	481a      	ldr	r0, [pc, #104]	; (80009f0 <MX_GPIO_Init+0x224>)
 8000986:	f004 fa07 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800098a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4811      	ldr	r0, [pc, #68]	; (80009e4 <MX_GPIO_Init+0x218>)
 80009a0:	f004 f9fa 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009a4:	23ff      	movs	r3, #255	; 0xff
 80009a6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	480e      	ldr	r0, [pc, #56]	; (80009f0 <MX_GPIO_Init+0x224>)
 80009b8:	f004 f9ee 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80009bc:	2338      	movs	r3, #56	; 0x38
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c0:	2300      	movs	r3, #0
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	; (80009e8 <MX_GPIO_Init+0x21c>)
 80009d0:	f004 f9e2 	bl	8004d98 <HAL_GPIO_Init>

}
 80009d4:	bf00      	nop
 80009d6:	3730      	adds	r7, #48	; 0x30
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020800 	.word	0x40020800
 80009e4:	40020000 	.word	0x40020000
 80009e8:	40020400 	.word	0x40020400
 80009ec:	40021000 	.word	0x40021000
 80009f0:	40020c00 	.word	0x40020c00

080009f4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80009f8:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <MX_IWDG_Init+0x2c>)
 80009fa:	4a0a      	ldr	r2, [pc, #40]	; (8000a24 <MX_IWDG_Init+0x30>)
 80009fc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80009fe:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <MX_IWDG_Init+0x2c>)
 8000a00:	2203      	movs	r2, #3
 8000a02:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <MX_IWDG_Init+0x2c>)
 8000a06:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000a0a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_IWDG_Init+0x2c>)
 8000a0e:	f004 fb78 	bl	8005102 <HAL_IWDG_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000a18:	f000 f8ec 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200019dc 	.word	0x200019dc
 8000a24:	40003000 	.word	0x40003000

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2c:	f002 fddc 	bl	80035e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a30:	f000 f862 	bl	8000af8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a34:	f7ff feca 	bl	80007cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000a38:	f7ff fe0c 	bl	8000654 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000a3c:	f000 fb9a 	bl	8001174 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a40:	f000 fbc2 	bl	80011c8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000a44:	f000 fbea 	bl	800121c <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8000a48:	f000 fa04 	bl	8000e54 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a4c:	f000 fa9a 	bl	8000f84 <MX_TIM4_Init>
  MX_IWDG_Init();
 8000a50:	f7ff ffd0 	bl	80009f4 <MX_IWDG_Init>
  MX_CAN1_Init();
 8000a54:	f7ff fd3e 	bl	80004d4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(2500);
 8000a58:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8000a5c:	f002 fe06 	bl	800366c <HAL_Delay>
  HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff, sizeof(wifi_uart_buff));
 8000a60:	2264      	movs	r2, #100	; 0x64
 8000a62:	491a      	ldr	r1, [pc, #104]	; (8000acc <main+0xa4>)
 8000a64:	481a      	ldr	r0, [pc, #104]	; (8000ad0 <main+0xa8>)
 8000a66:	f006 fb28 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&BMS_UART, bms_uart_buff, sizeof(bms_uart_buff));
 8000a6a:	2264      	movs	r2, #100	; 0x64
 8000a6c:	4919      	ldr	r1, [pc, #100]	; (8000ad4 <main+0xac>)
 8000a6e:	481a      	ldr	r0, [pc, #104]	; (8000ad8 <main+0xb0>)
 8000a70:	f006 fb23 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&RC_UART, rc_uart_buff, sizeof(rc_uart_buff));
 8000a74:	2264      	movs	r2, #100	; 0x64
 8000a76:	4919      	ldr	r1, [pc, #100]	; (8000adc <main+0xb4>)
 8000a78:	4819      	ldr	r0, [pc, #100]	; (8000ae0 <main+0xb8>)
 8000a7a:	f006 fb1e 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>

  __HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 8000a7e:	4b19      	ldr	r3, [pc, #100]	; (8000ae4 <main+0xbc>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b17      	ldr	r3, [pc, #92]	; (8000ae4 <main+0xbc>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f022 0208 	bic.w	r2, r2, #8
 8000a8c:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&BMS_UART_DMA, DMA_IT_HT);
 8000a8e:	4b16      	ldr	r3, [pc, #88]	; (8000ae8 <main+0xc0>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <main+0xc0>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f022 0208 	bic.w	r2, r2, #8
 8000a9c:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&RC_UART_DMA, DMA_IT_HT);
 8000a9e:	4b13      	ldr	r3, [pc, #76]	; (8000aec <main+0xc4>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	4b11      	ldr	r3, [pc, #68]	; (8000aec <main+0xc4>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f022 0208 	bic.w	r2, r2, #8
 8000aac:	601a      	str	r2, [r3, #0]

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000aae:	213c      	movs	r1, #60	; 0x3c
 8000ab0:	480f      	ldr	r0, [pc, #60]	; (8000af0 <main+0xc8>)
 8000ab2:	f005 fb3b 	bl	800612c <HAL_TIM_Encoder_Start>
  HAL_IWDG_Refresh(&hiwdg);
 8000ab6:	480f      	ldr	r0, [pc, #60]	; (8000af4 <main+0xcc>)
 8000ab8:	f004 fb65 	bl	8005186 <HAL_IWDG_Refresh>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000abc:	f007 fc98 	bl	80083f0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ac0:	f7ff fe06 	bl	80006d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000ac4:	f007 fcb8 	bl	8008438 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <main+0xa0>
 8000aca:	bf00      	nop
 8000acc:	20001f4c 	.word	0x20001f4c
 8000ad0:	20001ac0 	.word	0x20001ac0
 8000ad4:	20001ee8 	.word	0x20001ee8
 8000ad8:	20001b04 	.word	0x20001b04
 8000adc:	20001e84 	.word	0x20001e84
 8000ae0:	20001b48 	.word	0x20001b48
 8000ae4:	20001b8c 	.word	0x20001b8c
 8000ae8:	20001bec 	.word	0x20001bec
 8000aec:	20001c4c 	.word	0x20001c4c
 8000af0:	20001a78 	.word	0x20001a78
 8000af4:	200019dc 	.word	0x200019dc

08000af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b094      	sub	sp, #80	; 0x50
 8000afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afe:	f107 0320 	add.w	r3, r7, #32
 8000b02:	2230      	movs	r2, #48	; 0x30
 8000b04:	2100      	movs	r1, #0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f00a f9f2 	bl	800aef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b0c:	f107 030c 	add.w	r3, r7, #12
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60bb      	str	r3, [r7, #8]
 8000b20:	4b29      	ldr	r3, [pc, #164]	; (8000bc8 <SystemClock_Config+0xd0>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b24:	4a28      	ldr	r2, [pc, #160]	; (8000bc8 <SystemClock_Config+0xd0>)
 8000b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2c:	4b26      	ldr	r3, [pc, #152]	; (8000bc8 <SystemClock_Config+0xd0>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	4b23      	ldr	r3, [pc, #140]	; (8000bcc <SystemClock_Config+0xd4>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a22      	ldr	r2, [pc, #136]	; (8000bcc <SystemClock_Config+0xd4>)
 8000b42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b46:	6013      	str	r3, [r2, #0]
 8000b48:	4b20      	ldr	r3, [pc, #128]	; (8000bcc <SystemClock_Config+0xd4>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b54:	2309      	movs	r3, #9
 8000b56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b62:	2302      	movs	r3, #2
 8000b64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b70:	23a8      	movs	r3, #168	; 0xa8
 8000b72:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b74:	2302      	movs	r3, #2
 8000b76:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b78:	2304      	movs	r3, #4
 8000b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7c:	f107 0320 	add.w	r3, r7, #32
 8000b80:	4618      	mov	r0, r3
 8000b82:	f004 fb11 	bl	80051a8 <HAL_RCC_OscConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b8c:	f000 f832 	bl	8000bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b90:	230f      	movs	r3, #15
 8000b92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b94:	2302      	movs	r3, #2
 8000b96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ba0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ba2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ba6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	2105      	movs	r1, #5
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f004 fd72 	bl	8005698 <HAL_RCC_ClockConfig>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000bba:	f000 f81b 	bl	8000bf4 <Error_Handler>
  }
}
 8000bbe:	bf00      	nop
 8000bc0:	3750      	adds	r7, #80	; 0x50
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	40007000 	.word	0x40007000

08000bd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a04      	ldr	r2, [pc, #16]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d101      	bne.n	8000be6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000be2:	f002 fd23 	bl	800362c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40001000 	.word	0x40001000

08000bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf8:	b672      	cpsid	i
}
 8000bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <Error_Handler+0x8>
	...

08000c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <HAL_MspInit+0x54>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	4a11      	ldr	r2, [pc, #68]	; (8000c54 <HAL_MspInit+0x54>)
 8000c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c14:	6453      	str	r3, [r2, #68]	; 0x44
 8000c16:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <HAL_MspInit+0x54>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_MspInit+0x54>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	; (8000c54 <HAL_MspInit+0x54>)
 8000c2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c30:	6413      	str	r3, [r2, #64]	; 0x40
 8000c32:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <HAL_MspInit+0x54>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	210f      	movs	r1, #15
 8000c42:	f06f 0001 	mvn.w	r0, #1
 8000c46:	f003 fc7b 	bl	8004540 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800

08000c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08e      	sub	sp, #56	; 0x38
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	4b33      	ldr	r3, [pc, #204]	; (8000d3c <HAL_InitTick+0xe4>)
 8000c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c70:	4a32      	ldr	r2, [pc, #200]	; (8000d3c <HAL_InitTick+0xe4>)
 8000c72:	f043 0310 	orr.w	r3, r3, #16
 8000c76:	6413      	str	r3, [r2, #64]	; 0x40
 8000c78:	4b30      	ldr	r3, [pc, #192]	; (8000d3c <HAL_InitTick+0xe4>)
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7c:	f003 0310 	and.w	r3, r3, #16
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c84:	f107 0210 	add.w	r2, r7, #16
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4611      	mov	r1, r2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 ff22 	bl	8005ad8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c94:	6a3b      	ldr	r3, [r7, #32]
 8000c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d103      	bne.n	8000ca6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c9e:	f004 fef3 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 8000ca2:	6378      	str	r0, [r7, #52]	; 0x34
 8000ca4:	e004      	b.n	8000cb0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ca6:	f004 feef 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 8000caa:	4603      	mov	r3, r0
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cb2:	4a23      	ldr	r2, [pc, #140]	; (8000d40 <HAL_InitTick+0xe8>)
 8000cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb8:	0c9b      	lsrs	r3, r3, #18
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cbe:	4b21      	ldr	r3, [pc, #132]	; (8000d44 <HAL_InitTick+0xec>)
 8000cc0:	4a21      	ldr	r2, [pc, #132]	; (8000d48 <HAL_InitTick+0xf0>)
 8000cc2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	; (8000d44 <HAL_InitTick+0xec>)
 8000cc6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ccc:	4a1d      	ldr	r2, [pc, #116]	; (8000d44 <HAL_InitTick+0xec>)
 8000cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cd2:	4b1c      	ldr	r3, [pc, #112]	; (8000d44 <HAL_InitTick+0xec>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <HAL_InitTick+0xec>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cde:	4b19      	ldr	r3, [pc, #100]	; (8000d44 <HAL_InitTick+0xec>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000ce4:	4817      	ldr	r0, [pc, #92]	; (8000d44 <HAL_InitTick+0xec>)
 8000ce6:	f004 ff29 	bl	8005b3c <HAL_TIM_Base_Init>
 8000cea:	4603      	mov	r3, r0
 8000cec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000cf0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d11b      	bne.n	8000d30 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cf8:	4812      	ldr	r0, [pc, #72]	; (8000d44 <HAL_InitTick+0xec>)
 8000cfa:	f004 ff6f 	bl	8005bdc <HAL_TIM_Base_Start_IT>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000d04:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d111      	bne.n	8000d30 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d0c:	2036      	movs	r0, #54	; 0x36
 8000d0e:	f003 fc33 	bl	8004578 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2b0f      	cmp	r3, #15
 8000d16:	d808      	bhi.n	8000d2a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	2036      	movs	r0, #54	; 0x36
 8000d1e:	f003 fc0f 	bl	8004540 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d22:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <HAL_InitTick+0xf4>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	e002      	b.n	8000d30 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d30:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3738      	adds	r7, #56	; 0x38
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	431bde83 	.word	0x431bde83
 8000d44:	200019e8 	.word	0x200019e8
 8000d48:	40001000 	.word	0x40001000
 8000d4c:	20000024 	.word	0x20000024

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <NMI_Handler+0x4>

08000d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5a:	e7fe      	b.n	8000d5a <HardFault_Handler+0x4>

08000d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <MemManage_Handler+0x4>

08000d62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <BusFault_Handler+0x4>

08000d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <UsageFault_Handler+0x4>

08000d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <DMA1_Stream1_IRQHandler+0x10>)
 8000d82:	f003 fd9f 	bl	80048c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20001c4c 	.word	0x20001c4c

08000d90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d94:	4802      	ldr	r0, [pc, #8]	; (8000da0 <DMA1_Stream5_IRQHandler+0x10>)
 8000d96:	f003 fd95 	bl	80048c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20001bec 	.word	0x20001bec

08000da4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <CAN1_RX0_IRQHandler+0x10>)
 8000daa:	f003 f8eb 	bl	8003f84 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	2000004c 	.word	0x2000004c

08000db8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000dbc:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <CAN1_SCE_IRQHandler+0x10>)
 8000dbe:	f003 f8e1 	bl	8003f84 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	2000004c 	.word	0x2000004c

08000dcc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <USART1_IRQHandler+0x10>)
 8000dd2:	f006 f9d7 	bl	8007184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20001ac0 	.word	0x20001ac0

08000de0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000de4:	4802      	ldr	r0, [pc, #8]	; (8000df0 <USART2_IRQHandler+0x10>)
 8000de6:	f006 f9cd 	bl	8007184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20001b04 	.word	0x20001b04

08000df4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000df8:	4802      	ldr	r0, [pc, #8]	; (8000e04 <USART3_IRQHandler+0x10>)
 8000dfa:	f006 f9c3 	bl	8007184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20001b48 	.word	0x20001b48

08000e08 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e0c:	4802      	ldr	r0, [pc, #8]	; (8000e18 <TIM6_DAC_IRQHandler+0x10>)
 8000e0e:	f005 fa1b 	bl	8006248 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	200019e8 	.word	0x200019e8

08000e1c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <DMA2_Stream2_IRQHandler+0x10>)
 8000e22:	f003 fd4f 	bl	80048c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20001b8c 	.word	0x20001b8c

08000e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <SystemInit+0x20>)
 8000e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e3a:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <SystemInit+0x20>)
 8000e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08e      	sub	sp, #56	; 0x38
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e68:	f107 0320 	add.w	r3, r7, #32
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
 8000e80:	615a      	str	r2, [r3, #20]
 8000e82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e84:	4b3d      	ldr	r3, [pc, #244]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000e86:	4a3e      	ldr	r2, [pc, #248]	; (8000f80 <MX_TIM3_Init+0x12c>)
 8000e88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 8000e8a:	4b3c      	ldr	r3, [pc, #240]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000e8c:	f240 3247 	movw	r2, #839	; 0x347
 8000e90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e92:	4b3a      	ldr	r3, [pc, #232]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 8000e98:	4b38      	ldr	r3, [pc, #224]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000e9a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000e9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea0:	4b36      	ldr	r3, [pc, #216]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ea6:	4b35      	ldr	r3, [pc, #212]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000ea8:	2280      	movs	r2, #128	; 0x80
 8000eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000eac:	4833      	ldr	r0, [pc, #204]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000eae:	f004 fe45 	bl	8005b3c <HAL_TIM_Base_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000eb8:	f7ff fe9c 	bl	8000bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ec2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	482c      	ldr	r0, [pc, #176]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000eca:	f005 fb87 	bl	80065dc <HAL_TIM_ConfigClockSource>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000ed4:	f7ff fe8e 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ed8:	4828      	ldr	r0, [pc, #160]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000eda:	f004 feef 	bl	8005cbc <HAL_TIM_PWM_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ee4:	f7ff fe86 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eec:	2300      	movs	r3, #0
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ef0:	f107 0320 	add.w	r3, r7, #32
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4821      	ldr	r0, [pc, #132]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000ef8:	f005 ff70 	bl	8006ddc <HAL_TIMEx_MasterConfigSynchronization>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000f02:	f7ff fe77 	bl	8000bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f06:	2360      	movs	r3, #96	; 0x60
 8000f08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4817      	ldr	r0, [pc, #92]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000f1e:	f005 fa9b 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000f28:	f7ff fe64 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2204      	movs	r2, #4
 8000f30:	4619      	mov	r1, r3
 8000f32:	4812      	ldr	r0, [pc, #72]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000f34:	f005 fa90 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8000f3e:	f7ff fe59 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2208      	movs	r2, #8
 8000f46:	4619      	mov	r1, r3
 8000f48:	480c      	ldr	r0, [pc, #48]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000f4a:	f005 fa85 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8000f54:	f7ff fe4e 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4807      	ldr	r0, [pc, #28]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000f60:	f005 fa7a 	bl	8006458 <HAL_TIM_PWM_ConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8000f6a:	f7ff fe43 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f6e:	4803      	ldr	r0, [pc, #12]	; (8000f7c <MX_TIM3_Init+0x128>)
 8000f70:	f000 f8c6 	bl	8001100 <HAL_TIM_MspPostInit>

}
 8000f74:	bf00      	nop
 8000f76:	3738      	adds	r7, #56	; 0x38
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20001a30 	.word	0x20001a30
 8000f80:	40000400 	.word	0x40000400

08000f84 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	; 0x30
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	2224      	movs	r2, #36	; 0x24
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f009 ffac 	bl	800aef0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000fa0:	4b20      	ldr	r3, [pc, #128]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fa2:	4a21      	ldr	r2, [pc, #132]	; (8001028 <MX_TIM4_Init+0xa4>)
 8000fa4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fb8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fba:	4b1a      	ldr	r3, [pc, #104]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc0:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480c      	ldr	r0, [pc, #48]	; (8001024 <MX_TIM4_Init+0xa0>)
 8000ff2:	f004 fff5 	bl	8005fe0 <HAL_TIM_Encoder_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000ffc:	f7ff fdfa 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_TIM4_Init+0xa0>)
 800100e:	f005 fee5 	bl	8006ddc <HAL_TIMEx_MasterConfigSynchronization>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001018:	f7ff fdec 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3730      	adds	r7, #48	; 0x30
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20001a78 	.word	0x20001a78
 8001028:	40000800 	.word	0x40000800

0800102c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0b      	ldr	r2, [pc, #44]	; (8001068 <HAL_TIM_Base_MspInit+0x3c>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d10d      	bne.n	800105a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <HAL_TIM_Base_MspInit+0x40>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	4a09      	ldr	r2, [pc, #36]	; (800106c <HAL_TIM_Base_MspInit+0x40>)
 8001048:	f043 0302 	orr.w	r3, r3, #2
 800104c:	6413      	str	r3, [r2, #64]	; 0x40
 800104e:	4b07      	ldr	r3, [pc, #28]	; (800106c <HAL_TIM_Base_MspInit+0x40>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800105a:	bf00      	nop
 800105c:	3714      	adds	r7, #20
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40000400 	.word	0x40000400
 800106c:	40023800 	.word	0x40023800

08001070 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	; 0x28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a19      	ldr	r2, [pc, #100]	; (80010f4 <HAL_TIM_Encoder_MspInit+0x84>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d12b      	bne.n	80010ea <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109a:	4a17      	ldr	r2, [pc, #92]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	6413      	str	r3, [r2, #64]	; 0x40
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	f003 0304 	and.w	r3, r3, #4
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a10      	ldr	r2, [pc, #64]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010ca:	23c0      	movs	r3, #192	; 0xc0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80010da:	2302      	movs	r3, #2
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <HAL_TIM_Encoder_MspInit+0x8c>)
 80010e6:	f003 fe57 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80010ea:	bf00      	nop
 80010ec:	3728      	adds	r7, #40	; 0x28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40000800 	.word	0x40000800
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40020400 	.word	0x40020400

08001100 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a12      	ldr	r2, [pc, #72]	; (8001168 <HAL_TIM_MspPostInit+0x68>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d11e      	bne.n	8001160 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	4b11      	ldr	r3, [pc, #68]	; (800116c <HAL_TIM_MspPostInit+0x6c>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4a10      	ldr	r2, [pc, #64]	; (800116c <HAL_TIM_MspPostInit+0x6c>)
 800112c:	f043 0304 	orr.w	r3, r3, #4
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <HAL_TIM_MspPostInit+0x6c>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0304 	and.w	r3, r3, #4
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800113e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001142:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001144:	2302      	movs	r3, #2
 8001146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001150:	2302      	movs	r3, #2
 8001152:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4805      	ldr	r0, [pc, #20]	; (8001170 <HAL_TIM_MspPostInit+0x70>)
 800115c:	f003 fe1c 	bl	8004d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40000400 	.word	0x40000400
 800116c:	40023800 	.word	0x40023800
 8001170:	40020800 	.word	0x40020800

08001174 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 800117a:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <MX_USART1_UART_Init+0x50>)
 800117c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800117e:	4b10      	ldr	r3, [pc, #64]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 8001180:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001184:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 800119a:	220c      	movs	r2, #12
 800119c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_USART1_UART_Init+0x4c>)
 80011ac:	f005 fea6 	bl	8006efc <HAL_UART_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011b6:	f7ff fd1d 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20001ac0 	.word	0x20001ac0
 80011c4:	40011000 	.word	0x40011000

080011c8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_USART2_UART_Init+0x50>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_USART2_UART_Init+0x4c>)
 8001200:	f005 fe7c 	bl	8006efc <HAL_UART_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800120a:	f7ff fcf3 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20001b04 	.word	0x20001b04
 8001218:	40004400 	.word	0x40004400

0800121c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <MX_USART3_UART_Init+0x50>)
 8001224:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001226:	4b10      	ldr	r3, [pc, #64]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001228:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800122c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001242:	220c      	movs	r2, #12
 8001244:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_USART3_UART_Init+0x4c>)
 8001254:	f005 fe52 	bl	8006efc <HAL_UART_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800125e:	f7ff fcc9 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20001b48 	.word	0x20001b48
 800126c:	40004800 	.word	0x40004800

08001270 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08e      	sub	sp, #56	; 0x38
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a9d      	ldr	r2, [pc, #628]	; (8001504 <HAL_UART_MspInit+0x294>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d163      	bne.n	800135a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
 8001296:	4b9c      	ldr	r3, [pc, #624]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129a:	4a9b      	ldr	r2, [pc, #620]	; (8001508 <HAL_UART_MspInit+0x298>)
 800129c:	f043 0310 	orr.w	r3, r3, #16
 80012a0:	6453      	str	r3, [r2, #68]	; 0x44
 80012a2:	4b99      	ldr	r3, [pc, #612]	; (8001508 <HAL_UART_MspInit+0x298>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	f003 0310 	and.w	r3, r3, #16
 80012aa:	623b      	str	r3, [r7, #32]
 80012ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	4b95      	ldr	r3, [pc, #596]	; (8001508 <HAL_UART_MspInit+0x298>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a94      	ldr	r2, [pc, #592]	; (8001508 <HAL_UART_MspInit+0x298>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b92      	ldr	r3, [pc, #584]	; (8001508 <HAL_UART_MspInit+0x298>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	61fb      	str	r3, [r7, #28]
 80012c8:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	2302      	movs	r3, #2
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012dc:	2307      	movs	r3, #7
 80012de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e4:	4619      	mov	r1, r3
 80012e6:	4889      	ldr	r0, [pc, #548]	; (800150c <HAL_UART_MspInit+0x29c>)
 80012e8:	f003 fd56 	bl	8004d98 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80012ec:	4b88      	ldr	r3, [pc, #544]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 80012ee:	4a89      	ldr	r2, [pc, #548]	; (8001514 <HAL_UART_MspInit+0x2a4>)
 80012f0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80012f2:	4b87      	ldr	r3, [pc, #540]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 80012f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012fa:	4b85      	ldr	r3, [pc, #532]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001300:	4b83      	ldr	r3, [pc, #524]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001306:	4b82      	ldr	r3, [pc, #520]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001308:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800130c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800130e:	4b80      	ldr	r3, [pc, #512]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001310:	2200      	movs	r2, #0
 8001312:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001314:	4b7e      	ldr	r3, [pc, #504]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001316:	2200      	movs	r2, #0
 8001318:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800131a:	4b7d      	ldr	r3, [pc, #500]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 800131c:	2200      	movs	r2, #0
 800131e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001320:	4b7b      	ldr	r3, [pc, #492]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001326:	4b7a      	ldr	r3, [pc, #488]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800132c:	4878      	ldr	r0, [pc, #480]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 800132e:	f003 f931 	bl	8004594 <HAL_DMA_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001338:	f7ff fc5c 	bl	8000bf4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a74      	ldr	r2, [pc, #464]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
 8001342:	4a73      	ldr	r2, [pc, #460]	; (8001510 <HAL_UART_MspInit+0x2a0>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2105      	movs	r1, #5
 800134c:	2025      	movs	r0, #37	; 0x25
 800134e:	f003 f8f7 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001352:	2025      	movs	r0, #37	; 0x25
 8001354:	f003 f910 	bl	8004578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001358:	e0cf      	b.n	80014fa <HAL_UART_MspInit+0x28a>
  else if(uartHandle->Instance==USART2)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a6e      	ldr	r2, [pc, #440]	; (8001518 <HAL_UART_MspInit+0x2a8>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d162      	bne.n	800142a <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	4b67      	ldr	r3, [pc, #412]	; (8001508 <HAL_UART_MspInit+0x298>)
 800136a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136c:	4a66      	ldr	r2, [pc, #408]	; (8001508 <HAL_UART_MspInit+0x298>)
 800136e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001372:	6413      	str	r3, [r2, #64]	; 0x40
 8001374:	4b64      	ldr	r3, [pc, #400]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	4b60      	ldr	r3, [pc, #384]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001388:	4a5f      	ldr	r2, [pc, #380]	; (8001508 <HAL_UART_MspInit+0x298>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6313      	str	r3, [r2, #48]	; 0x30
 8001390:	4b5d      	ldr	r3, [pc, #372]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800139c:	230c      	movs	r3, #12
 800139e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a0:	2302      	movs	r3, #2
 80013a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a8:	2303      	movs	r3, #3
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ac:	2307      	movs	r3, #7
 80013ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b4:	4619      	mov	r1, r3
 80013b6:	4855      	ldr	r0, [pc, #340]	; (800150c <HAL_UART_MspInit+0x29c>)
 80013b8:	f003 fcee 	bl	8004d98 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80013bc:	4b57      	ldr	r3, [pc, #348]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013be:	4a58      	ldr	r2, [pc, #352]	; (8001520 <HAL_UART_MspInit+0x2b0>)
 80013c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80013c2:	4b56      	ldr	r3, [pc, #344]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ca:	4b54      	ldr	r3, [pc, #336]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d0:	4b52      	ldr	r3, [pc, #328]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013d6:	4b51      	ldr	r3, [pc, #324]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013dc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013de:	4b4f      	ldr	r3, [pc, #316]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e4:	4b4d      	ldr	r3, [pc, #308]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80013ea:	4b4c      	ldr	r3, [pc, #304]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013f0:	4b4a      	ldr	r3, [pc, #296]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013f6:	4b49      	ldr	r3, [pc, #292]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80013fc:	4847      	ldr	r0, [pc, #284]	; (800151c <HAL_UART_MspInit+0x2ac>)
 80013fe:	f003 f8c9 	bl	8004594 <HAL_DMA_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8001408:	f7ff fbf4 	bl	8000bf4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a43      	ldr	r2, [pc, #268]	; (800151c <HAL_UART_MspInit+0x2ac>)
 8001410:	639a      	str	r2, [r3, #56]	; 0x38
 8001412:	4a42      	ldr	r2, [pc, #264]	; (800151c <HAL_UART_MspInit+0x2ac>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001418:	2200      	movs	r2, #0
 800141a:	2105      	movs	r1, #5
 800141c:	2026      	movs	r0, #38	; 0x26
 800141e:	f003 f88f 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001422:	2026      	movs	r0, #38	; 0x26
 8001424:	f003 f8a8 	bl	8004578 <HAL_NVIC_EnableIRQ>
}
 8001428:	e067      	b.n	80014fa <HAL_UART_MspInit+0x28a>
  else if(uartHandle->Instance==USART3)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a3d      	ldr	r2, [pc, #244]	; (8001524 <HAL_UART_MspInit+0x2b4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d162      	bne.n	80014fa <HAL_UART_MspInit+0x28a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001434:	2300      	movs	r3, #0
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	4b33      	ldr	r3, [pc, #204]	; (8001508 <HAL_UART_MspInit+0x298>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143c:	4a32      	ldr	r2, [pc, #200]	; (8001508 <HAL_UART_MspInit+0x298>)
 800143e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001442:	6413      	str	r3, [r2, #64]	; 0x40
 8001444:	4b30      	ldr	r3, [pc, #192]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	4b2c      	ldr	r3, [pc, #176]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001458:	4a2b      	ldr	r2, [pc, #172]	; (8001508 <HAL_UART_MspInit+0x298>)
 800145a:	f043 0302 	orr.w	r3, r3, #2
 800145e:	6313      	str	r3, [r2, #48]	; 0x30
 8001460:	4b29      	ldr	r3, [pc, #164]	; (8001508 <HAL_UART_MspInit+0x298>)
 8001462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800146c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800147e:	2307      	movs	r3, #7
 8001480:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001486:	4619      	mov	r1, r3
 8001488:	4827      	ldr	r0, [pc, #156]	; (8001528 <HAL_UART_MspInit+0x2b8>)
 800148a:	f003 fc85 	bl	8004d98 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800148e:	4b27      	ldr	r3, [pc, #156]	; (800152c <HAL_UART_MspInit+0x2bc>)
 8001490:	4a27      	ldr	r2, [pc, #156]	; (8001530 <HAL_UART_MspInit+0x2c0>)
 8001492:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001494:	4b25      	ldr	r3, [pc, #148]	; (800152c <HAL_UART_MspInit+0x2bc>)
 8001496:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800149a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800149c:	4b23      	ldr	r3, [pc, #140]	; (800152c <HAL_UART_MspInit+0x2bc>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a2:	4b22      	ldr	r3, [pc, #136]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014a8:	4b20      	ldr	r3, [pc, #128]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ae:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014b0:	4b1e      	ldr	r3, [pc, #120]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b6:	4b1d      	ldr	r3, [pc, #116]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014c2:	4b1a      	ldr	r3, [pc, #104]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c8:	4b18      	ldr	r3, [pc, #96]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80014ce:	4817      	ldr	r0, [pc, #92]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014d0:	f003 f860 	bl	8004594 <HAL_DMA_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_UART_MspInit+0x26e>
      Error_Handler();
 80014da:	f7ff fb8b 	bl	8000bf4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a12      	ldr	r2, [pc, #72]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014e2:	639a      	str	r2, [r3, #56]	; 0x38
 80014e4:	4a11      	ldr	r2, [pc, #68]	; (800152c <HAL_UART_MspInit+0x2bc>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2105      	movs	r1, #5
 80014ee:	2027      	movs	r0, #39	; 0x27
 80014f0:	f003 f826 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014f4:	2027      	movs	r0, #39	; 0x27
 80014f6:	f003 f83f 	bl	8004578 <HAL_NVIC_EnableIRQ>
}
 80014fa:	bf00      	nop
 80014fc:	3738      	adds	r7, #56	; 0x38
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40011000 	.word	0x40011000
 8001508:	40023800 	.word	0x40023800
 800150c:	40020000 	.word	0x40020000
 8001510:	20001b8c 	.word	0x20001b8c
 8001514:	40026440 	.word	0x40026440
 8001518:	40004400 	.word	0x40004400
 800151c:	20001bec 	.word	0x20001bec
 8001520:	40026088 	.word	0x40026088
 8001524:	40004800 	.word	0x40004800
 8001528:	40020400 	.word	0x40020400
 800152c:	20001c4c 	.word	0x20001c4c
 8001530:	40026028 	.word	0x40026028

08001534 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001534:	f8df d034 	ldr.w	sp, [pc, #52]	; 800156c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001538:	480d      	ldr	r0, [pc, #52]	; (8001570 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800153a:	490e      	ldr	r1, [pc, #56]	; (8001574 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800153c:	4a0e      	ldr	r2, [pc, #56]	; (8001578 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001540:	e002      	b.n	8001548 <LoopCopyDataInit>

08001542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001546:	3304      	adds	r3, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800154c:	d3f9      	bcc.n	8001542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800154e:	4a0b      	ldr	r2, [pc, #44]	; (800157c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001550:	4c0b      	ldr	r4, [pc, #44]	; (8001580 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001554:	e001      	b.n	800155a <LoopFillZerobss>

08001556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001558:	3204      	adds	r2, #4

0800155a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800155c:	d3fb      	bcc.n	8001556 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800155e:	f7ff fc67 	bl	8000e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001562:	f009 fc93 	bl	800ae8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001566:	f7ff fa5f 	bl	8000a28 <main>
  bx  lr    
 800156a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800156c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001574:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001578:	0800b128 	.word	0x0800b128
  ldr r2, =_sbss
 800157c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001580:	2000690c 	.word	0x2000690c

08001584 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001584:	e7fe      	b.n	8001584 <ADC_IRQHandler>

08001586 <_ZN16KeyaLKTechDriverC1EmmmR15GlobDataTypeDef>:
 *      Author: user
 */

#include <KeyaLKTechDriver.h>

KeyaLKTechDriver::KeyaLKTechDriver(uint32_t extId, uint32_t axis, uint32_t stdId, GlobDataTypeDef &globData) : _globData{globData}
 8001586:	b4b0      	push	{r4, r5, r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2200      	movs	r2, #0
 800159e:	625a      	str	r2, [r3, #36]	; 0x24
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	629a      	str	r2, [r3, #40]	; 0x28
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2200      	movs	r2, #0
 80015b0:	631a      	str	r2, [r3, #48]	; 0x30
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2200      	movs	r2, #0
 80015b6:	635a      	str	r2, [r3, #52]	; 0x34
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6a3a      	ldr	r2, [r7, #32]
 80015dc:	63da      	str	r2, [r3, #60]	; 0x3c
{
	_axis = axis;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	625a      	str	r2, [r3, #36]	; 0x24
	_canTxHeader.ExtId = extId;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	609a      	str	r2, [r3, #8]
	_canTxHeader.StdId = stdId;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	605a      	str	r2, [r3, #4]
	_canTxHeader.RTR = CAN_RTR_DATA;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
	_canTxHeader.DLC = 8;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2208      	movs	r2, #8
 80015fa:	615a      	str	r2, [r3, #20]
	_canTxHeader.TransmitGlobalTime = DISABLE;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	761a      	strb	r2, [r3, #24]
	if (extId)
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <_ZN16KeyaLKTechDriverC1EmmmR15GlobDataTypeDef+0x8a>
	{
		_canTxHeader.IDE = CAN_ID_EXT;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2204      	movs	r2, #4
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	e002      	b.n	8001616 <_ZN16KeyaLKTechDriverC1EmmmR15GlobDataTypeDef+0x90>
	}
	else
	{
		_canTxHeader.IDE = CAN_ID_STD;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
	}
	_globData = globData;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800161a:	6a3b      	ldr	r3, [r7, #32]
 800161c:	4614      	mov	r4, r2
 800161e:	461d      	mov	r5, r3
 8001620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001624:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001628:	e884 0003 	stmia.w	r4, {r0, r1}
}
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4618      	mov	r0, r3
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	bcb0      	pop	{r4, r5, r7}
 8001636:	4770      	bx	lr

08001638 <_ZN16KeyaLKTechDriverC1EmmR15GlobDataTypeDef>:
KeyaLKTechDriver::KeyaLKTechDriver(uint32_t extId, uint32_t axis, GlobDataTypeDef &globData) : KeyaLKTechDriver::KeyaLKTechDriver(extId, axis, 0, globData){}
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af02      	add	r7, sp, #8
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	603b      	str	r3, [r7, #0]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2300      	movs	r3, #0
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	68b9      	ldr	r1, [r7, #8]
 8001650:	68f8      	ldr	r0, [r7, #12]
 8001652:	f7ff ff98 	bl	8001586 <_ZN16KeyaLKTechDriverC1EmmmR15GlobDataTypeDef>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4618      	mov	r0, r3
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_ZN16KeyaLKTechDriverC1EmR15GlobDataTypeDef>:
KeyaLKTechDriver::KeyaLKTechDriver(uint32_t stdId, GlobDataTypeDef &globData) : KeyaLKTechDriver::KeyaLKTechDriver(0, 0, stdId, globData){}
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af02      	add	r7, sp, #8
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	68f8      	ldr	r0, [r7, #12]
 8001678:	f7ff ff85 	bl	8001586 <_ZN16KeyaLKTechDriverC1EmmmR15GlobDataTypeDef>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <_ZN16KeyaLKTechDriver8setSpeedEl>:

uint8_t KeyaLKTechDriver::setSpeed(int32_t speed)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b082      	sub	sp, #8
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	6039      	str	r1, [r7, #0]
	if (!_enabled) KeyaLKTechDriver::enable();
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f993 303a 	ldrsb.w	r3, [r3, #58]	; 0x3a
 8001696:	2b00      	cmp	r3, #0
 8001698:	d102      	bne.n	80016a0 <_ZN16KeyaLKTechDriver8setSpeedEl+0x1a>
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f000 f8a6 	bl	80017ec <_ZN16KeyaLKTechDriver6enableEv>
	osDelay(2);
 80016a0:	2002      	movs	r0, #2
 80016a2:	f006 ff81 	bl	80085a8 <osDelay>
	if (_axis)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d025      	beq.n	80016fa <_ZN16KeyaLKTechDriver8setSpeedEl+0x74>
	{
		_canData[0] = 0x23;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2223      	movs	r2, #35	; 0x23
 80016b2:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x20;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2220      	movs	r2, #32
 80016be:	779a      	strb	r2, [r3, #30]
		_canData[3] = _axis;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	77da      	strb	r2, [r3, #31]
		_canData[4] = speed >> 24;
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	161b      	asrs	r3, r3, #24
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = speed >> 16;
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	141b      	asrs	r3, r3, #16
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = speed >> 8;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	121b      	asrs	r3, r3, #8
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = speed;
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80016f8:	e022      	b.n	8001740 <_ZN16KeyaLKTechDriver8setSpeedEl+0xba>
	}
	else
	{
		_canData[0] = 0xA2;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	22a2      	movs	r2, #162	; 0xa2
 80016fe:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	77da      	strb	r2, [r3, #31]
		_canData[4] = speed;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = speed >> 8;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	121b      	asrs	r3, r3, #8
 8001720:	b2da      	uxtb	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = speed >> 16;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	141b      	asrs	r3, r3, #16
 800172c:	b2da      	uxtb	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = speed >> 24;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	161b      	asrs	r3, r3, #24
 8001738:	b2da      	uxtb	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		_canData[5] = *((uint8_t *)(&speed)+1);
		_canData[6] = *((uint8_t *)(&speed)+2);
		_canData[7] = *((uint8_t *)(&speed)+3);*/
	}

	return KeyaLKTechDriver::sendData();
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 fac2 	bl	8001cca <_ZN16KeyaLKTechDriver8sendDataEv>
 8001746:	4603      	mov	r3, r0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZN16KeyaLKTechDriver4stopEv>:

uint8_t KeyaLKTechDriver::stop()
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	if (_axis) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	2b00      	cmp	r3, #0
 800175e:	d01e      	beq.n	800179e <_ZN16KeyaLKTechDriver4stopEv+0x4e>
		_canData[0] = 0x23;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2223      	movs	r2, #35	; 0x23
 8001764:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x20;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2220      	movs	r2, #32
 8001770:	779a      	strb	r2, [r3, #30]
		_canData[3] = _axis;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	b2da      	uxtb	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 800179c:	e01b      	b.n	80017d6 <_ZN16KeyaLKTechDriver4stopEv+0x86>
	} else {
		_canData[0] = 0x81;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2281      	movs	r2, #129	; 0x81
 80017a2:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
	_speed = 0;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	629a      	str	r2, [r3, #40]	; 0x28
	return KeyaLKTechDriver::sendData();
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f000 fa74 	bl	8001cca <_ZN16KeyaLKTechDriver8sendDataEv>
 80017e2:	4603      	mov	r3, r0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <_ZN16KeyaLKTechDriver6enableEv>:
	KeyaLKTechDriver::setSpeed(_speed);
	return 0;
}

uint8_t KeyaLKTechDriver::enable()
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	if (_axis) {
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01e      	beq.n	800183a <_ZN16KeyaLKTechDriver6enableEv+0x4e>
		_canData[0] = 0x23;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2223      	movs	r2, #35	; 0x23
 8001800:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x0D;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	220d      	movs	r2, #13
 8001806:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x20;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2220      	movs	r2, #32
 800180c:	779a      	strb	r2, [r3, #30]
		_canData[3] = _axis;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001838:	e01b      	b.n	8001872 <_ZN16KeyaLKTechDriver6enableEv+0x86>
	} else {
		_canData[0] = 0x88;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2288      	movs	r2, #136	; 0x88
 800183e:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
	_enabled = 1;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	return KeyaLKTechDriver::sendData();
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 fa25 	bl	8001cca <_ZN16KeyaLKTechDriver8sendDataEv>
 8001880:	4603      	mov	r3, r0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <_ZN16KeyaLKTechDriver5getIdEv>:
	_enabled = 0;
	return KeyaLKTechDriver::sendData();
}

uint32_t KeyaLKTechDriver::getId()
{
 800188a:	b480      	push	{r7}
 800188c:	b083      	sub	sp, #12
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]

	if (_canTxHeader.ExtId)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d002      	beq.n	80018a0 <_ZN16KeyaLKTechDriver5getIdEv+0x16>
	{
		return  _canTxHeader.ExtId;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	e001      	b.n	80018a4 <_ZN16KeyaLKTechDriver5getIdEv+0x1a>
	}
	return  _canTxHeader.StdId;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <_ZN16KeyaLKTechDriver7readEncEv>:

uint8_t KeyaLKTechDriver::readEnc()
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	if (_axis) {
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d01e      	beq.n	80018fe <_ZN16KeyaLKTechDriver7readEncEv+0x4e>
		_canData[0] = 0x40;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2240      	movs	r2, #64	; 0x40
 80018c4:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x0F;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	220f      	movs	r2, #15
 80018ca:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x21;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2221      	movs	r2, #33	; 0x21
 80018d0:	779a      	strb	r2, [r3, #30]
		_canData[3] = _axis;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x01;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80018fc:	e01b      	b.n	8001936 <_ZN16KeyaLKTechDriver7readEncEv+0x86>
	} else {
		_canData[0] = 0x9C;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	229c      	movs	r2, #156	; 0x9c
 8001902:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
	return CanMsgSend(&_canTxHeader, _canData);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	1d1a      	adds	r2, r3, #4
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	331c      	adds	r3, #28
 800193e:	4619      	mov	r1, r3
 8001940:	4610      	mov	r0, r2
 8001942:	f000 fb5f 	bl	8002004 <CanMsgSend>
 8001946:	4603      	mov	r3, r0
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_ZN16KeyaLKTechDriver9readErrorEv>:

uint8_t KeyaLKTechDriver::readError()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	if (_axis) {
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	2b00      	cmp	r3, #0
 800195e:	d11b      	bne.n	8001998 <_ZN16KeyaLKTechDriver9readErrorEv+0x48>
//		_canData[4] = 0x00;
//		_canData[5] = 0x00;
//		_canData[6] = 0x00;
//		_canData[7] = 0x00;
	} else {
		_canData[0] = 0x9A;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	229a      	movs	r2, #154	; 0x9a
 8001964:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
	return CanMsgSend(&_canTxHeader, _canData);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	1d1a      	adds	r2, r3, #4
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	331c      	adds	r3, #28
 80019a0:	4619      	mov	r1, r3
 80019a2:	4610      	mov	r0, r2
 80019a4:	f000 fb2e 	bl	8002004 <CanMsgSend>
 80019a8:	4603      	mov	r3, r0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <_ZN16KeyaLKTechDriver10resetErrorEv>:

uint8_t KeyaLKTechDriver::resetError()
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
	if (_axis) {
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d11b      	bne.n	80019fa <_ZN16KeyaLKTechDriver10resetErrorEv+0x48>
//		_canData[4] = 0x00;
//		_canData[5] = 0x00;
//		_canData[6] = 0x00;
//		_canData[7] = 0x00;
	} else {
		_canData[0] = 0x9B;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	229b      	movs	r2, #155	; 0x9b
 80019c6:	771a      	strb	r2, [r3, #28]
		_canData[1] = 0x00;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	775a      	strb	r2, [r3, #29]
		_canData[2] = 0x00;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	779a      	strb	r2, [r3, #30]
		_canData[3] = 0x00;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	77da      	strb	r2, [r3, #31]
		_canData[4] = 0x00;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 2020 	strb.w	r2, [r3, #32]
		_canData[5] = 0x00;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		_canData[6] = 0x00;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		_canData[7] = 0x00;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
	return CanMsgSend(&_canTxHeader, _canData);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	1d1a      	adds	r2, r3, #4
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	331c      	adds	r3, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	4610      	mov	r0, r2
 8001a06:	f000 fafd 	bl	8002004 <CanMsgSend>
 8001a0a:	4603      	mov	r3, r0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_ZN16KeyaLKTechDriver6getPosEv>:

int32_t KeyaLKTechDriver::getPos()
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	return _enc;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_ZN16KeyaLKTechDriver8getSpeedEv>:

int32_t KeyaLKTechDriver::getSpeed()
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	return _speed;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <_ZN16KeyaLKTechDriver8getErrorEv>:
{
	return _temp;
}

int8_t KeyaLKTechDriver::getError()
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	return _error;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f993 303b 	ldrsb.w	r3, [r3, #59]	; 0x3b
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <_ZN16KeyaLKTechDriver7setTempEa>:
{
	return _holding;
}

void KeyaLKTechDriver::setTemp(int8_t temp)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	460b      	mov	r3, r1
 8001a68:	70fb      	strb	r3, [r7, #3]
	_temp = temp;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_ZN16KeyaLKTechDriver8setErrorEa>:

void KeyaLKTechDriver::setError(int8_t error)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	460b      	mov	r3, r1
 8001a88:	70fb      	strb	r3, [r7, #3]
	_error = error;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	78fa      	ldrb	r2, [r7, #3]
 8001a8e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
	...

08001aa0 <_ZN16KeyaLKTechDriver6setPosEl>:
{
	_enc_offset = _enc;
}

uint8_t KeyaLKTechDriver::setPos(int32_t pos)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
	if (!_canTxHeader.ExtId)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d152      	bne.n	8001b58 <_ZN16KeyaLKTechDriver6setPosEl+0xb8>
	{
		//KeyaLKTechDriver::readEnc();
		//osDelay(5);
		//KeyaLKTechDriver::enable();
		if (pos < _enc - POS_TOLERANCE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab6:	3b32      	subs	r3, #50	; 0x32
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	da1f      	bge.n	8001afe <_ZN16KeyaLKTechDriver6setPosEl+0x5e>
		{
			int32_t diff = _enc - pos;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	60bb      	str	r3, [r7, #8]
			if (diff > LK_MAX_SPEED)
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	4a51      	ldr	r2, [pc, #324]	; (8001c10 <_ZN16KeyaLKTechDriver6setPosEl+0x170>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	dd03      	ble.n	8001ad8 <_ZN16KeyaLKTechDriver6setPosEl+0x38>
			{
				_speed = -LK_MAX_SPEED;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a50      	ldr	r2, [pc, #320]	; (8001c14 <_ZN16KeyaLKTechDriver6setPosEl+0x174>)
 8001ad4:	629a      	str	r2, [r3, #40]	; 0x28
 8001ad6:	e00b      	b.n	8001af0 <_ZN16KeyaLKTechDriver6setPosEl+0x50>
			}
			else
			{
				_speed = -diff;
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	425a      	negs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	629a      	str	r2, [r3, #40]	; 0x28
				if (_speed > -LK_MIN_SPEED) _speed = -LK_MIN_SPEED;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae4:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8001ae8:	dd02      	ble.n	8001af0 <_ZN16KeyaLKTechDriver6setPosEl+0x50>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4a      	ldr	r2, [pc, #296]	; (8001c18 <_ZN16KeyaLKTechDriver6setPosEl+0x178>)
 8001aee:	629a      	str	r2, [r3, #40]	; 0x28
			}
			KeyaLKTechDriver::setSpeed(_speed);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	4619      	mov	r1, r3
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fdc5 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
 8001afc:	e028      	b.n	8001b50 <_ZN16KeyaLKTechDriver6setPosEl+0xb0>
		}
		else if (pos > _enc + POS_TOLERANCE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b02:	3332      	adds	r3, #50	; 0x32
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	dd1f      	ble.n	8001b4a <_ZN16KeyaLKTechDriver6setPosEl+0xaa>
		{
			int32_t diff = pos - _enc;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	60fb      	str	r3, [r7, #12]
			if (diff > LK_MAX_SPEED)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4a3e      	ldr	r2, [pc, #248]	; (8001c10 <_ZN16KeyaLKTechDriver6setPosEl+0x170>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	dd03      	ble.n	8001b24 <_ZN16KeyaLKTechDriver6setPosEl+0x84>
			{
				_speed = LK_MAX_SPEED;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a3c      	ldr	r2, [pc, #240]	; (8001c10 <_ZN16KeyaLKTechDriver6setPosEl+0x170>)
 8001b20:	629a      	str	r2, [r3, #40]	; 0x28
 8001b22:	e00b      	b.n	8001b3c <_ZN16KeyaLKTechDriver6setPosEl+0x9c>
			}
			else
			{
				_speed = diff;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	629a      	str	r2, [r3, #40]	; 0x28
				if (_speed < LK_MIN_SPEED) _speed = LK_MIN_SPEED;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001b32:	da03      	bge.n	8001b3c <_ZN16KeyaLKTechDriver6setPosEl+0x9c>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28
			}
			KeyaLKTechDriver::setSpeed(_speed);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b40:	4619      	mov	r1, r3
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fd9f 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
 8001b48:	e002      	b.n	8001b50 <_ZN16KeyaLKTechDriver6setPosEl+0xb0>
		}
		else
		{
			KeyaLKTechDriver::stop();
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff fe00 	bl	8001750 <_ZN16KeyaLKTechDriver4stopEv>
		}
		osDelay(2);
 8001b50:	2002      	movs	r0, #2
 8001b52:	f006 fd29 	bl	80085a8 <osDelay>
 8001b56:	e055      	b.n	8001c04 <_ZN16KeyaLKTechDriver6setPosEl+0x164>
	}
	else
	{
		if (pos < _enc - POS_TOLERANCE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5c:	3b32      	subs	r3, #50	; 0x32
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	da20      	bge.n	8001ba6 <_ZN16KeyaLKTechDriver6setPosEl+0x106>
		{
			int32_t diff = _enc - pos;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	613b      	str	r3, [r7, #16]
			if (diff > KEYA_MAX_SPEED)
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b74:	4293      	cmp	r3, r2
 8001b76:	dd03      	ble.n	8001b80 <_ZN16KeyaLKTechDriver6setPosEl+0xe0>
			{
				_speed = -KEYA_MAX_SPEED;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a28      	ldr	r2, [pc, #160]	; (8001c1c <_ZN16KeyaLKTechDriver6setPosEl+0x17c>)
 8001b7c:	629a      	str	r2, [r3, #40]	; 0x28
 8001b7e:	e00b      	b.n	8001b98 <_ZN16KeyaLKTechDriver6setPosEl+0xf8>
			}
			else
			{
				_speed = -diff;
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	425a      	negs	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28
				if (_speed > -KEYA_MIN_SPEED) _speed = -KEYA_MIN_SPEED;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8c:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8001b90:	dd02      	ble.n	8001b98 <_ZN16KeyaLKTechDriver6setPosEl+0xf8>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a22      	ldr	r2, [pc, #136]	; (8001c20 <_ZN16KeyaLKTechDriver6setPosEl+0x180>)
 8001b96:	629a      	str	r2, [r3, #40]	; 0x28
			}
			KeyaLKTechDriver::setSpeed(_speed);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff fd71 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
 8001ba4:	e02b      	b.n	8001bfe <_ZN16KeyaLKTechDriver6setPosEl+0x15e>
		}
		else if (pos > _enc + POS_TOLERANCE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001baa:	3332      	adds	r3, #50	; 0x32
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	dd21      	ble.n	8001bf6 <_ZN16KeyaLKTechDriver6setPosEl+0x156>
		{
			int32_t diff = pos - _enc;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	617b      	str	r3, [r7, #20]
			if (diff > KEYA_MAX_SPEED)
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	dd04      	ble.n	8001bd0 <_ZN16KeyaLKTechDriver6setPosEl+0x130>
			{
				_speed = KEYA_MAX_SPEED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
 8001bce:	e00b      	b.n	8001be8 <_ZN16KeyaLKTechDriver6setPosEl+0x148>
			}
			else
			{
				_speed = diff;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	629a      	str	r2, [r3, #40]	; 0x28
				if (_speed < KEYA_MIN_SPEED) _speed = KEYA_MIN_SPEED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bda:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001bde:	da03      	bge.n	8001be8 <_ZN16KeyaLKTechDriver6setPosEl+0x148>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001be6:	629a      	str	r2, [r3, #40]	; 0x28
			}
			KeyaLKTechDriver::setSpeed(_speed);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bec:	4619      	mov	r1, r3
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff fd49 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
 8001bf4:	e003      	b.n	8001bfe <_ZN16KeyaLKTechDriver6setPosEl+0x15e>
		}
		else
		{
			//KeyaLKTechDriver::stop();
			KeyaLKTechDriver::setSpeed(0);
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff fd44 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
		}
		osDelay(2);
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f006 fcd2 	bl	80085a8 <osDelay>
	}
	return 0;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	000186a0 	.word	0x000186a0
 8001c14:	fffe7960 	.word	0xfffe7960
 8001c18:	fffff830 	.word	0xfffff830
 8001c1c:	fffff448 	.word	0xfffff448
 8001c20:	fffffe0c 	.word	0xfffffe0c

08001c24 <_ZN16KeyaLKTechDriver6setEncEl>:

void KeyaLKTechDriver::setEnc(int32_t enc)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
	if (!_canTxHeader.ExtId)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d10e      	bne.n	8001c54 <_ZN16KeyaLKTechDriver6setEncEl+0x30>
	{
		_enc = KeyaLKTechDriver::UnwrapEncoder(enc, &_prevEnc) - _enc_offset;
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	b299      	uxth	r1, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3334      	adds	r3, #52	; 0x34
 8001c3e:	461a      	mov	r2, r3
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f80e 	bl	8001c62 <_ZN16KeyaLKTechDriver13UnwrapEncoderEtPl>
 8001c46:	4602      	mov	r2, r0
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	1ad2      	subs	r2, r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	else _enc = enc;
}
 8001c52:	e002      	b.n	8001c5a <_ZN16KeyaLKTechDriver6setEncEl+0x36>
	else _enc = enc;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <_ZN16KeyaLKTechDriver13UnwrapEncoderEtPl>:

int32_t KeyaLKTechDriver::UnwrapEncoder(uint16_t in, int32_t *prev)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b089      	sub	sp, #36	; 0x24
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	607a      	str	r2, [r7, #4]
 8001c6e:	817b      	strh	r3, [r7, #10]
    int32_t c32 = (int32_t)in - LK_ENC_HALF_PERIOD;
 8001c70:	897b      	ldrh	r3, [r7, #10]
 8001c72:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001c76:	61bb      	str	r3, [r7, #24]
    int32_t dif = (c32-*prev);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	617b      	str	r3, [r7, #20]

    int32_t mod_dif = ((dif + LK_ENC_HALF_PERIOD) % LK_ENC_ONE_PERIOD) - LK_ENC_HALF_PERIOD;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001c88:	425a      	negs	r2, r3
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	b292      	uxth	r2, r2
 8001c8e:	bf58      	it	pl
 8001c90:	4253      	negpl	r3, r2
 8001c92:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001c96:	61fb      	str	r3, [r7, #28]
    if(dif < -LK_ENC_HALF_PERIOD) {
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001c9e:	da03      	bge.n	8001ca8 <_ZN16KeyaLKTechDriver13UnwrapEncoderEtPl+0x46>
        mod_dif += LK_ENC_ONE_PERIOD;
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001ca6:	61fb      	str	r3, [r7, #28]
    }
    int32_t unwrapped = *prev + mod_dif;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	4413      	add	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
    *prev = unwrapped;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	601a      	str	r2, [r3, #0]

    return unwrapped + LK_ENC_HALF_PERIOD;
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3724      	adds	r7, #36	; 0x24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <_ZN16KeyaLKTechDriver8sendDataEv>:

uint8_t KeyaLKTechDriver::sendData()
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
	return CanMsgSend(&_canTxHeader, _canData);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	1d1a      	adds	r2, r3, #4
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	331c      	adds	r3, #28
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4610      	mov	r0, r2
 8001cde:	f000 f991 	bl	8002004 <CanMsgSend>
 8001ce2:	4603      	mov	r3, r0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_ZN5ServoC1EP17TIM_HandleTypeDefm>:
 *      Author: user
 */

#include "Servo.h"

Servo::Servo(TIM_HandleTypeDef *htim, uint32_t timChannel)
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
{
	_htim = htim;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	601a      	str	r2, [r3, #0]
	_timChannel = timChannel;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	605a      	str	r2, [r3, #4]
}
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_ZN5Servo8setAngleEl>:
uint8_t Servo::setAngle(int32_t angle)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af02      	add	r7, sp, #8
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
	HAL_TIM_PWM_Start(_htim, _timChannel);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	4619      	mov	r1, r3
 8001d26:	4610      	mov	r0, r2
 8001d28:	f004 f822 	bl	8005d70 <HAL_TIM_PWM_Start>
	uint32_t angl = Servo::map(angle, SERVO_MIN_ANGLE, SERVO_MAX_ANGLE, SERVO_MIN_W, SERVO_MAX_W);
 8001d2c:	f240 7399 	movw	r3, #1945	; 0x799
 8001d30:	9301      	str	r3, [sp, #4]
 8001d32:	f240 63cc 	movw	r3, #1740	; 0x6cc
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	6839      	ldr	r1, [r7, #0]
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f84d 	bl	8001de0 <_ZN5Servo3mapEiiiii>
 8001d46:	4603      	mov	r3, r0
 8001d48:	60fb      	str	r3, [r7, #12]
//	if (_timChannel == TIM_CHANNEL_1) _htim->CCR1 = angl;
//	else if (_timChannel == TIM_CHANNEL_2) _htim->CCR2 = angl;
//	else if (_timChannel == TIM_CHANNEL_3) _htim->CCR3 = angl;
//	else if (_timChannel == TIM_CHANNEL_4) _htim->CCR4 = angl;
	__HAL_TIM_SET_COMPARE(_htim, _timChannel, angl);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <_ZN5Servo8setAngleEl+0x4c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	635a      	str	r2, [r3, #52]	; 0x34
 8001d5c:	e018      	b.n	8001d90 <_ZN5Servo8setAngleEl+0x7e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d105      	bne.n	8001d72 <_ZN5Servo8setAngleEl+0x60>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	639a      	str	r2, [r3, #56]	; 0x38
 8001d70:	e00e      	b.n	8001d90 <_ZN5Servo8setAngleEl+0x7e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d105      	bne.n	8001d86 <_ZN5Servo8setAngleEl+0x74>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d84:	e004      	b.n	8001d90 <_ZN5Servo8setAngleEl+0x7e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	641a      	str	r2, [r3, #64]	; 0x40
	_angle = angle;
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	609a      	str	r2, [r3, #8]
	//osDelay(800);
	//HAL_TIM_PWM_Stop(_htim, _timChannel);
	return 1;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <_ZN5Servo8getAngleEv>:
	return 0;

}

uint32_t Servo::getAngle()
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	return _angle;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_ZN5Servo7disableEv>:
	_enabled = 1;
	HAL_TIM_PWM_Start(_htim, _timChannel);
	return 1;
}
uint8_t Servo::disable()
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
	_enabled = 0;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	60da      	str	r2, [r3, #12]
	HAL_TIM_PWM_Stop(_htim, _timChannel);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	f004 f895 	bl	8005f00 <HAL_TIM_PWM_Stop>
	return 1;
 8001dd6:	2301      	movs	r3, #1
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_ZN5Servo3mapEiiiii>:

int Servo::map(int x, int in_min, int in_max, int out_min, int out_max)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
 8001dec:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	69f9      	ldr	r1, [r7, #28]
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	1a8a      	subs	r2, r1, r2
 8001dfa:	fb03 f202 	mul.w	r2, r3, r2
 8001dfe:	6839      	ldr	r1, [r7, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	1acb      	subs	r3, r1, r3
 8001e04:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	4413      	add	r3, r2
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	db0b      	blt.n	8001e42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	f003 021f 	and.w	r2, r3, #31
 8001e30:	4907      	ldr	r1, [pc, #28]	; (8001e50 <__NVIC_EnableIRQ+0x38>)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	2001      	movs	r0, #1
 8001e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	e000e100 	.word	0xe000e100

08001e54 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	db12      	blt.n	8001e8c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	f003 021f 	and.w	r2, r3, #31
 8001e6c:	490a      	ldr	r1, [pc, #40]	; (8001e98 <__NVIC_DisableIRQ+0x44>)
 8001e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e72:	095b      	lsrs	r3, r3, #5
 8001e74:	2001      	movs	r0, #1
 8001e76:	fa00 f202 	lsl.w	r2, r0, r2
 8001e7a:	3320      	adds	r3, #32
 8001e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e80:	f3bf 8f4f 	dsb	sy
}
 8001e84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e86:	f3bf 8f6f 	isb	sy
}
 8001e8a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <StartCanTask>:
extern KeyaLKTechDriver DriverLR;

extern KeyaLKTechDriver *mdrivers[DRIVERS_QUANT];


void StartCanTask(void *argument) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	for (;;) {
		if (NewCanMsg == CAN_GET_MSG_OK) {
 8001ea4:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <StartCanTask+0x4c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	bf0c      	ite	eq
 8001eae:	2301      	moveq	r3, #1
 8001eb0:	2300      	movne	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <StartCanTask+0x2a>
			NewCanMsg = CAN_GET_MSG_WAIT;
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <StartCanTask+0x4c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	701a      	strb	r2, [r3, #0]
			CanMsgRead(&canDataRecv);
 8001ebe:	480b      	ldr	r0, [pc, #44]	; (8001eec <StartCanTask+0x50>)
 8001ec0:	f000 f816 	bl	8001ef0 <CanMsgRead>
 8001ec4:	e00c      	b.n	8001ee0 <StartCanTask+0x44>
		}
		else if (NewCanMsg == CAN_GET_MSG_ERROR) {
 8001ec6:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <StartCanTask+0x4c>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	bf0c      	ite	eq
 8001ed0:	2301      	moveq	r3, #1
 8001ed2:	2300      	movne	r3, #0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <StartCanTask+0x44>
			NewCanMsg = CAN_GET_MSG_WAIT;
 8001eda:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <StartCanTask+0x4c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1);
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	f006 fb61 	bl	80085a8 <osDelay>
		if (NewCanMsg == CAN_GET_MSG_OK) {
 8001ee6:	e7dd      	b.n	8001ea4 <StartCanTask+0x8>
 8001ee8:	20001cac 	.word	0x20001cac
 8001eec:	20001cd8 	.word	0x20001cd8

08001ef0 <CanMsgRead>:
	}
}

uint8_t CanMsgRead(CanDataRecvTypeDef *canDataRecv) {
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

	NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8001ef8:	2014      	movs	r0, #20
 8001efa:	f7ff ffab 	bl	8001e54 <__NVIC_DisableIRQ>
	if (RxHeader.IDE == CAN_STD_ID)
 8001efe:	4b3c      	ldr	r3, [pc, #240]	; (8001ff0 <CanMsgRead+0x100>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d148      	bne.n	8001f98 <CanMsgRead+0xa8>
	{
		for (int i=0; i<2; i++)
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	dc66      	bgt.n	8001fde <CanMsgRead+0xee>
		{
			if (RxHeader.StdId == mdrivers[i]->getId()) {
 8001f10:	4b37      	ldr	r3, [pc, #220]	; (8001ff0 <CanMsgRead+0x100>)
 8001f12:	681c      	ldr	r4, [r3, #0]
 8001f14:	4a37      	ldr	r2, [pc, #220]	; (8001ff4 <CanMsgRead+0x104>)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fcb4 	bl	800188a <_ZN16KeyaLKTechDriver5getIdEv>
 8001f22:	4603      	mov	r3, r0
 8001f24:	429c      	cmp	r4, r3
 8001f26:	bf0c      	ite	eq
 8001f28:	2301      	moveq	r3, #1
 8001f2a:	2300      	movne	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d02e      	beq.n	8001f90 <CanMsgRead+0xa0>
				if (RxData[0] == 0x9C)
 8001f32:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <CanMsgRead+0x108>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b9c      	cmp	r3, #156	; 0x9c
 8001f38:	d11b      	bne.n	8001f72 <CanMsgRead+0x82>
				{
					mdrivers[i]->setEnc(*(uint16_t*) &RxData[6]);
 8001f3a:	4a2e      	ldr	r2, [pc, #184]	; (8001ff4 <CanMsgRead+0x104>)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f42:	4a2e      	ldr	r2, [pc, #184]	; (8001ffc <CanMsgRead+0x10c>)
 8001f44:	8812      	ldrh	r2, [r2, #0]
 8001f46:	4611      	mov	r1, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fe6b 	bl	8001c24 <_ZN16KeyaLKTechDriver6setEncEl>
					mdrivers[i]->setTemp(RxData[1]);
 8001f4e:	4a29      	ldr	r2, [pc, #164]	; (8001ff4 <CanMsgRead+0x104>)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f56:	4a28      	ldr	r2, [pc, #160]	; (8001ff8 <CanMsgRead+0x108>)
 8001f58:	7852      	ldrb	r2, [r2, #1]
 8001f5a:	b252      	sxtb	r2, r2
 8001f5c:	4611      	mov	r1, r2
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fd7d 	bl	8001a5e <_ZN16KeyaLKTechDriver7setTempEa>
					mdrivers[i]->error_count = 0;
 8001f64:	4a23      	ldr	r2, [pc, #140]	; (8001ff4 <CanMsgRead+0x104>)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	e00e      	b.n	8001f90 <CanMsgRead+0xa0>
				}
				else if (RxData[0] == 0x9A)
 8001f72:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <CanMsgRead+0x108>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	2b9a      	cmp	r3, #154	; 0x9a
 8001f78:	d10a      	bne.n	8001f90 <CanMsgRead+0xa0>
				{
					mdrivers[i]->setError(RxData[7]);
 8001f7a:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <CanMsgRead+0x104>)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f82:	4a1d      	ldr	r2, [pc, #116]	; (8001ff8 <CanMsgRead+0x108>)
 8001f84:	79d2      	ldrb	r2, [r2, #7]
 8001f86:	b252      	sxtb	r2, r2
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fd77 	bl	8001a7e <_ZN16KeyaLKTechDriver8setErrorEa>
		for (int i=0; i<2; i++)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	3301      	adds	r3, #1
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	e7b8      	b.n	8001f0a <CanMsgRead+0x1a>
			}
		}
	}
	else
	{
		if (RxHeader.ExtId == 0x05800000 + DRIVER_KEYA_ID) {
 8001f98:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <CanMsgRead+0x100>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	4a18      	ldr	r2, [pc, #96]	; (8002000 <CanMsgRead+0x110>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d11d      	bne.n	8001fde <CanMsgRead+0xee>
			mdrivers[2]->error_count = 0;
 8001fa2:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <CanMsgRead+0x104>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
			if (RxData[0] == 0x60)
 8001faa:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <CanMsgRead+0x108>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b60      	cmp	r3, #96	; 0x60
 8001fb0:	d112      	bne.n	8001fd8 <CanMsgRead+0xe8>
			{
				mdrivers[2]->setTemp(RxData[6]);
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <CanMsgRead+0x104>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	4a10      	ldr	r2, [pc, #64]	; (8001ff8 <CanMsgRead+0x108>)
 8001fb8:	7992      	ldrb	r2, [r2, #6]
 8001fba:	b252      	sxtb	r2, r2
 8001fbc:	4611      	mov	r1, r2
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fd4d 	bl	8001a5e <_ZN16KeyaLKTechDriver7setTempEa>
				mdrivers[3]->setTemp(RxData[7]);
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <CanMsgRead+0x104>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <CanMsgRead+0x108>)
 8001fca:	79d2      	ldrb	r2, [r2, #7]
 8001fcc:	b252      	sxtb	r2, r2
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff fd44 	bl	8001a5e <_ZN16KeyaLKTechDriver7setTempEa>
 8001fd6:	e002      	b.n	8001fde <CanMsgRead+0xee>
			}
			else if (RxData[1] == 0x0D) {
 8001fd8:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <CanMsgRead+0x108>)
 8001fda:	785b      	ldrb	r3, [r3, #1]
 8001fdc:	2b0d      	cmp	r3, #13
				//diagMsg.motor1 = *(DriverErrMsgTypeDef*)&RxData[4];
				//diagMsg.motor2 = *(DriverErrMsgTypeDef*)&RxData[6];
			}
		}
	}
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001fde:	2014      	movs	r0, #20
 8001fe0:	f7ff ff1a 	bl	8001e18 <__NVIC_EnableIRQ>
	return 1;
 8001fe4:	2301      	movs	r3, #1
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd90      	pop	{r4, r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20001cb0 	.word	0x20001cb0
 8001ff4:	20001de0 	.word	0x20001de0
 8001ff8:	20001ccc 	.word	0x20001ccc
 8001ffc:	20001cd2 	.word	0x20001cd2
 8002000:	05800001 	.word	0x05800001

08002004 <CanMsgSend>:


uint8_t CanMsgSend(CAN_TxHeaderTypeDef *TxHeader, uint8_t canData[]) {
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]

	if (TxHeader->ExtId != 0 || TxHeader->StdId != 0)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d103      	bne.n	800201e <CanMsgSend+0x1a>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d01b      	beq.n	8002056 <CanMsgSend+0x52>
	{
		while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0);
 800201e:	4810      	ldr	r0, [pc, #64]	; (8002060 <CanMsgSend+0x5c>)
 8002020:	f001 fe43 	bl	8003caa <HAL_CAN_GetTxMailboxesFreeLevel>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	bf0c      	ite	eq
 800202a:	2301      	moveq	r3, #1
 800202c:	2300      	movne	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d000      	beq.n	8002036 <CanMsgSend+0x32>
 8002034:	e7f3      	b.n	800201e <CanMsgSend+0x1a>
		if (HAL_CAN_AddTxMessage(&hcan1, TxHeader, canData, &TxMailbox) != HAL_OK) {
 8002036:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <CanMsgSend+0x60>)
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4808      	ldr	r0, [pc, #32]	; (8002060 <CanMsgSend+0x5c>)
 800203e:	f001 fd59 	bl	8003af4 <HAL_CAN_AddTxMessage>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf14      	ite	ne
 8002048:	2301      	movne	r3, #1
 800204a:	2300      	moveq	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <CanMsgSend+0x52>
			return 0;
 8002052:	2300      	movs	r3, #0
 8002054:	e000      	b.n	8002058 <CanMsgSend+0x54>
		}
	}
	return 1;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000004c 	.word	0x2000004c
 8002064:	20001cd4 	.word	0x20001cd4

08002068 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002072:	4a0c      	ldr	r2, [pc, #48]	; (80020a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002074:	2100      	movs	r1, #0
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f001 fe4c 	bl	8003d14 <HAL_CAN_GetRxMessage>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	bf14      	ite	ne
 8002082:	2301      	movne	r3, #1
 8002084:	2300      	moveq	r3, #0
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
	{
		Error_Handler();
 800208c:	f7fe fdb2 	bl	8000bf4 <Error_Handler>
	}
	NewCanMsg = CAN_GET_MSG_OK;
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20001ccc 	.word	0x20001ccc
 80020a4:	20001cb0 	.word	0x20001cb0
 80020a8:	20001cac 	.word	0x20001cac

080020ac <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	NewCanMsg = CAN_GET_MSG_ERROR;
 80020b4:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <HAL_CAN_ErrorCallback+0x1c>)
 80020b6:	2202      	movs	r2, #2
 80020b8:	701a      	strb	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20001cac 	.word	0x20001cac

080020cc <StartCanDriversTask>:
KeyaLKTechDriver driverY1(DRIVER_KEYA_ID + 0x06000000, 0x01, globData);
KeyaLKTechDriver driverY2(DRIVER_KEYA_ID + 0x06000000, 0x02, globData);
KeyaLKTechDriver *mdrivers[DRIVERS_QUANT];

void StartCanDriversTask(void *argument)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
	driversInit();
 80020d4:	f000 f8fc 	bl	80022d0 <driversInit>
	uint32_t err_check_timer = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
	enum MOVE_COMM command;
	for(;;)
	{
		driverX1.readEnc();
 80020dc:	4876      	ldr	r0, [pc, #472]	; (80022b8 <StartCanDriversTask+0x1ec>)
 80020de:	f7ff fbe7 	bl	80018b0 <_ZN16KeyaLKTechDriver7readEncEv>
		osDelay(2);
 80020e2:	2002      	movs	r0, #2
 80020e4:	f006 fa60 	bl	80085a8 <osDelay>
		driverX2.readEnc();
 80020e8:	4874      	ldr	r0, [pc, #464]	; (80022bc <StartCanDriversTask+0x1f0>)
 80020ea:	f7ff fbe1 	bl	80018b0 <_ZN16KeyaLKTechDriver7readEncEv>
		osDelay(2);
 80020ee:	2002      	movs	r0, #2
 80020f0:	f006 fa5a 	bl	80085a8 <osDelay>
		driverY1.readEnc();
 80020f4:	4872      	ldr	r0, [pc, #456]	; (80022c0 <StartCanDriversTask+0x1f4>)
 80020f6:	f7ff fbdb 	bl	80018b0 <_ZN16KeyaLKTechDriver7readEncEv>
		osDelay(2);
 80020fa:	2002      	movs	r0, #2
 80020fc:	f006 fa54 	bl	80085a8 <osDelay>
		driverY1.setEnc(globData.enc_idle);
 8002100:	4b70      	ldr	r3, [pc, #448]	; (80022c4 <StartCanDriversTask+0x1f8>)
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	4619      	mov	r1, r3
 8002106:	486e      	ldr	r0, [pc, #440]	; (80022c0 <StartCanDriversTask+0x1f4>)
 8002108:	f7ff fd8c 	bl	8001c24 <_ZN16KeyaLKTechDriver6setEncEl>
		command = (MOVE_COMM)globData.current_comm;
 800210c:	4b6d      	ldr	r3, [pc, #436]	; (80022c4 <StartCanDriversTask+0x1f8>)
 800210e:	78db      	ldrb	r3, [r3, #3]
 8002110:	72fb      	strb	r3, [r7, #11]
		if (command != MOVE_NONE)
 8002112:	7afb      	ldrb	r3, [r7, #11]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d059      	beq.n	80021cc <StartCanDriversTask+0x100>
		{
			if (command == MOVE_POS_X)
 8002118:	7afb      	ldrb	r3, [r7, #11]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d121      	bne.n	8002162 <StartCanDriversTask+0x96>
			{
				driverX1.setPos(contrlMsg.pos_x);
 800211e:	4b6a      	ldr	r3, [pc, #424]	; (80022c8 <StartCanDriversTask+0x1fc>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4619      	mov	r1, r3
 8002124:	4864      	ldr	r0, [pc, #400]	; (80022b8 <StartCanDriversTask+0x1ec>)
 8002126:	f7ff fcbb 	bl	8001aa0 <_ZN16KeyaLKTechDriver6setPosEl>
				if (driverX1.getSpeed() == 0)
 800212a:	4863      	ldr	r0, [pc, #396]	; (80022b8 <StartCanDriversTask+0x1ec>)
 800212c:	f7ff fc7e 	bl	8001a2c <_ZN16KeyaLKTechDriver8getSpeedEv>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <StartCanDriversTask+0x82>
				{
					driverX2.stop();
 8002140:	485e      	ldr	r0, [pc, #376]	; (80022bc <StartCanDriversTask+0x1f0>)
 8002142:	f7ff fb05 	bl	8001750 <_ZN16KeyaLKTechDriver4stopEv>
					globData.current_comm = MOVE_NONE;
 8002146:	4b5f      	ldr	r3, [pc, #380]	; (80022c4 <StartCanDriversTask+0x1f8>)
 8002148:	2200      	movs	r2, #0
 800214a:	70da      	strb	r2, [r3, #3]
 800214c:	e038      	b.n	80021c0 <StartCanDriversTask+0xf4>
				}
				else
				{
					driverX2.setSpeed(-driverX1.getSpeed());
 800214e:	485a      	ldr	r0, [pc, #360]	; (80022b8 <StartCanDriversTask+0x1ec>)
 8002150:	f7ff fc6c 	bl	8001a2c <_ZN16KeyaLKTechDriver8getSpeedEv>
 8002154:	4603      	mov	r3, r0
 8002156:	425b      	negs	r3, r3
 8002158:	4619      	mov	r1, r3
 800215a:	4858      	ldr	r0, [pc, #352]	; (80022bc <StartCanDriversTask+0x1f0>)
 800215c:	f7ff fa93 	bl	8001686 <_ZN16KeyaLKTechDriver8setSpeedEl>
 8002160:	e02e      	b.n	80021c0 <StartCanDriversTask+0xf4>
				}
			}
			else if (command == MOVE_POS_Y)
 8002162:	7afb      	ldrb	r3, [r7, #11]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d114      	bne.n	8002192 <StartCanDriversTask+0xc6>
			{
				driverY1.setPos(contrlMsg.pos_y);
 8002168:	4b57      	ldr	r3, [pc, #348]	; (80022c8 <StartCanDriversTask+0x1fc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	4619      	mov	r1, r3
 800216e:	4854      	ldr	r0, [pc, #336]	; (80022c0 <StartCanDriversTask+0x1f4>)
 8002170:	f7ff fc96 	bl	8001aa0 <_ZN16KeyaLKTechDriver6setPosEl>
				if (driverY1.getSpeed() == 0)
 8002174:	4852      	ldr	r0, [pc, #328]	; (80022c0 <StartCanDriversTask+0x1f4>)
 8002176:	f7ff fc59 	bl	8001a2c <_ZN16KeyaLKTechDriver8getSpeedEv>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf0c      	ite	eq
 8002180:	2301      	moveq	r3, #1
 8002182:	2300      	movne	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d01a      	beq.n	80021c0 <StartCanDriversTask+0xf4>
				{
					globData.current_comm = MOVE_NONE;
 800218a:	4b4e      	ldr	r3, [pc, #312]	; (80022c4 <StartCanDriversTask+0x1f8>)
 800218c:	2200      	movs	r2, #0
 800218e:	70da      	strb	r2, [r3, #3]
 8002190:	e016      	b.n	80021c0 <StartCanDriversTask+0xf4>
				}
			}
			else if (command == MOVE_POS_FORK)
 8002192:	7afb      	ldrb	r3, [r7, #11]
 8002194:	2b03      	cmp	r3, #3
 8002196:	d113      	bne.n	80021c0 <StartCanDriversTask+0xf4>
			{
				driverY2.setPos(contrlMsg.pos_fork);
 8002198:	4b4b      	ldr	r3, [pc, #300]	; (80022c8 <StartCanDriversTask+0x1fc>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4619      	mov	r1, r3
 800219e:	484b      	ldr	r0, [pc, #300]	; (80022cc <StartCanDriversTask+0x200>)
 80021a0:	f7ff fc7e 	bl	8001aa0 <_ZN16KeyaLKTechDriver6setPosEl>
				if (driverY2.getSpeed() == 0)
 80021a4:	4849      	ldr	r0, [pc, #292]	; (80022cc <StartCanDriversTask+0x200>)
 80021a6:	f7ff fc41 	bl	8001a2c <_ZN16KeyaLKTechDriver8getSpeedEv>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf0c      	ite	eq
 80021b0:	2301      	moveq	r3, #1
 80021b2:	2300      	movne	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d002      	beq.n	80021c0 <StartCanDriversTask+0xf4>
				{
					globData.current_comm = MOVE_NONE;
 80021ba:	4b42      	ldr	r3, [pc, #264]	; (80022c4 <StartCanDriversTask+0x1f8>)
 80021bc:	2200      	movs	r2, #0
 80021be:	70da      	strb	r2, [r3, #3]
				}
			}
			if (command == MOVE_EMERGY_STOP)
 80021c0:	7afb      	ldrb	r3, [r7, #11]
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d132      	bne.n	800222c <StartCanDriversTask+0x160>
			{
				driversStop();
 80021c6:	f000 f8b9 	bl	800233c <driversStop>
 80021ca:	e02f      	b.n	800222c <StartCanDriversTask+0x160>
			}
		}
		else
		{
			driverX1.readError();
 80021cc:	483a      	ldr	r0, [pc, #232]	; (80022b8 <StartCanDriversTask+0x1ec>)
 80021ce:	f7ff fbbf 	bl	8001950 <_ZN16KeyaLKTechDriver9readErrorEv>
			osDelay(2);
 80021d2:	2002      	movs	r0, #2
 80021d4:	f006 f9e8 	bl	80085a8 <osDelay>
			driverX2.readError();
 80021d8:	4838      	ldr	r0, [pc, #224]	; (80022bc <StartCanDriversTask+0x1f0>)
 80021da:	f7ff fbb9 	bl	8001950 <_ZN16KeyaLKTechDriver9readErrorEv>
			osDelay(2);
 80021de:	2002      	movs	r0, #2
 80021e0:	f006 f9e2 	bl	80085a8 <osDelay>
			if (driverX1.getError())
 80021e4:	4834      	ldr	r0, [pc, #208]	; (80022b8 <StartCanDriversTask+0x1ec>)
 80021e6:	f7ff fc2d 	bl	8001a44 <_ZN16KeyaLKTechDriver8getErrorEv>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	bf14      	ite	ne
 80021f0:	2301      	movne	r3, #1
 80021f2:	2300      	moveq	r3, #0
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d005      	beq.n	8002206 <StartCanDriversTask+0x13a>
			{
				driverX1.resetError();
 80021fa:	482f      	ldr	r0, [pc, #188]	; (80022b8 <StartCanDriversTask+0x1ec>)
 80021fc:	f7ff fbd9 	bl	80019b2 <_ZN16KeyaLKTechDriver10resetErrorEv>
				osDelay(2);
 8002200:	2002      	movs	r0, #2
 8002202:	f006 f9d1 	bl	80085a8 <osDelay>
			}
			if (driverX2.getError())
 8002206:	482d      	ldr	r0, [pc, #180]	; (80022bc <StartCanDriversTask+0x1f0>)
 8002208:	f7ff fc1c 	bl	8001a44 <_ZN16KeyaLKTechDriver8getErrorEv>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	bf14      	ite	ne
 8002212:	2301      	movne	r3, #1
 8002214:	2300      	moveq	r3, #0
 8002216:	b2db      	uxtb	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <StartCanDriversTask+0x15c>
			{
				driverX2.resetError();
 800221c:	4827      	ldr	r0, [pc, #156]	; (80022bc <StartCanDriversTask+0x1f0>)
 800221e:	f7ff fbc8 	bl	80019b2 <_ZN16KeyaLKTechDriver10resetErrorEv>
				osDelay(2);
 8002222:	2002      	movs	r0, #2
 8002224:	f006 f9c0 	bl	80085a8 <osDelay>
			}
			driversStop();
 8002228:	f000 f888 	bl	800233c <driversStop>
		}
		if (HAL_GetTick() - err_check_timer > 1000) {
 800222c:	f001 fa12 	bl	8003654 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800223a:	bf8c      	ite	hi
 800223c:	2301      	movhi	r3, #1
 800223e:	2300      	movls	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d034      	beq.n	80022b0 <StartCanDriversTask+0x1e4>
			driverX1.error_count++;
 8002246:	4b1c      	ldr	r3, [pc, #112]	; (80022b8 <StartCanDriversTask+0x1ec>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	4a1a      	ldr	r2, [pc, #104]	; (80022b8 <StartCanDriversTask+0x1ec>)
 800224e:	6013      	str	r3, [r2, #0]
			if (driverX1.error_count > 3) globData.error.driverX_err = 1;
 8002250:	4b19      	ldr	r3, [pc, #100]	; (80022b8 <StartCanDriversTask+0x1ec>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b03      	cmp	r3, #3
 8002256:	dd05      	ble.n	8002264 <StartCanDriversTask+0x198>
 8002258:	4a1a      	ldr	r2, [pc, #104]	; (80022c4 <StartCanDriversTask+0x1f8>)
 800225a:	7a13      	ldrb	r3, [r2, #8]
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	7213      	strb	r3, [r2, #8]
 8002262:	e004      	b.n	800226e <StartCanDriversTask+0x1a2>
			else globData.error.driverX_err = 0;
 8002264:	4a17      	ldr	r2, [pc, #92]	; (80022c4 <StartCanDriversTask+0x1f8>)
 8002266:	7a13      	ldrb	r3, [r2, #8]
 8002268:	f36f 0300 	bfc	r3, #0, #1
 800226c:	7213      	strb	r3, [r2, #8]
			driverY1.error_count++;
 800226e:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <StartCanDriversTask+0x1f4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	3301      	adds	r3, #1
 8002274:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <StartCanDriversTask+0x1f4>)
 8002276:	6013      	str	r3, [r2, #0]
			if (driverY1.error_count > 3)
 8002278:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <StartCanDriversTask+0x1f4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b03      	cmp	r3, #3
 800227e:	dd0a      	ble.n	8002296 <StartCanDriversTask+0x1ca>
			{
				globData.error.driverY_err = 1;
 8002280:	4a10      	ldr	r2, [pc, #64]	; (80022c4 <StartCanDriversTask+0x1f8>)
 8002282:	7a13      	ldrb	r3, [r2, #8]
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	7213      	strb	r3, [r2, #8]
				globData.error.driverF_err = 1;
 800228a:	4a0e      	ldr	r2, [pc, #56]	; (80022c4 <StartCanDriversTask+0x1f8>)
 800228c:	7a13      	ldrb	r3, [r2, #8]
 800228e:	f043 0304 	orr.w	r3, r3, #4
 8002292:	7213      	strb	r3, [r2, #8]
 8002294:	e009      	b.n	80022aa <StartCanDriversTask+0x1de>
			}
			else
			{
				globData.error.driverY_err = 0;
 8002296:	4a0b      	ldr	r2, [pc, #44]	; (80022c4 <StartCanDriversTask+0x1f8>)
 8002298:	7a13      	ldrb	r3, [r2, #8]
 800229a:	f36f 0341 	bfc	r3, #1, #1
 800229e:	7213      	strb	r3, [r2, #8]
				globData.error.driverF_err = 0;
 80022a0:	4a08      	ldr	r2, [pc, #32]	; (80022c4 <StartCanDriversTask+0x1f8>)
 80022a2:	7a13      	ldrb	r3, [r2, #8]
 80022a4:	f36f 0382 	bfc	r3, #2, #1
 80022a8:	7213      	strb	r3, [r2, #8]
			}
			err_check_timer = HAL_GetTick();
 80022aa:	f001 f9d3 	bl	8003654 <HAL_GetTick>
 80022ae:	60f8      	str	r0, [r7, #12]
		}
		osDelay(1);
 80022b0:	2001      	movs	r0, #1
 80022b2:	f006 f979 	bl	80085a8 <osDelay>
		driverX1.readEnc();
 80022b6:	e711      	b.n	80020dc <StartCanDriversTask+0x10>
 80022b8:	20001ce0 	.word	0x20001ce0
 80022bc:	20001d20 	.word	0x20001d20
 80022c0:	20001d60 	.word	0x20001d60
 80022c4:	20000074 	.word	0x20000074
 80022c8:	2000008c 	.word	0x2000008c
 80022cc:	20001da0 	.word	0x20001da0

080022d0 <driversInit>:
	}
}

void driversInit()
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	mdrivers[0] = &driverX1;
 80022d4:	4b14      	ldr	r3, [pc, #80]	; (8002328 <driversInit+0x58>)
 80022d6:	4a15      	ldr	r2, [pc, #84]	; (800232c <driversInit+0x5c>)
 80022d8:	601a      	str	r2, [r3, #0]
	mdrivers[1] = &driverX2;
 80022da:	4b13      	ldr	r3, [pc, #76]	; (8002328 <driversInit+0x58>)
 80022dc:	4a14      	ldr	r2, [pc, #80]	; (8002330 <driversInit+0x60>)
 80022de:	605a      	str	r2, [r3, #4]
	mdrivers[2] = &driverY1;
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <driversInit+0x58>)
 80022e2:	4a14      	ldr	r2, [pc, #80]	; (8002334 <driversInit+0x64>)
 80022e4:	609a      	str	r2, [r3, #8]
	mdrivers[3] = &driverY2;
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <driversInit+0x58>)
 80022e8:	4a13      	ldr	r2, [pc, #76]	; (8002338 <driversInit+0x68>)
 80022ea:	60da      	str	r2, [r3, #12]
	osDelay(1000);
 80022ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022f0:	f006 f95a 	bl	80085a8 <osDelay>
	driverX1.resetError();
 80022f4:	480d      	ldr	r0, [pc, #52]	; (800232c <driversInit+0x5c>)
 80022f6:	f7ff fb5c 	bl	80019b2 <_ZN16KeyaLKTechDriver10resetErrorEv>
	osDelay(5);
 80022fa:	2005      	movs	r0, #5
 80022fc:	f006 f954 	bl	80085a8 <osDelay>
	driverX2.resetError();
 8002300:	480b      	ldr	r0, [pc, #44]	; (8002330 <driversInit+0x60>)
 8002302:	f7ff fb56 	bl	80019b2 <_ZN16KeyaLKTechDriver10resetErrorEv>
	osDelay(5);
 8002306:	2005      	movs	r0, #5
 8002308:	f006 f94e 	bl	80085a8 <osDelay>
	driverX1.enable();
 800230c:	4807      	ldr	r0, [pc, #28]	; (800232c <driversInit+0x5c>)
 800230e:	f7ff fa6d 	bl	80017ec <_ZN16KeyaLKTechDriver6enableEv>
	osDelay(5);
 8002312:	2005      	movs	r0, #5
 8002314:	f006 f948 	bl	80085a8 <osDelay>
	driverX2.enable();
 8002318:	4805      	ldr	r0, [pc, #20]	; (8002330 <driversInit+0x60>)
 800231a:	f7ff fa67 	bl	80017ec <_ZN16KeyaLKTechDriver6enableEv>
	osDelay(5);
 800231e:	2005      	movs	r0, #5
 8002320:	f006 f942 	bl	80085a8 <osDelay>
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20001de0 	.word	0x20001de0
 800232c:	20001ce0 	.word	0x20001ce0
 8002330:	20001d20 	.word	0x20001d20
 8002334:	20001d60 	.word	0x20001d60
 8002338:	20001da0 	.word	0x20001da0

0800233c <driversStop>:

void driversStop() {
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
	osDelay(2);
 8002340:	2002      	movs	r0, #2
 8002342:	f006 f931 	bl	80085a8 <osDelay>
	driverX1.stop();
 8002346:	480a      	ldr	r0, [pc, #40]	; (8002370 <driversStop+0x34>)
 8002348:	f7ff fa02 	bl	8001750 <_ZN16KeyaLKTechDriver4stopEv>
	osDelay(2);
 800234c:	2002      	movs	r0, #2
 800234e:	f006 f92b 	bl	80085a8 <osDelay>
	driverX2.stop();
 8002352:	4808      	ldr	r0, [pc, #32]	; (8002374 <driversStop+0x38>)
 8002354:	f7ff f9fc 	bl	8001750 <_ZN16KeyaLKTechDriver4stopEv>
	osDelay(2);
 8002358:	2002      	movs	r0, #2
 800235a:	f006 f925 	bl	80085a8 <osDelay>
	driverY1.stop();
 800235e:	4806      	ldr	r0, [pc, #24]	; (8002378 <driversStop+0x3c>)
 8002360:	f7ff f9f6 	bl	8001750 <_ZN16KeyaLKTechDriver4stopEv>
	osDelay(2);
 8002364:	2002      	movs	r0, #2
 8002366:	f006 f91f 	bl	80085a8 <osDelay>
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20001ce0 	.word	0x20001ce0
 8002374:	20001d20 	.word	0x20001d20
 8002378:	20001d60 	.word	0x20001d60

0800237c <_Z41__static_initialization_and_destruction_0ii>:
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d11c      	bne.n	80023c6 <_Z41__static_initialization_and_destruction_0ii+0x4a>
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002392:	4293      	cmp	r3, r2
 8002394:	d117      	bne.n	80023c6 <_Z41__static_initialization_and_destruction_0ii+0x4a>
KeyaLKTechDriver driverX1(0x140 + DRIVER1_LKTECH_ID, globData);
 8002396:	4a0e      	ldr	r2, [pc, #56]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002398:	f240 1141 	movw	r1, #321	; 0x141
 800239c:	480d      	ldr	r0, [pc, #52]	; (80023d4 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800239e:	f7ff f95f 	bl	8001660 <_ZN16KeyaLKTechDriverC1EmR15GlobDataTypeDef>
KeyaLKTechDriver driverX2(0x140 + DRIVER2_LKTECH_ID, globData);
 80023a2:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80023a4:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80023a8:	480b      	ldr	r0, [pc, #44]	; (80023d8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80023aa:	f7ff f959 	bl	8001660 <_ZN16KeyaLKTechDriverC1EmR15GlobDataTypeDef>
KeyaLKTechDriver driverY1(DRIVER_KEYA_ID + 0x06000000, 0x01, globData);
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	490a      	ldr	r1, [pc, #40]	; (80023dc <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80023b4:	480a      	ldr	r0, [pc, #40]	; (80023e0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80023b6:	f7ff f93f 	bl	8001638 <_ZN16KeyaLKTechDriverC1EmmR15GlobDataTypeDef>
KeyaLKTechDriver driverY2(DRIVER_KEYA_ID + 0x06000000, 0x02, globData);
 80023ba:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80023bc:	2202      	movs	r2, #2
 80023be:	4907      	ldr	r1, [pc, #28]	; (80023dc <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80023c0:	4808      	ldr	r0, [pc, #32]	; (80023e4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80023c2:	f7ff f939 	bl	8001638 <_ZN16KeyaLKTechDriverC1EmmR15GlobDataTypeDef>
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000074 	.word	0x20000074
 80023d4:	20001ce0 	.word	0x20001ce0
 80023d8:	20001d20 	.word	0x20001d20
 80023dc:	06000001 	.word	0x06000001
 80023e0:	20001d60 	.word	0x20001d60
 80023e4:	20001da0 	.word	0x20001da0

080023e8 <_GLOBAL__sub_I_driverX1>:
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80023f0:	2001      	movs	r0, #1
 80023f2:	f7ff ffc3 	bl	800237c <_Z41__static_initialization_and_destruction_0ii>
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <StartInputsTask>:
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;
int32_t enc_prev = 0;

void StartInputsTask(void *argument)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		static int32_t currCounter = 0;
		currCounter = __HAL_TIM_GET_COUNTER(&htim4);
 8002400:	4b69      	ldr	r3, [pc, #420]	; (80025a8 <StartInputsTask+0x1b0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	461a      	mov	r2, r3
 8002408:	4b68      	ldr	r3, [pc, #416]	; (80025ac <StartInputsTask+0x1b4>)
 800240a:	601a      	str	r2, [r3, #0]
		static int32_t enc_idle_tick = 0;
		enc_idle_tick = unwrap_encoder(currCounter, &enc_prev);
 800240c:	4b67      	ldr	r3, [pc, #412]	; (80025ac <StartInputsTask+0x1b4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	b29b      	uxth	r3, r3
 8002412:	4967      	ldr	r1, [pc, #412]	; (80025b0 <StartInputsTask+0x1b8>)
 8002414:	4618      	mov	r0, r3
 8002416:	f000 f8d9 	bl	80025cc <unwrap_encoder>
 800241a:	4603      	mov	r3, r0
 800241c:	4a65      	ldr	r2, [pc, #404]	; (80025b4 <StartInputsTask+0x1bc>)
 800241e:	6013      	str	r3, [r2, #0]
		globData.enc_idle = enc_idle_tick*Y_WHEEL_RATIO;
 8002420:	4b64      	ldr	r3, [pc, #400]	; (80025b4 <StartInputsTask+0x1bc>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a64      	ldr	r2, [pc, #400]	; (80025b8 <StartInputsTask+0x1c0>)
 8002426:	6113      	str	r3, [r2, #16]
		IN_X02 ? (globData.sens.limit_sw1 = 0) : (globData.sens.limit_sw1 = 1);
 8002428:	4b64      	ldr	r3, [pc, #400]	; (80025bc <StartInputsTask+0x1c4>)
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <StartInputsTask+0x48>
 8002434:	4a60      	ldr	r2, [pc, #384]	; (80025b8 <StartInputsTask+0x1c0>)
 8002436:	7993      	ldrb	r3, [r2, #6]
 8002438:	f36f 0300 	bfc	r3, #0, #1
 800243c:	7193      	strb	r3, [r2, #6]
 800243e:	e004      	b.n	800244a <StartInputsTask+0x52>
 8002440:	4a5d      	ldr	r2, [pc, #372]	; (80025b8 <StartInputsTask+0x1c0>)
 8002442:	7993      	ldrb	r3, [r2, #6]
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	7193      	strb	r3, [r2, #6]
		IN_X03 ? (globData.sens.limit_sw2 = 0) : (globData.sens.limit_sw2 = 1);
 800244a:	4b5d      	ldr	r3, [pc, #372]	; (80025c0 <StartInputsTask+0x1c8>)
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002452:	2b00      	cmp	r3, #0
 8002454:	d005      	beq.n	8002462 <StartInputsTask+0x6a>
 8002456:	4a58      	ldr	r2, [pc, #352]	; (80025b8 <StartInputsTask+0x1c0>)
 8002458:	7993      	ldrb	r3, [r2, #6]
 800245a:	f36f 0341 	bfc	r3, #1, #1
 800245e:	7193      	strb	r3, [r2, #6]
 8002460:	e004      	b.n	800246c <StartInputsTask+0x74>
 8002462:	4a55      	ldr	r2, [pc, #340]	; (80025b8 <StartInputsTask+0x1c0>)
 8002464:	7993      	ldrb	r3, [r2, #6]
 8002466:	f043 0302 	orr.w	r3, r3, #2
 800246a:	7193      	strb	r3, [r2, #6]
		IN_X04 ? (globData.sens.limit_platform_up = 0) : (globData.sens.limit_platform_up = 1);
 800246c:	4b54      	ldr	r3, [pc, #336]	; (80025c0 <StartInputsTask+0x1c8>)
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d005      	beq.n	8002484 <StartInputsTask+0x8c>
 8002478:	4a4f      	ldr	r2, [pc, #316]	; (80025b8 <StartInputsTask+0x1c0>)
 800247a:	7993      	ldrb	r3, [r2, #6]
 800247c:	f36f 0382 	bfc	r3, #2, #1
 8002480:	7193      	strb	r3, [r2, #6]
 8002482:	e004      	b.n	800248e <StartInputsTask+0x96>
 8002484:	4a4c      	ldr	r2, [pc, #304]	; (80025b8 <StartInputsTask+0x1c0>)
 8002486:	7993      	ldrb	r3, [r2, #6]
 8002488:	f043 0304 	orr.w	r3, r3, #4
 800248c:	7193      	strb	r3, [r2, #6]
		IN_X05 ? (globData.sens.limit_platform_down = 0) : (globData.sens.limit_platform_down= 1);
 800248e:	4b4c      	ldr	r3, [pc, #304]	; (80025c0 <StartInputsTask+0x1c8>)
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	2b00      	cmp	r3, #0
 8002498:	d005      	beq.n	80024a6 <StartInputsTask+0xae>
 800249a:	4a47      	ldr	r2, [pc, #284]	; (80025b8 <StartInputsTask+0x1c0>)
 800249c:	7993      	ldrb	r3, [r2, #6]
 800249e:	f36f 03c3 	bfc	r3, #3, #1
 80024a2:	7193      	strb	r3, [r2, #6]
 80024a4:	e004      	b.n	80024b0 <StartInputsTask+0xb8>
 80024a6:	4a44      	ldr	r2, [pc, #272]	; (80025b8 <StartInputsTask+0x1c0>)
 80024a8:	7993      	ldrb	r3, [r2, #6]
 80024aa:	f043 0308 	orr.w	r3, r3, #8
 80024ae:	7193      	strb	r3, [r2, #6]
		IN_X06 ? (globData.sens.limit_servo_open= 0) : (globData.sens.limit_servo_open = 1);
 80024b0:	4b43      	ldr	r3, [pc, #268]	; (80025c0 <StartInputsTask+0x1c8>)
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	f003 0308 	and.w	r3, r3, #8
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d005      	beq.n	80024c8 <StartInputsTask+0xd0>
 80024bc:	4a3e      	ldr	r2, [pc, #248]	; (80025b8 <StartInputsTask+0x1c0>)
 80024be:	7993      	ldrb	r3, [r2, #6]
 80024c0:	f36f 1304 	bfc	r3, #4, #1
 80024c4:	7193      	strb	r3, [r2, #6]
 80024c6:	e004      	b.n	80024d2 <StartInputsTask+0xda>
 80024c8:	4a3b      	ldr	r2, [pc, #236]	; (80025b8 <StartInputsTask+0x1c0>)
 80024ca:	7993      	ldrb	r3, [r2, #6]
 80024cc:	f043 0310 	orr.w	r3, r3, #16
 80024d0:	7193      	strb	r3, [r2, #6]
		IN_X07 ? (globData.sens.limit_servo_close = 0) : (globData.sens.limit_servo_close = 1);
 80024d2:	4b3b      	ldr	r3, [pc, #236]	; (80025c0 <StartInputsTask+0x1c8>)
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d005      	beq.n	80024ea <StartInputsTask+0xf2>
 80024de:	4a36      	ldr	r2, [pc, #216]	; (80025b8 <StartInputsTask+0x1c0>)
 80024e0:	7993      	ldrb	r3, [r2, #6]
 80024e2:	f36f 1345 	bfc	r3, #5, #1
 80024e6:	7193      	strb	r3, [r2, #6]
 80024e8:	e004      	b.n	80024f4 <StartInputsTask+0xfc>
 80024ea:	4a33      	ldr	r2, [pc, #204]	; (80025b8 <StartInputsTask+0x1c0>)
 80024ec:	7993      	ldrb	r3, [r2, #6]
 80024ee:	f043 0320 	orr.w	r3, r3, #32
 80024f2:	7193      	strb	r3, [r2, #6]
		IN_X08 ? (globData.sens.lim0 = 0) : (globData.sens.lim0 = 1);
 80024f4:	4b32      	ldr	r3, [pc, #200]	; (80025c0 <StartInputsTask+0x1c8>)
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	f003 0302 	and.w	r3, r3, #2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <StartInputsTask+0x114>
 8002500:	4a2d      	ldr	r2, [pc, #180]	; (80025b8 <StartInputsTask+0x1c0>)
 8002502:	7993      	ldrb	r3, [r2, #6]
 8002504:	f36f 1386 	bfc	r3, #6, #1
 8002508:	7193      	strb	r3, [r2, #6]
 800250a:	e004      	b.n	8002516 <StartInputsTask+0x11e>
 800250c:	4a2a      	ldr	r2, [pc, #168]	; (80025b8 <StartInputsTask+0x1c0>)
 800250e:	7993      	ldrb	r3, [r2, #6]
 8002510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002514:	7193      	strb	r3, [r2, #6]
		IN_X09 ? (globData.sens.lim1 = 0) : (globData.sens.lim1 = 1);
 8002516:	4b2b      	ldr	r3, [pc, #172]	; (80025c4 <StartInputsTask+0x1cc>)
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f003 0320 	and.w	r3, r3, #32
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <StartInputsTask+0x136>
 8002522:	4a25      	ldr	r2, [pc, #148]	; (80025b8 <StartInputsTask+0x1c0>)
 8002524:	7993      	ldrb	r3, [r2, #6]
 8002526:	f36f 13c7 	bfc	r3, #7, #1
 800252a:	7193      	strb	r3, [r2, #6]
 800252c:	e004      	b.n	8002538 <StartInputsTask+0x140>
 800252e:	4a22      	ldr	r2, [pc, #136]	; (80025b8 <StartInputsTask+0x1c0>)
 8002530:	7993      	ldrb	r3, [r2, #6]
 8002532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002536:	7193      	strb	r3, [r2, #6]
		IN_X10 ? (globData.sens.lim2 = 0) : (globData.sens.lim2 = 1);
 8002538:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <StartInputsTask+0x1cc>)
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	f003 0310 	and.w	r3, r3, #16
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <StartInputsTask+0x158>
 8002544:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <StartInputsTask+0x1c0>)
 8002546:	79d3      	ldrb	r3, [r2, #7]
 8002548:	f36f 0300 	bfc	r3, #0, #1
 800254c:	71d3      	strb	r3, [r2, #7]
 800254e:	e004      	b.n	800255a <StartInputsTask+0x162>
 8002550:	4a19      	ldr	r2, [pc, #100]	; (80025b8 <StartInputsTask+0x1c0>)
 8002552:	79d3      	ldrb	r3, [r2, #7]
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	71d3      	strb	r3, [r2, #7]
		IN_X11 ? (globData.sens.lim3 = 0) : (globData.sens.lim3 = 1);
 800255a:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <StartInputsTask+0x1cc>)
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <StartInputsTask+0x17a>
 8002566:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <StartInputsTask+0x1c0>)
 8002568:	79d3      	ldrb	r3, [r2, #7]
 800256a:	f36f 0341 	bfc	r3, #1, #1
 800256e:	71d3      	strb	r3, [r2, #7]
 8002570:	e004      	b.n	800257c <StartInputsTask+0x184>
 8002572:	4a11      	ldr	r2, [pc, #68]	; (80025b8 <StartInputsTask+0x1c0>)
 8002574:	79d3      	ldrb	r3, [r2, #7]
 8002576:	f043 0302 	orr.w	r3, r3, #2
 800257a:	71d3      	strb	r3, [r2, #7]
		IN_X12 ? (globData.sens.lim4 = 0) : (globData.sens.lim4 = 1);
 800257c:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <StartInputsTask+0x1d0>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <StartInputsTask+0x19c>
 8002588:	4a0b      	ldr	r2, [pc, #44]	; (80025b8 <StartInputsTask+0x1c0>)
 800258a:	79d3      	ldrb	r3, [r2, #7]
 800258c:	f36f 0382 	bfc	r3, #2, #1
 8002590:	71d3      	strb	r3, [r2, #7]
 8002592:	e004      	b.n	800259e <StartInputsTask+0x1a6>
 8002594:	4a08      	ldr	r2, [pc, #32]	; (80025b8 <StartInputsTask+0x1c0>)
 8002596:	79d3      	ldrb	r3, [r2, #7]
 8002598:	f043 0304 	orr.w	r3, r3, #4
 800259c:	71d3      	strb	r3, [r2, #7]
		osDelay(1);
 800259e:	2001      	movs	r0, #1
 80025a0:	f006 f802 	bl	80085a8 <osDelay>
	}
 80025a4:	e72c      	b.n	8002400 <StartInputsTask+0x8>
 80025a6:	bf00      	nop
 80025a8:	20001a78 	.word	0x20001a78
 80025ac:	20001df4 	.word	0x20001df4
 80025b0:	20001df0 	.word	0x20001df0
 80025b4:	20001df8 	.word	0x20001df8
 80025b8:	20000074 	.word	0x20000074
 80025bc:	40020800 	.word	0x40020800
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40020400 	.word	0x40020400
 80025c8:	40020c00 	.word	0x40020c00

080025cc <unwrap_encoder>:
}

int32_t unwrap_encoder(uint16_t in, int32_t *prev)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	80fb      	strh	r3, [r7, #6]
    int32_t c32 = (int32_t)in - ENC_HALF_PERIOD;
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80025de:	613b      	str	r3, [r7, #16]
    int32_t dif = (c32-*prev);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	60fb      	str	r3, [r7, #12]

    int32_t mod_dif = ((dif + ENC_HALF_PERIOD) % ENC_ONE_PERIOD) - ENC_HALF_PERIOD;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80025f0:	425a      	negs	r2, r3
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	b292      	uxth	r2, r2
 80025f6:	bf58      	it	pl
 80025f8:	4253      	negpl	r3, r2
 80025fa:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80025fe:	617b      	str	r3, [r7, #20]
    if(dif < -ENC_HALF_PERIOD) {
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8002606:	da03      	bge.n	8002610 <unwrap_encoder+0x44>
        mod_dif += ENC_ONE_PERIOD;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800260e:	617b      	str	r3, [r7, #20]
    }
    int32_t unwrapped = *prev + mod_dif;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	4413      	add	r3, r2
 8002618:	60bb      	str	r3, [r7, #8]
    *prev = unwrapped;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	601a      	str	r2, [r3, #0]

    return unwrapped + ENC_HALF_PERIOD;
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
}
 8002626:	4618      	mov	r0, r3
 8002628:	371c      	adds	r7, #28
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <StartMissionsTask>:
#include "mission.h"
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;

void StartMissionsTask(void *argument)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]

	for(;;)
	{
		osDelay(1000);
 800263a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800263e:	f005 ffb3 	bl	80085a8 <osDelay>
 8002642:	e7fa      	b.n	800263a <StartMissionsTask+0x8>

08002644 <StartOutputsTask>:
//extern IWDG_HandleTypeDef hiwdg;

uint32_t lift_check_timer = 0;

void StartOutputsTask(void *argument)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_IWDG_Refresh(&hiwdg);
 800264c:	4807      	ldr	r0, [pc, #28]	; (800266c <StartOutputsTask+0x28>)
 800264e:	f002 fd9a 	bl	8005186 <HAL_IWDG_Refresh>
		SetOutputs();
 8002652:	f000 f80f 	bl	8002674 <SetOutputs>
		if (globData.LEDB) LedBlink();
 8002656:	4b06      	ldr	r3, [pc, #24]	; (8002670 <StartOutputsTask+0x2c>)
 8002658:	795b      	ldrb	r3, [r3, #5]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <StartOutputsTask+0x1e>
 800265e:	f000 f913 	bl	8002888 <LedBlink>
		osDelay(5);
 8002662:	2005      	movs	r0, #5
 8002664:	f005 ffa0 	bl	80085a8 <osDelay>
		HAL_IWDG_Refresh(&hiwdg);
 8002668:	e7f0      	b.n	800264c <StartOutputsTask+0x8>
 800266a:	bf00      	nop
 800266c:	200019dc 	.word	0x200019dc
 8002670:	20000074 	.word	0x20000074

08002674 <SetOutputs>:
	}
}

void SetOutputs()
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
	if (globData.current_comm == MOVE_LIFT && !globData.error.driverL_err)
 800267a:	4b7b      	ldr	r3, [pc, #492]	; (8002868 <SetOutputs+0x1f4>)
 800267c:	78db      	ldrb	r3, [r3, #3]
 800267e:	2b04      	cmp	r3, #4
 8002680:	d15d      	bne.n	800273e <SetOutputs+0xca>
 8002682:	4b79      	ldr	r3, [pc, #484]	; (8002868 <SetOutputs+0x1f4>)
 8002684:	7a1b      	ldrb	r3, [r3, #8]
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	d156      	bne.n	800273e <SetOutputs+0xca>
	{
		if (contrlMsg.pos_lift == 1 && globData.sens.limit_platform_up == 0)
 8002690:	4b76      	ldr	r3, [pc, #472]	; (800286c <SetOutputs+0x1f8>)
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d113      	bne.n	80026c0 <SetOutputs+0x4c>
 8002698:	4b73      	ldr	r3, [pc, #460]	; (8002868 <SetOutputs+0x1f4>)
 800269a:	799b      	ldrb	r3, [r3, #6]
 800269c:	f003 0304 	and.w	r3, r3, #4
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10c      	bne.n	80026c0 <SetOutputs+0x4c>
		{
			Y01_ON;
 80026a6:	4b72      	ldr	r3, [pc, #456]	; (8002870 <SetOutputs+0x1fc>)
 80026a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80026ac:	619a      	str	r2, [r3, #24]
			Y02_OFF;
 80026ae:	4b70      	ldr	r3, [pc, #448]	; (8002870 <SetOutputs+0x1fc>)
 80026b0:	2220      	movs	r2, #32
 80026b2:	619a      	str	r2, [r3, #24]
			lift_check_timer = HAL_GetTick();
 80026b4:	f000 ffce 	bl	8003654 <HAL_GetTick>
 80026b8:	4603      	mov	r3, r0
 80026ba:	4a6e      	ldr	r2, [pc, #440]	; (8002874 <SetOutputs+0x200>)
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	e005      	b.n	80026cc <SetOutputs+0x58>
		}
		else
		{
			Y01_OFF;
 80026c0:	4b6b      	ldr	r3, [pc, #428]	; (8002870 <SetOutputs+0x1fc>)
 80026c2:	2210      	movs	r2, #16
 80026c4:	619a      	str	r2, [r3, #24]
			globData.current_comm = MOVE_NONE;
 80026c6:	4b68      	ldr	r3, [pc, #416]	; (8002868 <SetOutputs+0x1f4>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	70da      	strb	r2, [r3, #3]
		}
		if (contrlMsg.pos_lift == 2 && globData.sens.limit_platform_down == 0)
 80026cc:	4b67      	ldr	r3, [pc, #412]	; (800286c <SetOutputs+0x1f8>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d113      	bne.n	80026fc <SetOutputs+0x88>
 80026d4:	4b64      	ldr	r3, [pc, #400]	; (8002868 <SetOutputs+0x1f4>)
 80026d6:	799b      	ldrb	r3, [r3, #6]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <SetOutputs+0x88>
		{
			Y01_OFF;
 80026e2:	4b63      	ldr	r3, [pc, #396]	; (8002870 <SetOutputs+0x1fc>)
 80026e4:	2210      	movs	r2, #16
 80026e6:	619a      	str	r2, [r3, #24]
			Y02_ON;
 80026e8:	4b61      	ldr	r3, [pc, #388]	; (8002870 <SetOutputs+0x1fc>)
 80026ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80026ee:	619a      	str	r2, [r3, #24]
			lift_check_timer = HAL_GetTick();
 80026f0:	f000 ffb0 	bl	8003654 <HAL_GetTick>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4a5f      	ldr	r2, [pc, #380]	; (8002874 <SetOutputs+0x200>)
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e005      	b.n	8002708 <SetOutputs+0x94>
		}
		else
		{
			Y02_OFF;
 80026fc:	4b5c      	ldr	r3, [pc, #368]	; (8002870 <SetOutputs+0x1fc>)
 80026fe:	2220      	movs	r2, #32
 8002700:	619a      	str	r2, [r3, #24]
			globData.current_comm = MOVE_NONE;
 8002702:	4b59      	ldr	r3, [pc, #356]	; (8002868 <SetOutputs+0x1f4>)
 8002704:	2200      	movs	r2, #0
 8002706:	70da      	strb	r2, [r3, #3]
		}
		if (HAL_GetTick() - lift_check_timer > 8000) {
 8002708:	f000 ffa4 	bl	8003654 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	4b59      	ldr	r3, [pc, #356]	; (8002874 <SetOutputs+0x200>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002718:	bf8c      	ite	hi
 800271a:	2301      	movhi	r3, #1
 800271c:	2300      	movls	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 809d 	beq.w	8002860 <SetOutputs+0x1ec>

			globData.error.driverL_err = 1;
 8002726:	4a50      	ldr	r2, [pc, #320]	; (8002868 <SetOutputs+0x1f4>)
 8002728:	7a13      	ldrb	r3, [r2, #8]
 800272a:	f043 0308 	orr.w	r3, r3, #8
 800272e:	7213      	strb	r3, [r2, #8]
			Y01_OFF;
 8002730:	4b4f      	ldr	r3, [pc, #316]	; (8002870 <SetOutputs+0x1fc>)
 8002732:	2210      	movs	r2, #16
 8002734:	619a      	str	r2, [r3, #24]
			Y02_OFF;
 8002736:	4b4e      	ldr	r3, [pc, #312]	; (8002870 <SetOutputs+0x1fc>)
 8002738:	2220      	movs	r2, #32
 800273a:	619a      	str	r2, [r3, #24]
		if (HAL_GetTick() - lift_check_timer > 8000) {
 800273c:	e090      	b.n	8002860 <SetOutputs+0x1ec>
		}
	}
	else if (!*(uint16_t*)&globData.error) {
 800273e:	4b4e      	ldr	r3, [pc, #312]	; (8002878 <SetOutputs+0x204>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d131      	bne.n	80027aa <SetOutputs+0x136>
		Y01_OFF;
 8002746:	4b4a      	ldr	r3, [pc, #296]	; (8002870 <SetOutputs+0x1fc>)
 8002748:	2210      	movs	r2, #16
 800274a:	619a      	str	r2, [r3, #24]
		Y02_OFF;
 800274c:	4b48      	ldr	r3, [pc, #288]	; (8002870 <SetOutputs+0x1fc>)
 800274e:	2220      	movs	r2, #32
 8002750:	619a      	str	r2, [r3, #24]

		Y21_ON;
 8002752:	4b4a      	ldr	r3, [pc, #296]	; (800287c <SetOutputs+0x208>)
 8002754:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002758:	619a      	str	r2, [r3, #24]
		osDelay(100);
 800275a:	2064      	movs	r0, #100	; 0x64
 800275c:	f005 ff24 	bl	80085a8 <osDelay>
		Y22_ON;
 8002760:	4b46      	ldr	r3, [pc, #280]	; (800287c <SetOutputs+0x208>)
 8002762:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002766:	619a      	str	r2, [r3, #24]
		osDelay(20);
 8002768:	2014      	movs	r0, #20
 800276a:	f005 ff1d 	bl	80085a8 <osDelay>
		Y21_OFF;
 800276e:	4b43      	ldr	r3, [pc, #268]	; (800287c <SetOutputs+0x208>)
 8002770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002774:	619a      	str	r2, [r3, #24]
		osDelay(100);
 8002776:	2064      	movs	r0, #100	; 0x64
 8002778:	f005 ff16 	bl	80085a8 <osDelay>
		Y23_ON;
 800277c:	4b3f      	ldr	r3, [pc, #252]	; (800287c <SetOutputs+0x208>)
 800277e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002782:	619a      	str	r2, [r3, #24]
		osDelay(20);
 8002784:	2014      	movs	r0, #20
 8002786:	f005 ff0f 	bl	80085a8 <osDelay>
		Y22_OFF;
 800278a:	4b3c      	ldr	r3, [pc, #240]	; (800287c <SetOutputs+0x208>)
 800278c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002790:	619a      	str	r2, [r3, #24]
		osDelay(100);
 8002792:	2064      	movs	r0, #100	; 0x64
 8002794:	f005 ff08 	bl	80085a8 <osDelay>
		Y23_OFF;
 8002798:	4b38      	ldr	r3, [pc, #224]	; (800287c <SetOutputs+0x208>)
 800279a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800279e:	619a      	str	r2, [r3, #24]
		osDelay(300);
 80027a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027a4:	f005 ff00 	bl	80085a8 <osDelay>
			osDelay(2*i);
		}
		Y19_OFF;
		osDelay(500);
	}
}
 80027a8:	e05a      	b.n	8002860 <SetOutputs+0x1ec>
		Y01_OFF;
 80027aa:	4b31      	ldr	r3, [pc, #196]	; (8002870 <SetOutputs+0x1fc>)
 80027ac:	2210      	movs	r2, #16
 80027ae:	619a      	str	r2, [r3, #24]
		Y02_OFF;
 80027b0:	4b2f      	ldr	r3, [pc, #188]	; (8002870 <SetOutputs+0x1fc>)
 80027b2:	2220      	movs	r2, #32
 80027b4:	619a      	str	r2, [r3, #24]
		Y16_ON;
 80027b6:	4b32      	ldr	r3, [pc, #200]	; (8002880 <SetOutputs+0x20c>)
 80027b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027bc:	619a      	str	r2, [r3, #24]
		osDelay(100);
 80027be:	2064      	movs	r0, #100	; 0x64
 80027c0:	f005 fef2 	bl	80085a8 <osDelay>
		Y17_ON;
 80027c4:	4b2e      	ldr	r3, [pc, #184]	; (8002880 <SetOutputs+0x20c>)
 80027c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80027ca:	619a      	str	r2, [r3, #24]
		osDelay(20);
 80027cc:	2014      	movs	r0, #20
 80027ce:	f005 feeb 	bl	80085a8 <osDelay>
		Y16_OFF;
 80027d2:	4b2b      	ldr	r3, [pc, #172]	; (8002880 <SetOutputs+0x20c>)
 80027d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027d8:	619a      	str	r2, [r3, #24]
		osDelay(100);
 80027da:	2064      	movs	r0, #100	; 0x64
 80027dc:	f005 fee4 	bl	80085a8 <osDelay>
		Y18_ON;
 80027e0:	4b28      	ldr	r3, [pc, #160]	; (8002884 <SetOutputs+0x210>)
 80027e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027e6:	619a      	str	r2, [r3, #24]
		osDelay(20);
 80027e8:	2014      	movs	r0, #20
 80027ea:	f005 fedd 	bl	80085a8 <osDelay>
		Y17_OFF;
 80027ee:	4b24      	ldr	r3, [pc, #144]	; (8002880 <SetOutputs+0x20c>)
 80027f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027f4:	619a      	str	r2, [r3, #24]
		osDelay(100);
 80027f6:	2064      	movs	r0, #100	; 0x64
 80027f8:	f005 fed6 	bl	80085a8 <osDelay>
		Y18_OFF;
 80027fc:	4b21      	ldr	r3, [pc, #132]	; (8002884 <SetOutputs+0x210>)
 80027fe:	2202      	movs	r2, #2
 8002800:	619a      	str	r2, [r3, #24]
		osDelay(30);
 8002802:	201e      	movs	r0, #30
 8002804:	f005 fed0 	bl	80085a8 <osDelay>
		for (int32_t i=20; i>0; i--)
 8002808:	2314      	movs	r3, #20
 800280a:	607b      	str	r3, [r7, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	dd1d      	ble.n	800284e <SetOutputs+0x1da>
			Y19_OFF;
 8002812:	4b17      	ldr	r3, [pc, #92]	; (8002870 <SetOutputs+0x1fc>)
 8002814:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002818:	619a      	str	r2, [r3, #24]
			Y20_ON;
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <SetOutputs+0x208>)
 800281c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002820:	619a      	str	r2, [r3, #24]
			osDelay(2*i);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4618      	mov	r0, r3
 8002828:	f005 febe 	bl	80085a8 <osDelay>
			Y19_ON;
 800282c:	4b10      	ldr	r3, [pc, #64]	; (8002870 <SetOutputs+0x1fc>)
 800282e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002832:	619a      	str	r2, [r3, #24]
			Y20_OFF;
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <SetOutputs+0x208>)
 8002836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800283a:	619a      	str	r2, [r3, #24]
			osDelay(2*i);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	4618      	mov	r0, r3
 8002842:	f005 feb1 	bl	80085a8 <osDelay>
		for (int32_t i=20; i>0; i--)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3b01      	subs	r3, #1
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	e7de      	b.n	800280c <SetOutputs+0x198>
		Y19_OFF;
 800284e:	4b08      	ldr	r3, [pc, #32]	; (8002870 <SetOutputs+0x1fc>)
 8002850:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002854:	619a      	str	r2, [r3, #24]
		osDelay(500);
 8002856:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800285a:	f005 fea5 	bl	80085a8 <osDelay>
}
 800285e:	e7ff      	b.n	8002860 <SetOutputs+0x1ec>
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000074 	.word	0x20000074
 800286c:	2000008c 	.word	0x2000008c
 8002870:	40020000 	.word	0x40020000
 8002874:	20001dfc 	.word	0x20001dfc
 8002878:	2000007c 	.word	0x2000007c
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40020800 	.word	0x40020800

08002888 <LedBlink>:

void LedBlink() {
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
			3   //LEDB_ERROR
	};

	static int32_t ledb_active_time = 0;
	static int32_t ledb_repeats = 0;
	ledb_repeats = ledb_rep[globData.LEDB];
 800288e:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <LedBlink+0x70>)
 8002890:	795b      	ldrb	r3, [r3, #5]
 8002892:	461a      	mov	r2, r3
 8002894:	4b19      	ldr	r3, [pc, #100]	; (80028fc <LedBlink+0x74>)
 8002896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800289a:	461a      	mov	r2, r3
 800289c:	4b18      	ldr	r3, [pc, #96]	; (8002900 <LedBlink+0x78>)
 800289e:	601a      	str	r2, [r3, #0]
	ledb_active_time = ledb_time[globData.LEDB];
 80028a0:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <LedBlink+0x70>)
 80028a2:	795b      	ldrb	r3, [r3, #5]
 80028a4:	461a      	mov	r2, r3
 80028a6:	4b17      	ldr	r3, [pc, #92]	; (8002904 <LedBlink+0x7c>)
 80028a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b16      	ldr	r3, [pc, #88]	; (8002908 <LedBlink+0x80>)
 80028b0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ledb_repeats; i++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	607b      	str	r3, [r7, #4]
 80028b6:	4b12      	ldr	r3, [pc, #72]	; (8002900 <LedBlink+0x78>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	429a      	cmp	r2, r3
 80028be:	da14      	bge.n	80028ea <LedBlink+0x62>
	{
		osDelay(ledb_active_time);
 80028c0:	4b11      	ldr	r3, [pc, #68]	; (8002908 <LedBlink+0x80>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f005 fe6f 	bl	80085a8 <osDelay>
		Y05_ON;
 80028ca:	4b10      	ldr	r3, [pc, #64]	; (800290c <LedBlink+0x84>)
 80028cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028d0:	619a      	str	r2, [r3, #24]
		osDelay(ledb_active_time);
 80028d2:	4b0d      	ldr	r3, [pc, #52]	; (8002908 <LedBlink+0x80>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f005 fe66 	bl	80085a8 <osDelay>
		Y05_OFF;
 80028dc:	4b0b      	ldr	r3, [pc, #44]	; (800290c <LedBlink+0x84>)
 80028de:	2210      	movs	r2, #16
 80028e0:	619a      	str	r2, [r3, #24]
	for (int i = 0; i < ledb_repeats; i++)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3301      	adds	r3, #1
 80028e6:	607b      	str	r3, [r7, #4]
 80028e8:	e7e5      	b.n	80028b6 <LedBlink+0x2e>
	}
	globData.LEDB = 0;
 80028ea:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <LedBlink+0x70>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	715a      	strb	r2, [r3, #5]
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000074 	.word	0x20000074
 80028fc:	0800b0f0 	.word	0x0800b0f0
 8002900:	20001e04 	.word	0x20001e04
 8002904:	0800b0d8 	.word	0x0800b0d8
 8002908:	20001e00 	.word	0x20001e00
 800290c:	40020800 	.word	0x40020800

08002910 <StartServoTask>:
Servo servo1(&htim3, TIM_CHANNEL_1);
Servo servo2(&htim3, TIM_CHANNEL_2);
Servo *servo[2];

void StartServoTask(void *argument)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	servo[0] = &servo1;
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <StartServoTask+0x70>)
 800291a:	4a1a      	ldr	r2, [pc, #104]	; (8002984 <StartServoTask+0x74>)
 800291c:	601a      	str	r2, [r3, #0]
	servo[1] = &servo2;
 800291e:	4b18      	ldr	r3, [pc, #96]	; (8002980 <StartServoTask+0x70>)
 8002920:	4a19      	ldr	r2, [pc, #100]	; (8002988 <StartServoTask+0x78>)
 8002922:	605a      	str	r2, [r3, #4]
	enum MOVE_COMM command;
	for (;;) {
		command = (MOVE_COMM)globData.current_comm;
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <StartServoTask+0x7c>)
 8002926:	78db      	ldrb	r3, [r3, #3]
 8002928:	73fb      	strb	r3, [r7, #15]
		if (command == MOVE_SERVO1) {
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	2b05      	cmp	r3, #5
 800292e:	d110      	bne.n	8002952 <StartServoTask+0x42>
			servo1.setAngle(contrlMsg.pos_servo1);
 8002930:	4b17      	ldr	r3, [pc, #92]	; (8002990 <StartServoTask+0x80>)
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	4619      	mov	r1, r3
 8002936:	4813      	ldr	r0, [pc, #76]	; (8002984 <StartServoTask+0x74>)
 8002938:	f7ff f9eb 	bl	8001d12 <_ZN5Servo8setAngleEl>
			//servo2.setAngle(contrlMsg.pos_servo1);
			osDelay(800);
 800293c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002940:	f005 fe32 	bl	80085a8 <osDelay>
			servo1.disable();
 8002944:	480f      	ldr	r0, [pc, #60]	; (8002984 <StartServoTask+0x74>)
 8002946:	f7ff fa37 	bl	8001db8 <_ZN5Servo7disableEv>
			//servo2.disable();
			globData.current_comm = MOVE_NONE;
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <StartServoTask+0x7c>)
 800294c:	2200      	movs	r2, #0
 800294e:	70da      	strb	r2, [r3, #3]
 8002950:	e012      	b.n	8002978 <StartServoTask+0x68>
		}
		else if (command == MOVE_SERVO2) {
 8002952:	7bfb      	ldrb	r3, [r7, #15]
 8002954:	2b06      	cmp	r3, #6
 8002956:	d10f      	bne.n	8002978 <StartServoTask+0x68>
			//servo1.setAngle(contrlMsg.pos_servo1);
			servo2.setAngle(contrlMsg.pos_servo2);
 8002958:	4b0d      	ldr	r3, [pc, #52]	; (8002990 <StartServoTask+0x80>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	4619      	mov	r1, r3
 800295e:	480a      	ldr	r0, [pc, #40]	; (8002988 <StartServoTask+0x78>)
 8002960:	f7ff f9d7 	bl	8001d12 <_ZN5Servo8setAngleEl>
			osDelay(800);
 8002964:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002968:	f005 fe1e 	bl	80085a8 <osDelay>
			//servo1.disable();
			servo2.disable();
 800296c:	4806      	ldr	r0, [pc, #24]	; (8002988 <StartServoTask+0x78>)
 800296e:	f7ff fa23 	bl	8001db8 <_ZN5Servo7disableEv>
			globData.current_comm = MOVE_NONE;
 8002972:	4b06      	ldr	r3, [pc, #24]	; (800298c <StartServoTask+0x7c>)
 8002974:	2200      	movs	r2, #0
 8002976:	70da      	strb	r2, [r3, #3]
		}
		osDelay(10);
 8002978:	200a      	movs	r0, #10
 800297a:	f005 fe15 	bl	80085a8 <osDelay>
		command = (MOVE_COMM)globData.current_comm;
 800297e:	e7d1      	b.n	8002924 <StartServoTask+0x14>
 8002980:	20001e28 	.word	0x20001e28
 8002984:	20001e08 	.word	0x20001e08
 8002988:	20001e18 	.word	0x20001e18
 800298c:	20000074 	.word	0x20000074
 8002990:	2000008c 	.word	0x2000008c

08002994 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d10e      	bne.n	80029c2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d109      	bne.n	80029c2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
Servo servo1(&htim3, TIM_CHANNEL_1);
 80029ae:	2200      	movs	r2, #0
 80029b0:	4906      	ldr	r1, [pc, #24]	; (80029cc <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80029b2:	4807      	ldr	r0, [pc, #28]	; (80029d0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80029b4:	f7ff f99a 	bl	8001cec <_ZN5ServoC1EP17TIM_HandleTypeDefm>
Servo servo2(&htim3, TIM_CHANNEL_2);
 80029b8:	2204      	movs	r2, #4
 80029ba:	4904      	ldr	r1, [pc, #16]	; (80029cc <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80029bc:	4805      	ldr	r0, [pc, #20]	; (80029d4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80029be:	f7ff f995 	bl	8001cec <_ZN5ServoC1EP17TIM_HandleTypeDefm>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20001a30 	.word	0x20001a30
 80029d0:	20001e08 	.word	0x20001e08
 80029d4:	20001e18 	.word	0x20001e18

080029d8 <_GLOBAL__sub_I_servo1>:
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
 80029dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029e0:	2001      	movs	r0, #1
 80029e2:	f7ff ffd7 	bl	8002994 <_Z41__static_initialization_and_destruction_0ii>
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <StartUartWiFiTask>:
uint8_t bms_jbd_request_msg0[] = {0xDD, 0xA5, 0x03, 0x00, 0xFF, 0xFD, 0x77};
uint8_t bms_jbd_request_msg1[] = {0xDD, 0xA5, 0x04, 0x00, 0xFF, 0xFC, 0x77};
uint8_t bms_smart_request_msg[]  = {0xA5, 0x40, 0x90, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7D};

void StartUartWiFiTask(void *argument)
{
 80029e8:	b5b0      	push	{r4, r5, r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		if (new_wifi_data)
 80029f0:	4b5a      	ldr	r3, [pc, #360]	; (8002b5c <StartUartWiFiTask+0x174>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d05d      	beq.n	8002ab4 <StartUartWiFiTask+0xcc>
		{
			if (wifi_uart_buff[0] == START_MSG0 && wifi_uart_buff[1] == START_MSG1)
 80029f8:	4b59      	ldr	r3, [pc, #356]	; (8002b60 <StartUartWiFiTask+0x178>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b84      	cmp	r3, #132	; 0x84
 80029fe:	d156      	bne.n	8002aae <StartUartWiFiTask+0xc6>
 8002a00:	4b57      	ldr	r3, [pc, #348]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a02:	785b      	ldrb	r3, [r3, #1]
 8002a04:	2b53      	cmp	r3, #83	; 0x53
 8002a06:	d152      	bne.n	8002aae <StartUartWiFiTask+0xc6>
			{
				enum MSG_ID message_id = (MSG_ID)wifi_uart_buff[2];
 8002a08:	4b55      	ldr	r3, [pc, #340]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a0a:	789b      	ldrb	r3, [r3, #2]
 8002a0c:	73fb      	strb	r3, [r7, #15]
				if (message_id == MSG_STATUS)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d11e      	bne.n	8002a52 <StartUartWiFiTask+0x6a>
				{
					if (wifi_uart_buff[sizeof(StatusMsgTypeDef)-1] != calculateCS(wifi_uart_buff, sizeof(StatusMsgTypeDef)-1))
 8002a14:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a16:	f893 402f 	ldrb.w	r4, [r3, #47]	; 0x2f
 8002a1a:	212f      	movs	r1, #47	; 0x2f
 8002a1c:	4850      	ldr	r0, [pc, #320]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a1e:	f000 fc85 	bl	800332c <calculateCS>
 8002a22:	4603      	mov	r3, r0
 8002a24:	429c      	cmp	r4, r3
 8002a26:	bf14      	ite	ne
 8002a28:	2301      	movne	r3, #1
 8002a2a:	2300      	moveq	r3, #0
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <StartUartWiFiTask+0x64>
					{
						globData.cs_err++;
 8002a32:	4b4c      	ldr	r3, [pc, #304]	; (8002b64 <StartUartWiFiTask+0x17c>)
 8002a34:	791b      	ldrb	r3, [r3, #4]
 8002a36:	3301      	adds	r3, #1
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b4a      	ldr	r3, [pc, #296]	; (8002b64 <StartUartWiFiTask+0x17c>)
 8002a3c:	711a      	strb	r2, [r3, #4]
						HAL_UART_Transmit(&WIFI_UART, (uint8_t*)"error", 5, 100);
 8002a3e:	2364      	movs	r3, #100	; 0x64
 8002a40:	2205      	movs	r2, #5
 8002a42:	4949      	ldr	r1, [pc, #292]	; (8002b68 <StartUartWiFiTask+0x180>)
 8002a44:	4849      	ldr	r0, [pc, #292]	; (8002b6c <StartUartWiFiTask+0x184>)
 8002a46:	f004 faa6 	bl	8006f96 <HAL_UART_Transmit>
 8002a4a:	e028      	b.n	8002a9e <StartUartWiFiTask+0xb6>
					}
					else
					{
						sendStatus();
 8002a4c:	f000 f8a4 	bl	8002b98 <sendStatus>
 8002a50:	e025      	b.n	8002a9e <StartUartWiFiTask+0xb6>
					}
				}
				else if (message_id == MSG_CONTROL)
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d122      	bne.n	8002a9e <StartUartWiFiTask+0xb6>
				{
					if (wifi_uart_buff[sizeof(ContrlMsgTypeDef)-1] != calculateCS(wifi_uart_buff, sizeof(ContrlMsgTypeDef)-1))
 8002a58:	4b41      	ldr	r3, [pc, #260]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a5a:	7fdc      	ldrb	r4, [r3, #31]
 8002a5c:	211f      	movs	r1, #31
 8002a5e:	4840      	ldr	r0, [pc, #256]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a60:	f000 fc64 	bl	800332c <calculateCS>
 8002a64:	4603      	mov	r3, r0
 8002a66:	429c      	cmp	r4, r3
 8002a68:	bf14      	ite	ne
 8002a6a:	2301      	movne	r3, #1
 8002a6c:	2300      	moveq	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d006      	beq.n	8002a82 <StartUartWiFiTask+0x9a>
					{
						globData.cs_err++;
 8002a74:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <StartUartWiFiTask+0x17c>)
 8002a76:	791b      	ldrb	r3, [r3, #4]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	4b39      	ldr	r3, [pc, #228]	; (8002b64 <StartUartWiFiTask+0x17c>)
 8002a7e:	711a      	strb	r2, [r3, #4]
 8002a80:	e00d      	b.n	8002a9e <StartUartWiFiTask+0xb6>
					}
					else
					{
						memcpy(&contrlMsg, wifi_uart_buff, sizeof(ContrlMsgTypeDef));
 8002a82:	4a3b      	ldr	r2, [pc, #236]	; (8002b70 <StartUartWiFiTask+0x188>)
 8002a84:	4b36      	ldr	r3, [pc, #216]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002a86:	4614      	mov	r4, r2
 8002a88:	461d      	mov	r5, r3
 8002a8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a8e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002a92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						checkData();
 8002a96:	f000 f8e5 	bl	8002c64 <checkData>
						sendStatus();
 8002a9a:	f000 f87d 	bl	8002b98 <sendStatus>
					}
				}
				new_wifi_data = 0;
 8002a9e:	4b2f      	ldr	r3, [pc, #188]	; (8002b5c <StartUartWiFiTask+0x174>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	701a      	strb	r2, [r3, #0]
				memset(wifi_uart_buff, 0, 100);
 8002aa4:	2264      	movs	r2, #100	; 0x64
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	482d      	ldr	r0, [pc, #180]	; (8002b60 <StartUartWiFiTask+0x178>)
 8002aaa:	f008 fa21 	bl	800aef0 <memset>
			}
			osDelay(2);
 8002aae:	2002      	movs	r0, #2
 8002ab0:	f005 fd7a 	bl	80085a8 <osDelay>
		}
		if (new_bms_data)
 8002ab4:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <StartUartWiFiTask+0x18c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d007      	beq.n	8002acc <StartUartWiFiTask+0xe4>
		{
			new_bms_data = 0;
 8002abc:	4b2d      	ldr	r3, [pc, #180]	; (8002b74 <StartUartWiFiTask+0x18c>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	701a      	strb	r2, [r3, #0]
			bms_err = 0;
 8002ac2:	4b2d      	ldr	r3, [pc, #180]	; (8002b78 <StartUartWiFiTask+0x190>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
			rcGetBattery();
 8002ac8:	f000 f8f0 	bl	8002cac <rcGetBattery>
		}

		if (HAL_GetTick() - bms_req_time > 1000) {
 8002acc:	f000 fdc2 	bl	8003654 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <StartUartWiFiTask+0x194>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002adc:	bf8c      	ite	hi
 8002ade:	2301      	movhi	r3, #1
 8002ae0:	2300      	movls	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d083      	beq.n	80029f0 <StartUartWiFiTask+0x8>
			if (!bms_detected) {
 8002ae8:	4b25      	ldr	r3, [pc, #148]	; (8002b80 <StartUartWiFiTask+0x198>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d109      	bne.n	8002b04 <StartUartWiFiTask+0x11c>
				HAL_UART_Transmit(&BMS_UART, (uint8_t*) bms_smart_request_msg, sizeof(bms_smart_request_msg), 100);
 8002af0:	2364      	movs	r3, #100	; 0x64
 8002af2:	220d      	movs	r2, #13
 8002af4:	4923      	ldr	r1, [pc, #140]	; (8002b84 <StartUartWiFiTask+0x19c>)
 8002af6:	4824      	ldr	r0, [pc, #144]	; (8002b88 <StartUartWiFiTask+0x1a0>)
 8002af8:	f004 fa4d 	bl	8006f96 <HAL_UART_Transmit>
				bms_detected = 1;
 8002afc:	4b20      	ldr	r3, [pc, #128]	; (8002b80 <StartUartWiFiTask+0x198>)
 8002afe:	2201      	movs	r2, #1
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	e010      	b.n	8002b26 <StartUartWiFiTask+0x13e>
			}
			else {
				if (smart_bms) HAL_UART_Transmit(&BMS_UART,	(uint8_t*) bms_smart_request_msg, sizeof(bms_smart_request_msg), 100);
 8002b04:	4b21      	ldr	r3, [pc, #132]	; (8002b8c <StartUartWiFiTask+0x1a4>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d006      	beq.n	8002b1a <StartUartWiFiTask+0x132>
 8002b0c:	2364      	movs	r3, #100	; 0x64
 8002b0e:	220d      	movs	r2, #13
 8002b10:	491c      	ldr	r1, [pc, #112]	; (8002b84 <StartUartWiFiTask+0x19c>)
 8002b12:	481d      	ldr	r0, [pc, #116]	; (8002b88 <StartUartWiFiTask+0x1a0>)
 8002b14:	f004 fa3f 	bl	8006f96 <HAL_UART_Transmit>
 8002b18:	e005      	b.n	8002b26 <StartUartWiFiTask+0x13e>
				else HAL_UART_Transmit(&BMS_UART, (uint8_t*) bms_jbd_request_msg0, sizeof(bms_jbd_request_msg0), 100);
 8002b1a:	2364      	movs	r3, #100	; 0x64
 8002b1c:	2207      	movs	r2, #7
 8002b1e:	491c      	ldr	r1, [pc, #112]	; (8002b90 <StartUartWiFiTask+0x1a8>)
 8002b20:	4819      	ldr	r0, [pc, #100]	; (8002b88 <StartUartWiFiTask+0x1a0>)
 8002b22:	f004 fa38 	bl	8006f96 <HAL_UART_Transmit>
			}
			bms_req_time = HAL_GetTick();
 8002b26:	f000 fd95 	bl	8003654 <HAL_GetTick>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <StartUartWiFiTask+0x194>)
 8002b2e:	6013      	str	r3, [r2, #0]
			bms_err++;
 8002b30:	4b11      	ldr	r3, [pc, #68]	; (8002b78 <StartUartWiFiTask+0x190>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	3301      	adds	r3, #1
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <StartUartWiFiTask+0x190>)
 8002b3a:	701a      	strb	r2, [r3, #0]
			if (bms_err > 5) {
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	; (8002b78 <StartUartWiFiTask+0x190>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b05      	cmp	r3, #5
 8002b42:	f67f af55 	bls.w	80029f0 <StartUartWiFiTask+0x8>
				globData.capacity = 0;
 8002b46:	4b07      	ldr	r3, [pc, #28]	; (8002b64 <StartUartWiFiTask+0x17c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	755a      	strb	r2, [r3, #21]
				bms_detected = 0;
 8002b4c:	4b0c      	ldr	r3, [pc, #48]	; (8002b80 <StartUartWiFiTask+0x198>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
				batteryMsg.bms_type = BMS_NONE;
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <StartUartWiFiTask+0x1ac>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
		}
	}
 8002b5a:	e749      	b.n	80029f0 <StartUartWiFiTask+0x8>
 8002b5c:	20001e80 	.word	0x20001e80
 8002b60:	20001f4c 	.word	0x20001f4c
 8002b64:	20000074 	.word	0x20000074
 8002b68:	0800af80 	.word	0x0800af80
 8002b6c:	20001ac0 	.word	0x20001ac0
 8002b70:	2000008c 	.word	0x2000008c
 8002b74:	20001e82 	.word	0x20001e82
 8002b78:	20001fb4 	.word	0x20001fb4
 8002b7c:	20001fb0 	.word	0x20001fb0
 8002b80:	20001fb5 	.word	0x20001fb5
 8002b84:	20000014 	.word	0x20000014
 8002b88:	20001b04 	.word	0x20001b04
 8002b8c:	20001fb6 	.word	0x20001fb6
 8002b90:	20000004 	.word	0x20000004
 8002b94:	20001e30 	.word	0x20001e30

08002b98 <sendStatus>:
}

void sendStatus()
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	statusMsg.start_msg0 = START_MSG0;
 8002b9c:	4b2c      	ldr	r3, [pc, #176]	; (8002c50 <sendStatus+0xb8>)
 8002b9e:	2284      	movs	r2, #132	; 0x84
 8002ba0:	701a      	strb	r2, [r3, #0]
	statusMsg.start_msg1 = START_MSG1;
 8002ba2:	4b2b      	ldr	r3, [pc, #172]	; (8002c50 <sendStatus+0xb8>)
 8002ba4:	2253      	movs	r2, #83	; 0x53
 8002ba6:	705a      	strb	r2, [r3, #1]
	statusMsg.msg_id = MSG_STATUS;
 8002ba8:	4b29      	ldr	r3, [pc, #164]	; (8002c50 <sendStatus+0xb8>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	709a      	strb	r2, [r3, #2]
	statusMsg.comm = globData.current_comm;
 8002bae:	4b29      	ldr	r3, [pc, #164]	; (8002c54 <sendStatus+0xbc>)
 8002bb0:	78da      	ldrb	r2, [r3, #3]
 8002bb2:	4b27      	ldr	r3, [pc, #156]	; (8002c50 <sendStatus+0xb8>)
 8002bb4:	70da      	strb	r2, [r3, #3]
	statusMsg.pos_x = mdrivers[0]->getPos();
 8002bb6:	4b28      	ldr	r3, [pc, #160]	; (8002c58 <sendStatus+0xc0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe ff2a 	bl	8001a14 <_ZN16KeyaLKTechDriver6getPosEv>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	4a23      	ldr	r2, [pc, #140]	; (8002c50 <sendStatus+0xb8>)
 8002bc4:	6053      	str	r3, [r2, #4]
	statusMsg.pos_y = mdrivers[2]->getPos();
 8002bc6:	4b24      	ldr	r3, [pc, #144]	; (8002c58 <sendStatus+0xc0>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe ff22 	bl	8001a14 <_ZN16KeyaLKTechDriver6getPosEv>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4a1f      	ldr	r2, [pc, #124]	; (8002c50 <sendStatus+0xb8>)
 8002bd4:	6093      	str	r3, [r2, #8]
	statusMsg.pos_fork = mdrivers[3]->getPos();;
 8002bd6:	4b20      	ldr	r3, [pc, #128]	; (8002c58 <sendStatus+0xc0>)
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe ff1a 	bl	8001a14 <_ZN16KeyaLKTechDriver6getPosEv>
 8002be0:	4603      	mov	r3, r0
 8002be2:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <sendStatus+0xb8>)
 8002be4:	60d3      	str	r3, [r2, #12]
	statusMsg.pos_servo1 = servo[0]->getAngle();
 8002be6:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <sendStatus+0xc4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff f8d8 	bl	8001da0 <_ZN5Servo8getAngleEv>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <sendStatus+0xb8>)
 8002bf6:	615a      	str	r2, [r3, #20]
	statusMsg.pos_servo2 = servo[1]->getAngle();
 8002bf8:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <sendStatus+0xc4>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff f8cf 	bl	8001da0 <_ZN5Servo8getAngleEv>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <sendStatus+0xb8>)
 8002c08:	619a      	str	r2, [r3, #24]
	statusMsg.capacity = globData.capacity;
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <sendStatus+0xbc>)
 8002c0c:	7d5a      	ldrb	r2, [r3, #21]
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <sendStatus+0xb8>)
 8002c10:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	statusMsg.sens = globData.sens;
 8002c14:	4a0e      	ldr	r2, [pc, #56]	; (8002c50 <sendStatus+0xb8>)
 8002c16:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <sendStatus+0xbc>)
 8002c18:	88db      	ldrh	r3, [r3, #6]
 8002c1a:	8493      	strh	r3, [r2, #36]	; 0x24
	statusMsg.error = globData.error;
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <sendStatus+0xb8>)
 8002c1e:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <sendStatus+0xbc>)
 8002c20:	891b      	ldrh	r3, [r3, #8]
 8002c22:	84d3      	strh	r3, [r2, #38]	; 0x26
	statusMsg.msg_count++;
 8002c24:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <sendStatus+0xb8>)
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	4a09      	ldr	r2, [pc, #36]	; (8002c50 <sendStatus+0xb8>)
 8002c2c:	6213      	str	r3, [r2, #32]
	statusMsg.CS = calculateCS((uint8_t *)&statusMsg, sizeof(statusMsg)-1);
 8002c2e:	212f      	movs	r1, #47	; 0x2f
 8002c30:	4807      	ldr	r0, [pc, #28]	; (8002c50 <sendStatus+0xb8>)
 8002c32:	f000 fb7b 	bl	800332c <calculateCS>
 8002c36:	4603      	mov	r3, r0
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <sendStatus+0xb8>)
 8002c3c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	HAL_UART_Transmit(&WIFI_UART, (uint8_t*)&statusMsg, sizeof(statusMsg), 100);
 8002c40:	2364      	movs	r3, #100	; 0x64
 8002c42:	2230      	movs	r2, #48	; 0x30
 8002c44:	4902      	ldr	r1, [pc, #8]	; (8002c50 <sendStatus+0xb8>)
 8002c46:	4806      	ldr	r0, [pc, #24]	; (8002c60 <sendStatus+0xc8>)
 8002c48:	f004 f9a5 	bl	8006f96 <HAL_UART_Transmit>
}
 8002c4c:	bf00      	nop
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	200000ac 	.word	0x200000ac
 8002c54:	20000074 	.word	0x20000074
 8002c58:	20001de0 	.word	0x20001de0
 8002c5c:	20001e28 	.word	0x20001e28
 8002c60:	20001ac0 	.word	0x20001ac0

08002c64 <checkData>:

void checkData()
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
	if (globData.current_comm == MOVE_NONE || contrlMsg.comm == MOVE_EMERGY_STOP)
 8002c68:	4b0d      	ldr	r3, [pc, #52]	; (8002ca0 <checkData+0x3c>)
 8002c6a:	78db      	ldrb	r3, [r3, #3]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <checkData+0x14>
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <checkData+0x40>)
 8002c72:	78db      	ldrb	r3, [r3, #3]
 8002c74:	2b07      	cmp	r3, #7
 8002c76:	d103      	bne.n	8002c80 <checkData+0x1c>
	{
		globData.current_comm = contrlMsg.comm;
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <checkData+0x40>)
 8002c7a:	78da      	ldrb	r2, [r3, #3]
 8002c7c:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <checkData+0x3c>)
 8002c7e:	70da      	strb	r2, [r3, #3]
	}
	if (contrlMsg.comm == MOVE_RESET)
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <checkData+0x40>)
 8002c82:	78db      	ldrb	r3, [r3, #3]
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d105      	bne.n	8002c94 <checkData+0x30>
	{
		*(uint16_t*)&globData.error = 0;
 8002c88:	4b07      	ldr	r3, [pc, #28]	; (8002ca8 <checkData+0x44>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	801a      	strh	r2, [r3, #0]
		globData.current_comm = MOVE_NONE;
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <checkData+0x3c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	70da      	strb	r2, [r3, #3]
	}
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000074 	.word	0x20000074
 8002ca4:	2000008c 	.word	0x2000008c
 8002ca8:	2000007c 	.word	0x2000007c

08002cac <rcGetBattery>:
void SetManual()
{

}

void rcGetBattery() {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
	if (bms_uart_buff[0] == 0xDD) smart_bms = 0;
 8002cb2:	4b87      	ldr	r3, [pc, #540]	; (8002ed0 <rcGetBattery+0x224>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2bdd      	cmp	r3, #221	; 0xdd
 8002cb8:	d103      	bne.n	8002cc2 <rcGetBattery+0x16>
 8002cba:	4b86      	ldr	r3, [pc, #536]	; (8002ed4 <rcGetBattery+0x228>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
 8002cc0:	e006      	b.n	8002cd0 <rcGetBattery+0x24>
	else if (bms_uart_buff[0] == 0xA5) smart_bms = 1;
 8002cc2:	4b83      	ldr	r3, [pc, #524]	; (8002ed0 <rcGetBattery+0x224>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2ba5      	cmp	r3, #165	; 0xa5
 8002cc8:	d102      	bne.n	8002cd0 <rcGetBattery+0x24>
 8002cca:	4b82      	ldr	r3, [pc, #520]	; (8002ed4 <rcGetBattery+0x228>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]
	if (smart_bms)
 8002cd0:	4b80      	ldr	r3, [pc, #512]	; (8002ed4 <rcGetBattery+0x228>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 819f 	beq.w	8003018 <rcGetBattery+0x36c>
	{
		uint8_t battery_comm = bms_uart_buff[2];
 8002cda:	4b7d      	ldr	r3, [pc, #500]	; (8002ed0 <rcGetBattery+0x224>)
 8002cdc:	789b      	ldrb	r3, [r3, #2]
 8002cde:	71bb      	strb	r3, [r7, #6]
		if (battery_comm == 0x90)
 8002ce0:	79bb      	ldrb	r3, [r7, #6]
 8002ce2:	2b90      	cmp	r3, #144	; 0x90
 8002ce4:	d133      	bne.n	8002d4e <rcGetBattery+0xa2>
		{
			batteryMsg.bms_type = BMS_SMART;
 8002ce6:	4b7c      	ldr	r3, [pc, #496]	; (8002ed8 <rcGetBattery+0x22c>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			batteryMsg.voltage = (bms_uart_buff[4] << 8) + bms_uart_buff[5];
 8002cee:	4b78      	ldr	r3, [pc, #480]	; (8002ed0 <rcGetBattery+0x224>)
 8002cf0:	791b      	ldrb	r3, [r3, #4]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	4b75      	ldr	r3, [pc, #468]	; (8002ed0 <rcGetBattery+0x224>)
 8002cfa:	795b      	ldrb	r3, [r3, #5]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	4413      	add	r3, r2
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	4b75      	ldr	r3, [pc, #468]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d04:	809a      	strh	r2, [r3, #4]
			batteryMsg.current = (bms_uart_buff[8] << 8) + bms_uart_buff[9];
 8002d06:	4b72      	ldr	r3, [pc, #456]	; (8002ed0 <rcGetBattery+0x224>)
 8002d08:	7a1b      	ldrb	r3, [r3, #8]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	021b      	lsls	r3, r3, #8
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	4b6f      	ldr	r3, [pc, #444]	; (8002ed0 <rcGetBattery+0x224>)
 8002d12:	7a5b      	ldrb	r3, [r3, #9]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	4b6e      	ldr	r3, [pc, #440]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d1e:	80da      	strh	r2, [r3, #6]
			batteryMsg.capacity_percent = (bms_uart_buff[10] << 8) + bms_uart_buff[11];
 8002d20:	4b6b      	ldr	r3, [pc, #428]	; (8002ed0 <rcGetBattery+0x224>)
 8002d22:	7a9b      	ldrb	r3, [r3, #10]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	021b      	lsls	r3, r3, #8
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	4b69      	ldr	r3, [pc, #420]	; (8002ed0 <rcGetBattery+0x224>)
 8002d2c:	7adb      	ldrb	r3, [r3, #11]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	4413      	add	r3, r2
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	4b68      	ldr	r3, [pc, #416]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d36:	835a      	strh	r2, [r3, #26]
			globData.capacity = batteryMsg.capacity_percent/10;
 8002d38:	4b67      	ldr	r3, [pc, #412]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d3a:	8b5b      	ldrh	r3, [r3, #26]
 8002d3c:	4a67      	ldr	r2, [pc, #412]	; (8002edc <rcGetBattery+0x230>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	08db      	lsrs	r3, r3, #3
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	4b65      	ldr	r3, [pc, #404]	; (8002ee0 <rcGetBattery+0x234>)
 8002d4a:	755a      	strb	r2, [r3, #21]
 8002d4c:	e146      	b.n	8002fdc <rcGetBattery+0x330>
		}
		else if (battery_comm == 0x91)
 8002d4e:	79bb      	ldrb	r3, [r7, #6]
 8002d50:	2b91      	cmp	r3, #145	; 0x91
 8002d52:	d118      	bne.n	8002d86 <rcGetBattery+0xda>
		{
			batteryMsg.max_volt = (bms_uart_buff[4] << 8) + bms_uart_buff[5];
 8002d54:	4b5e      	ldr	r3, [pc, #376]	; (8002ed0 <rcGetBattery+0x224>)
 8002d56:	791b      	ldrb	r3, [r3, #4]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	021b      	lsls	r3, r3, #8
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	4b5c      	ldr	r3, [pc, #368]	; (8002ed0 <rcGetBattery+0x224>)
 8002d60:	795b      	ldrb	r3, [r3, #5]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	4413      	add	r3, r2
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	4b5b      	ldr	r3, [pc, #364]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d6a:	851a      	strh	r2, [r3, #40]	; 0x28
			batteryMsg.min_volt = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002d6c:	4b58      	ldr	r3, [pc, #352]	; (8002ed0 <rcGetBattery+0x224>)
 8002d6e:	79db      	ldrb	r3, [r3, #7]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	021b      	lsls	r3, r3, #8
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	4b56      	ldr	r3, [pc, #344]	; (8002ed0 <rcGetBattery+0x224>)
 8002d78:	7a1b      	ldrb	r3, [r3, #8]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	4b55      	ldr	r3, [pc, #340]	; (8002ed8 <rcGetBattery+0x22c>)
 8002d82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d84:	e12a      	b.n	8002fdc <rcGetBattery+0x330>
		}
		else if (battery_comm == 0x92)
 8002d86:	79bb      	ldrb	r3, [r7, #6]
 8002d88:	2b92      	cmp	r3, #146	; 0x92
 8002d8a:	f000 8127 	beq.w	8002fdc <rcGetBattery+0x330>
		{

		}
		else if (battery_comm == 0x93)
 8002d8e:	79bb      	ldrb	r3, [r7, #6]
 8002d90:	2b93      	cmp	r3, #147	; 0x93
 8002d92:	d111      	bne.n	8002db8 <rcGetBattery+0x10c>
		{
			batteryMsg.remaining_capacity = (bms_uart_buff[8] << 24) +(bms_uart_buff[9] << 16) +(bms_uart_buff[10] << 8) + bms_uart_buff[11];
 8002d94:	4b4e      	ldr	r3, [pc, #312]	; (8002ed0 <rcGetBattery+0x224>)
 8002d96:	7a1b      	ldrb	r3, [r3, #8]
 8002d98:	061a      	lsls	r2, r3, #24
 8002d9a:	4b4d      	ldr	r3, [pc, #308]	; (8002ed0 <rcGetBattery+0x224>)
 8002d9c:	7a5b      	ldrb	r3, [r3, #9]
 8002d9e:	041b      	lsls	r3, r3, #16
 8002da0:	441a      	add	r2, r3
 8002da2:	4b4b      	ldr	r3, [pc, #300]	; (8002ed0 <rcGetBattery+0x224>)
 8002da4:	7a9b      	ldrb	r3, [r3, #10]
 8002da6:	021b      	lsls	r3, r3, #8
 8002da8:	4413      	add	r3, r2
 8002daa:	4a49      	ldr	r2, [pc, #292]	; (8002ed0 <rcGetBattery+0x224>)
 8002dac:	7ad2      	ldrb	r2, [r2, #11]
 8002dae:	4413      	add	r3, r2
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b49      	ldr	r3, [pc, #292]	; (8002ed8 <rcGetBattery+0x22c>)
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	e111      	b.n	8002fdc <rcGetBattery+0x330>
		}
		else if (battery_comm == 0x94)
 8002db8:	79bb      	ldrb	r3, [r7, #6]
 8002dba:	2b94      	cmp	r3, #148	; 0x94
 8002dbc:	d108      	bne.n	8002dd0 <rcGetBattery+0x124>
		{
			batteryMsg.num_of_battery = bms_uart_buff[4];
 8002dbe:	4b44      	ldr	r3, [pc, #272]	; (8002ed0 <rcGetBattery+0x224>)
 8002dc0:	791a      	ldrb	r2, [r3, #4]
 8002dc2:	4b45      	ldr	r3, [pc, #276]	; (8002ed8 <rcGetBattery+0x22c>)
 8002dc4:	779a      	strb	r2, [r3, #30]
			batteryMsg.num_of_NTC = bms_uart_buff[5];
 8002dc6:	4b42      	ldr	r3, [pc, #264]	; (8002ed0 <rcGetBattery+0x224>)
 8002dc8:	795a      	ldrb	r2, [r3, #5]
 8002dca:	4b43      	ldr	r3, [pc, #268]	; (8002ed8 <rcGetBattery+0x22c>)
 8002dcc:	77da      	strb	r2, [r3, #31]
 8002dce:	e105      	b.n	8002fdc <rcGetBattery+0x330>
		}
		else if (battery_comm == 0x95)
 8002dd0:	79bb      	ldrb	r3, [r7, #6]
 8002dd2:	2b95      	cmp	r3, #149	; 0x95
 8002dd4:	f040 80f5 	bne.w	8002fc2 <rcGetBattery+0x316>
		{
			if (bms_uart_buff[4] == 0x01)
 8002dd8:	4b3d      	ldr	r3, [pc, #244]	; (8002ed0 <rcGetBattery+0x224>)
 8002dda:	791b      	ldrb	r3, [r3, #4]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d124      	bne.n	8002e2a <rcGetBattery+0x17e>
			{
				batteryMsg.cell_0 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002de0:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <rcGetBattery+0x224>)
 8002de2:	795b      	ldrb	r3, [r3, #5]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	021b      	lsls	r3, r3, #8
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	4b39      	ldr	r3, [pc, #228]	; (8002ed0 <rcGetBattery+0x224>)
 8002dec:	799b      	ldrb	r3, [r3, #6]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4413      	add	r3, r2
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	4b38      	ldr	r3, [pc, #224]	; (8002ed8 <rcGetBattery+0x22c>)
 8002df6:	859a      	strh	r2, [r3, #44]	; 0x2c
				batteryMsg.cell_1 = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002df8:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <rcGetBattery+0x224>)
 8002dfa:	79db      	ldrb	r3, [r3, #7]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	021b      	lsls	r3, r3, #8
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	4b33      	ldr	r3, [pc, #204]	; (8002ed0 <rcGetBattery+0x224>)
 8002e04:	7a1b      	ldrb	r3, [r3, #8]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4413      	add	r3, r2
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	4b32      	ldr	r3, [pc, #200]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e0e:	85da      	strh	r2, [r3, #46]	; 0x2e
				batteryMsg.cell_2 = (bms_uart_buff[9] << 8) + bms_uart_buff[10];
 8002e10:	4b2f      	ldr	r3, [pc, #188]	; (8002ed0 <rcGetBattery+0x224>)
 8002e12:	7a5b      	ldrb	r3, [r3, #9]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	021b      	lsls	r3, r3, #8
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ed0 <rcGetBattery+0x224>)
 8002e1c:	7a9b      	ldrb	r3, [r3, #10]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	4413      	add	r3, r2
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	4b2c      	ldr	r3, [pc, #176]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e26:	861a      	strh	r2, [r3, #48]	; 0x30
 8002e28:	e0c4      	b.n	8002fb4 <rcGetBattery+0x308>
			}
			else if (bms_uart_buff[4] == 0x02)
 8002e2a:	4b29      	ldr	r3, [pc, #164]	; (8002ed0 <rcGetBattery+0x224>)
 8002e2c:	791b      	ldrb	r3, [r3, #4]
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d124      	bne.n	8002e7c <rcGetBattery+0x1d0>
			{
				batteryMsg.cell_3 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002e32:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <rcGetBattery+0x224>)
 8002e34:	795b      	ldrb	r3, [r3, #5]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <rcGetBattery+0x224>)
 8002e3e:	799b      	ldrb	r3, [r3, #6]
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	4413      	add	r3, r2
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e48:	865a      	strh	r2, [r3, #50]	; 0x32
				batteryMsg.cell_4 = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002e4a:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <rcGetBattery+0x224>)
 8002e4c:	79db      	ldrb	r3, [r3, #7]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	021b      	lsls	r3, r3, #8
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <rcGetBattery+0x224>)
 8002e56:	7a1b      	ldrb	r3, [r3, #8]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b1e      	ldr	r3, [pc, #120]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e60:	869a      	strh	r2, [r3, #52]	; 0x34
				batteryMsg.cell_5 = (bms_uart_buff[9] << 8) + bms_uart_buff[10];
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <rcGetBattery+0x224>)
 8002e64:	7a5b      	ldrb	r3, [r3, #9]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	021b      	lsls	r3, r3, #8
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	4b18      	ldr	r3, [pc, #96]	; (8002ed0 <rcGetBattery+0x224>)
 8002e6e:	7a9b      	ldrb	r3, [r3, #10]
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	4413      	add	r3, r2
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e78:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e7a:	e09b      	b.n	8002fb4 <rcGetBattery+0x308>
				//batteryMsg.cell_3 = (bms_uart_buff[18] << 8) + bms_uart_buff[19];
				//batteryMsg.cell_4 = (bms_uart_buff[20] << 8) + bms_uart_buff[21];
				//batteryMsg.cell_5 = (bms_uart_buff[22] << 8) + bms_uart_buff[23];
			}
			else if (bms_uart_buff[4] == 0x03)
 8002e7c:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <rcGetBattery+0x224>)
 8002e7e:	791b      	ldrb	r3, [r3, #4]
 8002e80:	2b03      	cmp	r3, #3
 8002e82:	d12f      	bne.n	8002ee4 <rcGetBattery+0x238>
			{
				batteryMsg.cell_6 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002e84:	4b12      	ldr	r3, [pc, #72]	; (8002ed0 <rcGetBattery+0x224>)
 8002e86:	795b      	ldrb	r3, [r3, #5]
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <rcGetBattery+0x224>)
 8002e90:	799b      	ldrb	r3, [r3, #6]
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	4413      	add	r3, r2
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	4b0f      	ldr	r3, [pc, #60]	; (8002ed8 <rcGetBattery+0x22c>)
 8002e9a:	871a      	strh	r2, [r3, #56]	; 0x38
				batteryMsg.cell_7 = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <rcGetBattery+0x224>)
 8002e9e:	79db      	ldrb	r3, [r3, #7]
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	021b      	lsls	r3, r3, #8
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <rcGetBattery+0x224>)
 8002ea8:	7a1b      	ldrb	r3, [r3, #8]
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <rcGetBattery+0x22c>)
 8002eb2:	875a      	strh	r2, [r3, #58]	; 0x3a
				batteryMsg.cell_8 = (bms_uart_buff[9] << 8) + bms_uart_buff[10];
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <rcGetBattery+0x224>)
 8002eb6:	7a5b      	ldrb	r3, [r3, #9]
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	4b04      	ldr	r3, [pc, #16]	; (8002ed0 <rcGetBattery+0x224>)
 8002ec0:	7a9b      	ldrb	r3, [r3, #10]
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <rcGetBattery+0x22c>)
 8002eca:	879a      	strh	r2, [r3, #60]	; 0x3c
 8002ecc:	e072      	b.n	8002fb4 <rcGetBattery+0x308>
 8002ece:	bf00      	nop
 8002ed0:	20001ee8 	.word	0x20001ee8
 8002ed4:	20001fb6 	.word	0x20001fb6
 8002ed8:	20001e30 	.word	0x20001e30
 8002edc:	cccccccd 	.word	0xcccccccd
 8002ee0:	20000074 	.word	0x20000074
				//batteryMsg.cell_6 = (bms_uart_buff[27] << 8) + bms_uart_buff[28];
				//batteryMsg.cell_7 = (bms_uart_buff[29] << 8) + bms_uart_buff[30];
				//batteryMsg.cell_8 = (bms_uart_buff[31] << 8) + bms_uart_buff[32];
			}
			else if (bms_uart_buff[4] == 0x04)
 8002ee4:	4b49      	ldr	r3, [pc, #292]	; (800300c <rcGetBattery+0x360>)
 8002ee6:	791b      	ldrb	r3, [r3, #4]
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d126      	bne.n	8002f3a <rcGetBattery+0x28e>
			{
				batteryMsg.cell_9 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002eec:	4b47      	ldr	r3, [pc, #284]	; (800300c <rcGetBattery+0x360>)
 8002eee:	795b      	ldrb	r3, [r3, #5]
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	021b      	lsls	r3, r3, #8
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	4b45      	ldr	r3, [pc, #276]	; (800300c <rcGetBattery+0x360>)
 8002ef8:	799b      	ldrb	r3, [r3, #6]
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	4413      	add	r3, r2
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	4b43      	ldr	r3, [pc, #268]	; (8003010 <rcGetBattery+0x364>)
 8002f02:	87da      	strh	r2, [r3, #62]	; 0x3e
				batteryMsg.cell_10 = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002f04:	4b41      	ldr	r3, [pc, #260]	; (800300c <rcGetBattery+0x360>)
 8002f06:	79db      	ldrb	r3, [r3, #7]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	4b3f      	ldr	r3, [pc, #252]	; (800300c <rcGetBattery+0x360>)
 8002f10:	7a1b      	ldrb	r3, [r3, #8]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	4413      	add	r3, r2
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	4b3d      	ldr	r3, [pc, #244]	; (8003010 <rcGetBattery+0x364>)
 8002f1a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
				batteryMsg.cell_11 = (bms_uart_buff[9] << 8) + bms_uart_buff[10];
 8002f1e:	4b3b      	ldr	r3, [pc, #236]	; (800300c <rcGetBattery+0x360>)
 8002f20:	7a5b      	ldrb	r3, [r3, #9]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	021b      	lsls	r3, r3, #8
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	4b38      	ldr	r3, [pc, #224]	; (800300c <rcGetBattery+0x360>)
 8002f2a:	7a9b      	ldrb	r3, [r3, #10]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	4b37      	ldr	r3, [pc, #220]	; (8003010 <rcGetBattery+0x364>)
 8002f34:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8002f38:	e03c      	b.n	8002fb4 <rcGetBattery+0x308>
				//batteryMsg.cell_9 = (bms_uart_buff[34] << 8) + bms_uart_buff[35];
				//batteryMsg.cell_10 = (bms_uart_buff[36] << 8) + bms_uart_buff[37];
				//batteryMsg.cell_11 = (bms_uart_buff[38] << 8) + bms_uart_buff[39];
			}
			else if (bms_uart_buff[4] == 0x05)
 8002f3a:	4b34      	ldr	r3, [pc, #208]	; (800300c <rcGetBattery+0x360>)
 8002f3c:	791b      	ldrb	r3, [r3, #4]
 8002f3e:	2b05      	cmp	r3, #5
 8002f40:	d127      	bne.n	8002f92 <rcGetBattery+0x2e6>
			{
				batteryMsg.cell_12 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002f42:	4b32      	ldr	r3, [pc, #200]	; (800300c <rcGetBattery+0x360>)
 8002f44:	795b      	ldrb	r3, [r3, #5]
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	021b      	lsls	r3, r3, #8
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	4b2f      	ldr	r3, [pc, #188]	; (800300c <rcGetBattery+0x360>)
 8002f4e:	799b      	ldrb	r3, [r3, #6]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	4413      	add	r3, r2
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	4b2e      	ldr	r3, [pc, #184]	; (8003010 <rcGetBattery+0x364>)
 8002f58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
				batteryMsg.cell_13 = (bms_uart_buff[7] << 8) + bms_uart_buff[8];
 8002f5c:	4b2b      	ldr	r3, [pc, #172]	; (800300c <rcGetBattery+0x360>)
 8002f5e:	79db      	ldrb	r3, [r3, #7]
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	021b      	lsls	r3, r3, #8
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	4b29      	ldr	r3, [pc, #164]	; (800300c <rcGetBattery+0x360>)
 8002f68:	7a1b      	ldrb	r3, [r3, #8]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	4b27      	ldr	r3, [pc, #156]	; (8003010 <rcGetBattery+0x364>)
 8002f72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
				batteryMsg.cell_14 = (bms_uart_buff[9] << 8) + bms_uart_buff[10];
 8002f76:	4b25      	ldr	r3, [pc, #148]	; (800300c <rcGetBattery+0x360>)
 8002f78:	7a5b      	ldrb	r3, [r3, #9]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	021b      	lsls	r3, r3, #8
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	4b22      	ldr	r3, [pc, #136]	; (800300c <rcGetBattery+0x360>)
 8002f82:	7a9b      	ldrb	r3, [r3, #10]
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	4413      	add	r3, r2
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	4b21      	ldr	r3, [pc, #132]	; (8003010 <rcGetBattery+0x364>)
 8002f8c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8002f90:	e010      	b.n	8002fb4 <rcGetBattery+0x308>
				//batteryMsg.cell_12 = (bms_uart_buff[40] << 8) + bms_uart_buff[41];
				//batteryMsg.cell_13 = (bms_uart_buff[42] << 8) + bms_uart_buff[43];
				//batteryMsg.cell_14 = (bms_uart_buff[44] << 8) + bms_uart_buff[45];
			}
			else if (bms_uart_buff[4] == 0x06)
 8002f92:	4b1e      	ldr	r3, [pc, #120]	; (800300c <rcGetBattery+0x360>)
 8002f94:	791b      	ldrb	r3, [r3, #4]
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d10c      	bne.n	8002fb4 <rcGetBattery+0x308>
			{
				batteryMsg.cell_15 = (bms_uart_buff[5] << 8) + bms_uart_buff[6];
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	; (800300c <rcGetBattery+0x360>)
 8002f9c:	795b      	ldrb	r3, [r3, #5]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	021b      	lsls	r3, r3, #8
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	4b19      	ldr	r3, [pc, #100]	; (800300c <rcGetBattery+0x360>)
 8002fa6:	799b      	ldrb	r3, [r3, #6]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4413      	add	r3, r2
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	4b18      	ldr	r3, [pc, #96]	; (8003010 <rcGetBattery+0x364>)
 8002fb0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				//batteryMsg.cell_15 = (bms_uart_buff[47] << 8) + bms_uart_buff[48];
			}
			bms_smart_request_msg[2] = 0x95;
 8002fb4:	4b17      	ldr	r3, [pc, #92]	; (8003014 <rcGetBattery+0x368>)
 8002fb6:	2295      	movs	r2, #149	; 0x95
 8002fb8:	709a      	strb	r2, [r3, #2]
			bms_smart_request_msg[12] = 0x82;
 8002fba:	4b16      	ldr	r3, [pc, #88]	; (8003014 <rcGetBattery+0x368>)
 8002fbc:	2282      	movs	r2, #130	; 0x82
 8002fbe:	731a      	strb	r2, [r3, #12]
 8002fc0:	e00c      	b.n	8002fdc <rcGetBattery+0x330>
		}
		else if (battery_comm == 0x96)
 8002fc2:	79bb      	ldrb	r3, [r7, #6]
 8002fc4:	2b96      	cmp	r3, #150	; 0x96
 8002fc6:	d109      	bne.n	8002fdc <rcGetBattery+0x330>
		{
			batteryMsg.temp1 = bms_uart_buff[5]; //-40 to convert
 8002fc8:	4b10      	ldr	r3, [pc, #64]	; (800300c <rcGetBattery+0x360>)
 8002fca:	795b      	ldrb	r3, [r3, #5]
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	4b10      	ldr	r3, [pc, #64]	; (8003010 <rcGetBattery+0x364>)
 8002fd0:	841a      	strh	r2, [r3, #32]
			batteryMsg.temp2 = bms_uart_buff[6];
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <rcGetBattery+0x360>)
 8002fd4:	799b      	ldrb	r3, [r3, #6]
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	4b0d      	ldr	r3, [pc, #52]	; (8003010 <rcGetBattery+0x364>)
 8002fda:	845a      	strh	r2, [r3, #34]	; 0x22
		}
		bms_smart_request_msg[2]++;
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <rcGetBattery+0x368>)
 8002fde:	789b      	ldrb	r3, [r3, #2]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <rcGetBattery+0x368>)
 8002fe6:	709a      	strb	r2, [r3, #2]
		bms_smart_request_msg[12]++;
 8002fe8:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <rcGetBattery+0x368>)
 8002fea:	7b1b      	ldrb	r3, [r3, #12]
 8002fec:	3301      	adds	r3, #1
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	4b08      	ldr	r3, [pc, #32]	; (8003014 <rcGetBattery+0x368>)
 8002ff2:	731a      	strb	r2, [r3, #12]
		if (bms_smart_request_msg[2] > 0x96)
 8002ff4:	4b07      	ldr	r3, [pc, #28]	; (8003014 <rcGetBattery+0x368>)
 8002ff6:	789b      	ldrb	r3, [r3, #2]
 8002ff8:	2b96      	cmp	r3, #150	; 0x96
 8002ffa:	f240 818e 	bls.w	800331a <rcGetBattery+0x66e>
		{
			bms_smart_request_msg[2] = 0x90;
 8002ffe:	4b05      	ldr	r3, [pc, #20]	; (8003014 <rcGetBattery+0x368>)
 8003000:	2290      	movs	r2, #144	; 0x90
 8003002:	709a      	strb	r2, [r3, #2]
			bms_smart_request_msg[12] = 0x7D;
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <rcGetBattery+0x368>)
 8003006:	227d      	movs	r2, #125	; 0x7d
 8003008:	731a      	strb	r2, [r3, #12]
			batteryMsg.cell_13 = (bms_uart_buff[30] << 8) + bms_uart_buff[31];
			batteryMsg.cell_14 = (bms_uart_buff[32] << 8) + bms_uart_buff[33];
			batteryMsg.cell_15 = (bms_uart_buff[34] << 8) + bms_uart_buff[35];
		}
	}
}
 800300a:	e186      	b.n	800331a <rcGetBattery+0x66e>
 800300c:	20001ee8 	.word	0x20001ee8
 8003010:	20001e30 	.word	0x20001e30
 8003014:	20000014 	.word	0x20000014
		uint8_t battery_comm = bms_uart_buff[1];
 8003018:	4b51      	ldr	r3, [pc, #324]	; (8003160 <rcGetBattery+0x4b4>)
 800301a:	785b      	ldrb	r3, [r3, #1]
 800301c:	71fb      	strb	r3, [r7, #7]
		if (battery_comm == 0x03)
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	2b03      	cmp	r3, #3
 8003022:	f040 80a7 	bne.w	8003174 <rcGetBattery+0x4c8>
			batteryMsg.bms_type = BMS_JBD;
 8003026:	4b4f      	ldr	r3, [pc, #316]	; (8003164 <rcGetBattery+0x4b8>)
 8003028:	2202      	movs	r2, #2
 800302a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			batteryMsg.voltage = (bms_uart_buff[4] << 8) + bms_uart_buff[5];
 800302e:	4b4c      	ldr	r3, [pc, #304]	; (8003160 <rcGetBattery+0x4b4>)
 8003030:	791b      	ldrb	r3, [r3, #4]
 8003032:	b29b      	uxth	r3, r3
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	b29a      	uxth	r2, r3
 8003038:	4b49      	ldr	r3, [pc, #292]	; (8003160 <rcGetBattery+0x4b4>)
 800303a:	795b      	ldrb	r3, [r3, #5]
 800303c:	b29b      	uxth	r3, r3
 800303e:	4413      	add	r3, r2
 8003040:	b29a      	uxth	r2, r3
 8003042:	4b48      	ldr	r3, [pc, #288]	; (8003164 <rcGetBattery+0x4b8>)
 8003044:	809a      	strh	r2, [r3, #4]
			batteryMsg.current = 0;//(bms_uart_buff[6] << 8) + bms_uart_buff[7];
 8003046:	4b47      	ldr	r3, [pc, #284]	; (8003164 <rcGetBattery+0x4b8>)
 8003048:	2200      	movs	r2, #0
 800304a:	80da      	strh	r2, [r3, #6]
			batteryMsg.remaining_capacity = (uint32_t)((bms_uart_buff[8] << 8) + bms_uart_buff[9]);
 800304c:	4b44      	ldr	r3, [pc, #272]	; (8003160 <rcGetBattery+0x4b4>)
 800304e:	7a1b      	ldrb	r3, [r3, #8]
 8003050:	021b      	lsls	r3, r3, #8
 8003052:	4a43      	ldr	r2, [pc, #268]	; (8003160 <rcGetBattery+0x4b4>)
 8003054:	7a52      	ldrb	r2, [r2, #9]
 8003056:	4413      	add	r3, r2
 8003058:	461a      	mov	r2, r3
 800305a:	4b42      	ldr	r3, [pc, #264]	; (8003164 <rcGetBattery+0x4b8>)
 800305c:	609a      	str	r2, [r3, #8]
			batteryMsg.nominal_capacity = (bms_uart_buff[10] << 8) + bms_uart_buff[11];
 800305e:	4b40      	ldr	r3, [pc, #256]	; (8003160 <rcGetBattery+0x4b4>)
 8003060:	7a9b      	ldrb	r3, [r3, #10]
 8003062:	b29b      	uxth	r3, r3
 8003064:	021b      	lsls	r3, r3, #8
 8003066:	b29a      	uxth	r2, r3
 8003068:	4b3d      	ldr	r3, [pc, #244]	; (8003160 <rcGetBattery+0x4b4>)
 800306a:	7adb      	ldrb	r3, [r3, #11]
 800306c:	b29b      	uxth	r3, r3
 800306e:	4413      	add	r3, r2
 8003070:	b29a      	uxth	r2, r3
 8003072:	4b3c      	ldr	r3, [pc, #240]	; (8003164 <rcGetBattery+0x4b8>)
 8003074:	819a      	strh	r2, [r3, #12]
			batteryMsg.cycles = (bms_uart_buff[12] << 8) + bms_uart_buff[13];
 8003076:	4b3a      	ldr	r3, [pc, #232]	; (8003160 <rcGetBattery+0x4b4>)
 8003078:	7b1b      	ldrb	r3, [r3, #12]
 800307a:	b29b      	uxth	r3, r3
 800307c:	021b      	lsls	r3, r3, #8
 800307e:	b29a      	uxth	r2, r3
 8003080:	4b37      	ldr	r3, [pc, #220]	; (8003160 <rcGetBattery+0x4b4>)
 8003082:	7b5b      	ldrb	r3, [r3, #13]
 8003084:	b29b      	uxth	r3, r3
 8003086:	4413      	add	r3, r2
 8003088:	b29a      	uxth	r2, r3
 800308a:	4b36      	ldr	r3, [pc, #216]	; (8003164 <rcGetBattery+0x4b8>)
 800308c:	821a      	strh	r2, [r3, #16]
			batteryMsg.date = (bms_uart_buff[14] << 8) + bms_uart_buff[15];
 800308e:	4b34      	ldr	r3, [pc, #208]	; (8003160 <rcGetBattery+0x4b4>)
 8003090:	7b9b      	ldrb	r3, [r3, #14]
 8003092:	b29b      	uxth	r3, r3
 8003094:	021b      	lsls	r3, r3, #8
 8003096:	b29a      	uxth	r2, r3
 8003098:	4b31      	ldr	r3, [pc, #196]	; (8003160 <rcGetBattery+0x4b4>)
 800309a:	7bdb      	ldrb	r3, [r3, #15]
 800309c:	b29b      	uxth	r3, r3
 800309e:	4413      	add	r3, r2
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	4b30      	ldr	r3, [pc, #192]	; (8003164 <rcGetBattery+0x4b8>)
 80030a4:	825a      	strh	r2, [r3, #18]
			batteryMsg.balance_low = (bms_uart_buff[16] << 8) + bms_uart_buff[17];
 80030a6:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <rcGetBattery+0x4b4>)
 80030a8:	7c1b      	ldrb	r3, [r3, #16]
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	021b      	lsls	r3, r3, #8
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	4b2b      	ldr	r3, [pc, #172]	; (8003160 <rcGetBattery+0x4b4>)
 80030b2:	7c5b      	ldrb	r3, [r3, #17]
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	4413      	add	r3, r2
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	4b2a      	ldr	r3, [pc, #168]	; (8003164 <rcGetBattery+0x4b8>)
 80030bc:	829a      	strh	r2, [r3, #20]
			batteryMsg.balance_high = (bms_uart_buff[18] << 8) + bms_uart_buff[19];
 80030be:	4b28      	ldr	r3, [pc, #160]	; (8003160 <rcGetBattery+0x4b4>)
 80030c0:	7c9b      	ldrb	r3, [r3, #18]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	4b25      	ldr	r3, [pc, #148]	; (8003160 <rcGetBattery+0x4b4>)
 80030ca:	7cdb      	ldrb	r3, [r3, #19]
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	4413      	add	r3, r2
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	4b24      	ldr	r3, [pc, #144]	; (8003164 <rcGetBattery+0x4b8>)
 80030d4:	82da      	strh	r2, [r3, #22]
			batteryMsg.protection = (bms_uart_buff[20] << 8) + bms_uart_buff[21];
 80030d6:	4b22      	ldr	r3, [pc, #136]	; (8003160 <rcGetBattery+0x4b4>)
 80030d8:	7d1b      	ldrb	r3, [r3, #20]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	b29a      	uxth	r2, r3
 80030e0:	4b1f      	ldr	r3, [pc, #124]	; (8003160 <rcGetBattery+0x4b4>)
 80030e2:	7d5b      	ldrb	r3, [r3, #21]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	4413      	add	r3, r2
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	4b1e      	ldr	r3, [pc, #120]	; (8003164 <rcGetBattery+0x4b8>)
 80030ec:	831a      	strh	r2, [r3, #24]
			batteryMsg.version = bms_uart_buff[22];
 80030ee:	4b1c      	ldr	r3, [pc, #112]	; (8003160 <rcGetBattery+0x4b4>)
 80030f0:	7d9a      	ldrb	r2, [r3, #22]
 80030f2:	4b1c      	ldr	r3, [pc, #112]	; (8003164 <rcGetBattery+0x4b8>)
 80030f4:	771a      	strb	r2, [r3, #28]
			batteryMsg.capacity_percent = (uint16_t)bms_uart_buff[23];
 80030f6:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <rcGetBattery+0x4b4>)
 80030f8:	7ddb      	ldrb	r3, [r3, #23]
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	4b19      	ldr	r3, [pc, #100]	; (8003164 <rcGetBattery+0x4b8>)
 80030fe:	835a      	strh	r2, [r3, #26]
			batteryMsg.MOS_state = bms_uart_buff[24];
 8003100:	4b17      	ldr	r3, [pc, #92]	; (8003160 <rcGetBattery+0x4b4>)
 8003102:	7e1a      	ldrb	r2, [r3, #24]
 8003104:	4b17      	ldr	r3, [pc, #92]	; (8003164 <rcGetBattery+0x4b8>)
 8003106:	775a      	strb	r2, [r3, #29]
			batteryMsg.num_of_battery = bms_uart_buff[25];
 8003108:	4b15      	ldr	r3, [pc, #84]	; (8003160 <rcGetBattery+0x4b4>)
 800310a:	7e5a      	ldrb	r2, [r3, #25]
 800310c:	4b15      	ldr	r3, [pc, #84]	; (8003164 <rcGetBattery+0x4b8>)
 800310e:	779a      	strb	r2, [r3, #30]
			batteryMsg.num_of_NTC = bms_uart_buff[26];
 8003110:	4b13      	ldr	r3, [pc, #76]	; (8003160 <rcGetBattery+0x4b4>)
 8003112:	7e9a      	ldrb	r2, [r3, #26]
 8003114:	4b13      	ldr	r3, [pc, #76]	; (8003164 <rcGetBattery+0x4b8>)
 8003116:	77da      	strb	r2, [r3, #31]
			batteryMsg.temp1 = ((bms_uart_buff[27] << 8) + bms_uart_buff[28]);
 8003118:	4b11      	ldr	r3, [pc, #68]	; (8003160 <rcGetBattery+0x4b4>)
 800311a:	7edb      	ldrb	r3, [r3, #27]
 800311c:	b29b      	uxth	r3, r3
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	b29a      	uxth	r2, r3
 8003122:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <rcGetBattery+0x4b4>)
 8003124:	7f1b      	ldrb	r3, [r3, #28]
 8003126:	b29b      	uxth	r3, r3
 8003128:	4413      	add	r3, r2
 800312a:	b29a      	uxth	r2, r3
 800312c:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <rcGetBattery+0x4b8>)
 800312e:	841a      	strh	r2, [r3, #32]
			batteryMsg.temp2 = ((bms_uart_buff[29] << 8) + bms_uart_buff[30]);
 8003130:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <rcGetBattery+0x4b4>)
 8003132:	7f5b      	ldrb	r3, [r3, #29]
 8003134:	b29b      	uxth	r3, r3
 8003136:	021b      	lsls	r3, r3, #8
 8003138:	b29a      	uxth	r2, r3
 800313a:	4b09      	ldr	r3, [pc, #36]	; (8003160 <rcGetBattery+0x4b4>)
 800313c:	7f9b      	ldrb	r3, [r3, #30]
 800313e:	b29b      	uxth	r3, r3
 8003140:	4413      	add	r3, r2
 8003142:	b29a      	uxth	r2, r3
 8003144:	4b07      	ldr	r3, [pc, #28]	; (8003164 <rcGetBattery+0x4b8>)
 8003146:	845a      	strh	r2, [r3, #34]	; 0x22
			globData.capacity = batteryMsg.capacity_percent;
 8003148:	4b06      	ldr	r3, [pc, #24]	; (8003164 <rcGetBattery+0x4b8>)
 800314a:	8b5b      	ldrh	r3, [r3, #26]
 800314c:	b2da      	uxtb	r2, r3
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <rcGetBattery+0x4bc>)
 8003150:	755a      	strb	r2, [r3, #21]
			HAL_UART_Transmit(&BMS_UART, (uint8_t*)bms_jbd_request_msg1, sizeof(bms_jbd_request_msg1), 100);
 8003152:	2364      	movs	r3, #100	; 0x64
 8003154:	2207      	movs	r2, #7
 8003156:	4905      	ldr	r1, [pc, #20]	; (800316c <rcGetBattery+0x4c0>)
 8003158:	4805      	ldr	r0, [pc, #20]	; (8003170 <rcGetBattery+0x4c4>)
 800315a:	f003 ff1c 	bl	8006f96 <HAL_UART_Transmit>
}
 800315e:	e0dc      	b.n	800331a <rcGetBattery+0x66e>
 8003160:	20001ee8 	.word	0x20001ee8
 8003164:	20001e30 	.word	0x20001e30
 8003168:	20000074 	.word	0x20000074
 800316c:	2000000c 	.word	0x2000000c
 8003170:	20001b04 	.word	0x20001b04
		else if (battery_comm == 0x04)
 8003174:	79fb      	ldrb	r3, [r7, #7]
 8003176:	2b04      	cmp	r3, #4
 8003178:	f040 80cf 	bne.w	800331a <rcGetBattery+0x66e>
			batteryMsg.battery_pack = bms_uart_buff[3];
 800317c:	4b69      	ldr	r3, [pc, #420]	; (8003324 <rcGetBattery+0x678>)
 800317e:	78da      	ldrb	r2, [r3, #3]
 8003180:	4b69      	ldr	r3, [pc, #420]	; (8003328 <rcGetBattery+0x67c>)
 8003182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			batteryMsg.cell_0 = (bms_uart_buff[4] << 8) + bms_uart_buff[5];
 8003186:	4b67      	ldr	r3, [pc, #412]	; (8003324 <rcGetBattery+0x678>)
 8003188:	791b      	ldrb	r3, [r3, #4]
 800318a:	b29b      	uxth	r3, r3
 800318c:	021b      	lsls	r3, r3, #8
 800318e:	b29a      	uxth	r2, r3
 8003190:	4b64      	ldr	r3, [pc, #400]	; (8003324 <rcGetBattery+0x678>)
 8003192:	795b      	ldrb	r3, [r3, #5]
 8003194:	b29b      	uxth	r3, r3
 8003196:	4413      	add	r3, r2
 8003198:	b29a      	uxth	r2, r3
 800319a:	4b63      	ldr	r3, [pc, #396]	; (8003328 <rcGetBattery+0x67c>)
 800319c:	859a      	strh	r2, [r3, #44]	; 0x2c
			batteryMsg.cell_1 = (bms_uart_buff[6] << 8) + bms_uart_buff[7];
 800319e:	4b61      	ldr	r3, [pc, #388]	; (8003324 <rcGetBattery+0x678>)
 80031a0:	799b      	ldrb	r3, [r3, #6]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	4b5e      	ldr	r3, [pc, #376]	; (8003324 <rcGetBattery+0x678>)
 80031aa:	79db      	ldrb	r3, [r3, #7]
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	4413      	add	r3, r2
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	4b5d      	ldr	r3, [pc, #372]	; (8003328 <rcGetBattery+0x67c>)
 80031b4:	85da      	strh	r2, [r3, #46]	; 0x2e
			batteryMsg.cell_2 = (bms_uart_buff[8] << 8) + bms_uart_buff[9];
 80031b6:	4b5b      	ldr	r3, [pc, #364]	; (8003324 <rcGetBattery+0x678>)
 80031b8:	7a1b      	ldrb	r3, [r3, #8]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	b29a      	uxth	r2, r3
 80031c0:	4b58      	ldr	r3, [pc, #352]	; (8003324 <rcGetBattery+0x678>)
 80031c2:	7a5b      	ldrb	r3, [r3, #9]
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	4413      	add	r3, r2
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	4b57      	ldr	r3, [pc, #348]	; (8003328 <rcGetBattery+0x67c>)
 80031cc:	861a      	strh	r2, [r3, #48]	; 0x30
			batteryMsg.cell_3 = (bms_uart_buff[10] << 8) + bms_uart_buff[11];
 80031ce:	4b55      	ldr	r3, [pc, #340]	; (8003324 <rcGetBattery+0x678>)
 80031d0:	7a9b      	ldrb	r3, [r3, #10]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	021b      	lsls	r3, r3, #8
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	4b52      	ldr	r3, [pc, #328]	; (8003324 <rcGetBattery+0x678>)
 80031da:	7adb      	ldrb	r3, [r3, #11]
 80031dc:	b29b      	uxth	r3, r3
 80031de:	4413      	add	r3, r2
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	4b51      	ldr	r3, [pc, #324]	; (8003328 <rcGetBattery+0x67c>)
 80031e4:	865a      	strh	r2, [r3, #50]	; 0x32
			batteryMsg.cell_4 = (bms_uart_buff[12] << 8) + bms_uart_buff[13];
 80031e6:	4b4f      	ldr	r3, [pc, #316]	; (8003324 <rcGetBattery+0x678>)
 80031e8:	7b1b      	ldrb	r3, [r3, #12]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	021b      	lsls	r3, r3, #8
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b4c      	ldr	r3, [pc, #304]	; (8003324 <rcGetBattery+0x678>)
 80031f2:	7b5b      	ldrb	r3, [r3, #13]
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	4413      	add	r3, r2
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	4b4b      	ldr	r3, [pc, #300]	; (8003328 <rcGetBattery+0x67c>)
 80031fc:	869a      	strh	r2, [r3, #52]	; 0x34
			batteryMsg.cell_5 = (bms_uart_buff[14] << 8) + bms_uart_buff[15];
 80031fe:	4b49      	ldr	r3, [pc, #292]	; (8003324 <rcGetBattery+0x678>)
 8003200:	7b9b      	ldrb	r3, [r3, #14]
 8003202:	b29b      	uxth	r3, r3
 8003204:	021b      	lsls	r3, r3, #8
 8003206:	b29a      	uxth	r2, r3
 8003208:	4b46      	ldr	r3, [pc, #280]	; (8003324 <rcGetBattery+0x678>)
 800320a:	7bdb      	ldrb	r3, [r3, #15]
 800320c:	b29b      	uxth	r3, r3
 800320e:	4413      	add	r3, r2
 8003210:	b29a      	uxth	r2, r3
 8003212:	4b45      	ldr	r3, [pc, #276]	; (8003328 <rcGetBattery+0x67c>)
 8003214:	86da      	strh	r2, [r3, #54]	; 0x36
			batteryMsg.cell_6 = (bms_uart_buff[16] << 8) + bms_uart_buff[17];
 8003216:	4b43      	ldr	r3, [pc, #268]	; (8003324 <rcGetBattery+0x678>)
 8003218:	7c1b      	ldrb	r3, [r3, #16]
 800321a:	b29b      	uxth	r3, r3
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	b29a      	uxth	r2, r3
 8003220:	4b40      	ldr	r3, [pc, #256]	; (8003324 <rcGetBattery+0x678>)
 8003222:	7c5b      	ldrb	r3, [r3, #17]
 8003224:	b29b      	uxth	r3, r3
 8003226:	4413      	add	r3, r2
 8003228:	b29a      	uxth	r2, r3
 800322a:	4b3f      	ldr	r3, [pc, #252]	; (8003328 <rcGetBattery+0x67c>)
 800322c:	871a      	strh	r2, [r3, #56]	; 0x38
			batteryMsg.cell_7 = (bms_uart_buff[18] << 8) + bms_uart_buff[19];
 800322e:	4b3d      	ldr	r3, [pc, #244]	; (8003324 <rcGetBattery+0x678>)
 8003230:	7c9b      	ldrb	r3, [r3, #18]
 8003232:	b29b      	uxth	r3, r3
 8003234:	021b      	lsls	r3, r3, #8
 8003236:	b29a      	uxth	r2, r3
 8003238:	4b3a      	ldr	r3, [pc, #232]	; (8003324 <rcGetBattery+0x678>)
 800323a:	7cdb      	ldrb	r3, [r3, #19]
 800323c:	b29b      	uxth	r3, r3
 800323e:	4413      	add	r3, r2
 8003240:	b29a      	uxth	r2, r3
 8003242:	4b39      	ldr	r3, [pc, #228]	; (8003328 <rcGetBattery+0x67c>)
 8003244:	875a      	strh	r2, [r3, #58]	; 0x3a
			batteryMsg.cell_8 = (bms_uart_buff[20] << 8) + bms_uart_buff[21];
 8003246:	4b37      	ldr	r3, [pc, #220]	; (8003324 <rcGetBattery+0x678>)
 8003248:	7d1b      	ldrb	r3, [r3, #20]
 800324a:	b29b      	uxth	r3, r3
 800324c:	021b      	lsls	r3, r3, #8
 800324e:	b29a      	uxth	r2, r3
 8003250:	4b34      	ldr	r3, [pc, #208]	; (8003324 <rcGetBattery+0x678>)
 8003252:	7d5b      	ldrb	r3, [r3, #21]
 8003254:	b29b      	uxth	r3, r3
 8003256:	4413      	add	r3, r2
 8003258:	b29a      	uxth	r2, r3
 800325a:	4b33      	ldr	r3, [pc, #204]	; (8003328 <rcGetBattery+0x67c>)
 800325c:	879a      	strh	r2, [r3, #60]	; 0x3c
			batteryMsg.cell_9 = (bms_uart_buff[22] << 8) + bms_uart_buff[23];
 800325e:	4b31      	ldr	r3, [pc, #196]	; (8003324 <rcGetBattery+0x678>)
 8003260:	7d9b      	ldrb	r3, [r3, #22]
 8003262:	b29b      	uxth	r3, r3
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	b29a      	uxth	r2, r3
 8003268:	4b2e      	ldr	r3, [pc, #184]	; (8003324 <rcGetBattery+0x678>)
 800326a:	7ddb      	ldrb	r3, [r3, #23]
 800326c:	b29b      	uxth	r3, r3
 800326e:	4413      	add	r3, r2
 8003270:	b29a      	uxth	r2, r3
 8003272:	4b2d      	ldr	r3, [pc, #180]	; (8003328 <rcGetBattery+0x67c>)
 8003274:	87da      	strh	r2, [r3, #62]	; 0x3e
			batteryMsg.cell_10 = (bms_uart_buff[24] << 8) + bms_uart_buff[25];
 8003276:	4b2b      	ldr	r3, [pc, #172]	; (8003324 <rcGetBattery+0x678>)
 8003278:	7e1b      	ldrb	r3, [r3, #24]
 800327a:	b29b      	uxth	r3, r3
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	b29a      	uxth	r2, r3
 8003280:	4b28      	ldr	r3, [pc, #160]	; (8003324 <rcGetBattery+0x678>)
 8003282:	7e5b      	ldrb	r3, [r3, #25]
 8003284:	b29b      	uxth	r3, r3
 8003286:	4413      	add	r3, r2
 8003288:	b29a      	uxth	r2, r3
 800328a:	4b27      	ldr	r3, [pc, #156]	; (8003328 <rcGetBattery+0x67c>)
 800328c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			batteryMsg.cell_11 = (bms_uart_buff[26] << 8) + bms_uart_buff[27];
 8003290:	4b24      	ldr	r3, [pc, #144]	; (8003324 <rcGetBattery+0x678>)
 8003292:	7e9b      	ldrb	r3, [r3, #26]
 8003294:	b29b      	uxth	r3, r3
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	b29a      	uxth	r2, r3
 800329a:	4b22      	ldr	r3, [pc, #136]	; (8003324 <rcGetBattery+0x678>)
 800329c:	7edb      	ldrb	r3, [r3, #27]
 800329e:	b29b      	uxth	r3, r3
 80032a0:	4413      	add	r3, r2
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	4b20      	ldr	r3, [pc, #128]	; (8003328 <rcGetBattery+0x67c>)
 80032a6:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			batteryMsg.cell_12 = (bms_uart_buff[28] << 8) + bms_uart_buff[29];
 80032aa:	4b1e      	ldr	r3, [pc, #120]	; (8003324 <rcGetBattery+0x678>)
 80032ac:	7f1b      	ldrb	r3, [r3, #28]
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <rcGetBattery+0x678>)
 80032b6:	7f5b      	ldrb	r3, [r3, #29]
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	4413      	add	r3, r2
 80032bc:	b29a      	uxth	r2, r3
 80032be:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <rcGetBattery+0x67c>)
 80032c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			batteryMsg.cell_13 = (bms_uart_buff[30] << 8) + bms_uart_buff[31];
 80032c4:	4b17      	ldr	r3, [pc, #92]	; (8003324 <rcGetBattery+0x678>)
 80032c6:	7f9b      	ldrb	r3, [r3, #30]
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	4b15      	ldr	r3, [pc, #84]	; (8003324 <rcGetBattery+0x678>)
 80032d0:	7fdb      	ldrb	r3, [r3, #31]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	4413      	add	r3, r2
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	4b13      	ldr	r3, [pc, #76]	; (8003328 <rcGetBattery+0x67c>)
 80032da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			batteryMsg.cell_14 = (bms_uart_buff[32] << 8) + bms_uart_buff[33];
 80032de:	4b11      	ldr	r3, [pc, #68]	; (8003324 <rcGetBattery+0x678>)
 80032e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	021b      	lsls	r3, r3, #8
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	4b0e      	ldr	r3, [pc, #56]	; (8003324 <rcGetBattery+0x678>)
 80032ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	4413      	add	r3, r2
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	4b0c      	ldr	r3, [pc, #48]	; (8003328 <rcGetBattery+0x67c>)
 80032f8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			batteryMsg.cell_15 = (bms_uart_buff[34] << 8) + bms_uart_buff[35];
 80032fc:	4b09      	ldr	r3, [pc, #36]	; (8003324 <rcGetBattery+0x678>)
 80032fe:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003302:	b29b      	uxth	r3, r3
 8003304:	021b      	lsls	r3, r3, #8
 8003306:	b29a      	uxth	r2, r3
 8003308:	4b06      	ldr	r3, [pc, #24]	; (8003324 <rcGetBattery+0x678>)
 800330a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800330e:	b29b      	uxth	r3, r3
 8003310:	4413      	add	r3, r2
 8003312:	b29a      	uxth	r2, r3
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <rcGetBattery+0x67c>)
 8003316:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	20001ee8 	.word	0x20001ee8
 8003328:	20001e30 	.word	0x20001e30

0800332c <calculateCS>:

uint8_t calculateCS(uint8_t *msg, int msg_size) {
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint8_t cs = 0;
 8003336:	2300      	movs	r3, #0
 8003338:	73fb      	strb	r3, [r7, #15]
  for (int i=0; i<msg_size; i++)
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	da0a      	bge.n	800335c <calculateCS+0x30>
  {
    cs+=msg[i];
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	4413      	add	r3, r2
 800334c:	781a      	ldrb	r2, [r3, #0]
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	4413      	add	r3, r2
 8003352:	73fb      	strb	r3, [r7, #15]
  for (int i=0; i<msg_size; i++)
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	3301      	adds	r3, #1
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	e7f0      	b.n	800333e <calculateCS+0x12>
  }
  return cs;
 800335c:	7bfb      	ldrb	r3, [r7, #15]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3714      	adds	r7, #20
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
	...

0800336c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
	uint32_t er = HAL_UART_GetError(huart);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f004 f9b1 	bl	80076dc <HAL_UART_GetError>
 800337a:	61f8      	str	r0, [r7, #28]
	switch (er) {
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	3b01      	subs	r3, #1
 8003380:	2b0f      	cmp	r3, #15
 8003382:	d863      	bhi.n	800344c <HAL_UART_ErrorCallback+0xe0>
 8003384:	a201      	add	r2, pc, #4	; (adr r2, 800338c <HAL_UART_ErrorCallback+0x20>)
 8003386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338a:	bf00      	nop
 800338c:	080033cd 	.word	0x080033cd
 8003390:	080033eb 	.word	0x080033eb
 8003394:	0800344d 	.word	0x0800344d
 8003398:	08003409 	.word	0x08003409
 800339c:	0800344d 	.word	0x0800344d
 80033a0:	0800344d 	.word	0x0800344d
 80033a4:	0800344d 	.word	0x0800344d
 80033a8:	08003427 	.word	0x08003427
 80033ac:	0800344d 	.word	0x0800344d
 80033b0:	0800344d 	.word	0x0800344d
 80033b4:	0800344d 	.word	0x0800344d
 80033b8:	0800344d 	.word	0x0800344d
 80033bc:	0800344d 	.word	0x0800344d
 80033c0:	0800344d 	.word	0x0800344d
 80033c4:	0800344d 	.word	0x0800344d
 80033c8:	08003445 	.word	0x08003445
		case HAL_UART_ERROR_PE:
			__HAL_UART_CLEAR_PEFLAG(huart);
 80033cc:	2300      	movs	r3, #0
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	61bb      	str	r3, [r7, #24]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	61bb      	str	r3, [r7, #24]
 80033e0:	69bb      	ldr	r3, [r7, #24]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80033e8:	e031      	b.n	800344e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_NE:
			__HAL_UART_CLEAR_NEFLAG(huart);
 80033ea:	2300      	movs	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	617b      	str	r3, [r7, #20]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	697b      	ldr	r3, [r7, #20]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8003406:	e022      	b.n	800344e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_FE:
			__HAL_UART_CLEAR_FEFLAG(huart);
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	613b      	str	r3, [r7, #16]
 800341c:	693b      	ldr	r3, [r7, #16]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8003424:	e013      	b.n	800344e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_ORE:
			__HAL_UART_CLEAR_OREFLAG(huart);
 8003426:	2300      	movs	r3, #0
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	60fb      	str	r3, [r7, #12]
 800343a:	68fb      	ldr	r3, [r7, #12]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8003442:	e004      	b.n	800344e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_DMA:
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 800344a:	e000      	b.n	800344e <HAL_UART_ErrorCallback+0xe2>
		default:
			break;
 800344c:	bf00      	nop
	}
	if (huart->Instance == WIFI_UART_Ins) {
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a21      	ldr	r2, [pc, #132]	; (80034d8 <HAL_UART_ErrorCallback+0x16c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d110      	bne.n	800347a <HAL_UART_ErrorCallback+0x10e>
		new_wifi_data = 1;
 8003458:	4b20      	ldr	r3, [pc, #128]	; (80034dc <HAL_UART_ErrorCallback+0x170>)
 800345a:	2201      	movs	r2, #1
 800345c:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff,
 800345e:	2264      	movs	r2, #100	; 0x64
 8003460:	491f      	ldr	r1, [pc, #124]	; (80034e0 <HAL_UART_ErrorCallback+0x174>)
 8003462:	4820      	ldr	r0, [pc, #128]	; (80034e4 <HAL_UART_ErrorCallback+0x178>)
 8003464:	f003 fe29 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
				sizeof(wifi_uart_buff));
		__HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 8003468:	4b1f      	ldr	r3, [pc, #124]	; (80034e8 <HAL_UART_ErrorCallback+0x17c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <HAL_UART_ErrorCallback+0x17c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0208 	bic.w	r2, r2, #8
 8003476:	601a      	str	r2, [r3, #0]
		new_remote_data = 0;
		HAL_UARTEx_ReceiveToIdle_DMA(&RC_UART, rc_uart_buff,
				sizeof(rc_uart_buff));
		__HAL_DMA_DISABLE_IT(&RC_UART_DMA, DMA_IT_HT);
	}
}
 8003478:	e02a      	b.n	80034d0 <HAL_UART_ErrorCallback+0x164>
	else if (huart->Instance == BMS_UART_Ins) {
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a1b      	ldr	r2, [pc, #108]	; (80034ec <HAL_UART_ErrorCallback+0x180>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d110      	bne.n	80034a6 <HAL_UART_ErrorCallback+0x13a>
		new_bms_data = 0;
 8003484:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <HAL_UART_ErrorCallback+0x184>)
 8003486:	2200      	movs	r2, #0
 8003488:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&BMS_UART, bms_uart_buff,
 800348a:	2264      	movs	r2, #100	; 0x64
 800348c:	4919      	ldr	r1, [pc, #100]	; (80034f4 <HAL_UART_ErrorCallback+0x188>)
 800348e:	481a      	ldr	r0, [pc, #104]	; (80034f8 <HAL_UART_ErrorCallback+0x18c>)
 8003490:	f003 fe13 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&BMS_UART_DMA, DMA_IT_HT);
 8003494:	4b19      	ldr	r3, [pc, #100]	; (80034fc <HAL_UART_ErrorCallback+0x190>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	4b18      	ldr	r3, [pc, #96]	; (80034fc <HAL_UART_ErrorCallback+0x190>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0208 	bic.w	r2, r2, #8
 80034a2:	601a      	str	r2, [r3, #0]
}
 80034a4:	e014      	b.n	80034d0 <HAL_UART_ErrorCallback+0x164>
	else if (huart->Instance == RC_UART_Ins) {
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a15      	ldr	r2, [pc, #84]	; (8003500 <HAL_UART_ErrorCallback+0x194>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d10f      	bne.n	80034d0 <HAL_UART_ErrorCallback+0x164>
		new_remote_data = 0;
 80034b0:	4b14      	ldr	r3, [pc, #80]	; (8003504 <HAL_UART_ErrorCallback+0x198>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&RC_UART, rc_uart_buff,
 80034b6:	2264      	movs	r2, #100	; 0x64
 80034b8:	4913      	ldr	r1, [pc, #76]	; (8003508 <HAL_UART_ErrorCallback+0x19c>)
 80034ba:	4814      	ldr	r0, [pc, #80]	; (800350c <HAL_UART_ErrorCallback+0x1a0>)
 80034bc:	f003 fdfd 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&RC_UART_DMA, DMA_IT_HT);
 80034c0:	4b13      	ldr	r3, [pc, #76]	; (8003510 <HAL_UART_ErrorCallback+0x1a4>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b12      	ldr	r3, [pc, #72]	; (8003510 <HAL_UART_ErrorCallback+0x1a4>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0208 	bic.w	r2, r2, #8
 80034ce:	601a      	str	r2, [r3, #0]
}
 80034d0:	bf00      	nop
 80034d2:	3720      	adds	r7, #32
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40011000 	.word	0x40011000
 80034dc:	20001e80 	.word	0x20001e80
 80034e0:	20001f4c 	.word	0x20001f4c
 80034e4:	20001ac0 	.word	0x20001ac0
 80034e8:	20001b8c 	.word	0x20001b8c
 80034ec:	40004400 	.word	0x40004400
 80034f0:	20001e82 	.word	0x20001e82
 80034f4:	20001ee8 	.word	0x20001ee8
 80034f8:	20001b04 	.word	0x20001b04
 80034fc:	20001bec 	.word	0x20001bec
 8003500:	40004800 	.word	0x40004800
 8003504:	20001e81 	.word	0x20001e81
 8003508:	20001e84 	.word	0x20001e84
 800350c:	20001b48 	.word	0x20001b48
 8003510:	20001c4c 	.word	0x20001c4c

08003514 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == WIFI_UART_Ins) {
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a21      	ldr	r2, [pc, #132]	; (80035ac <HAL_UARTEx_RxEventCallback+0x98>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d110      	bne.n	800354c <HAL_UARTEx_RxEventCallback+0x38>
		new_wifi_data = 1;
 800352a:	4b21      	ldr	r3, [pc, #132]	; (80035b0 <HAL_UARTEx_RxEventCallback+0x9c>)
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff, sizeof(wifi_uart_buff));
 8003530:	2264      	movs	r2, #100	; 0x64
 8003532:	4920      	ldr	r1, [pc, #128]	; (80035b4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003534:	4820      	ldr	r0, [pc, #128]	; (80035b8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8003536:	f003 fdc0 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 800353a:	4b20      	ldr	r3, [pc, #128]	; (80035bc <HAL_UARTEx_RxEventCallback+0xa8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b1e      	ldr	r3, [pc, #120]	; (80035bc <HAL_UARTEx_RxEventCallback+0xa8>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0208 	bic.w	r2, r2, #8
 8003548:	601a      	str	r2, [r3, #0]
	else if (huart->Instance == RC_UART_Ins) {
		new_remote_data = 1;
		HAL_UARTEx_ReceiveToIdle_DMA(&RC_UART, rc_uart_buff, sizeof(rc_uart_buff));
		__HAL_DMA_DISABLE_IT(&RC_UART_DMA, DMA_IT_HT);
	}
}
 800354a:	e02a      	b.n	80035a2 <HAL_UARTEx_RxEventCallback+0x8e>
	else if (huart->Instance == BMS_UART_Ins) {
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1b      	ldr	r2, [pc, #108]	; (80035c0 <HAL_UARTEx_RxEventCallback+0xac>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d110      	bne.n	8003578 <HAL_UARTEx_RxEventCallback+0x64>
		new_bms_data = 1;
 8003556:	4b1b      	ldr	r3, [pc, #108]	; (80035c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8003558:	2201      	movs	r2, #1
 800355a:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&BMS_UART, bms_uart_buff, sizeof(bms_uart_buff));
 800355c:	2264      	movs	r2, #100	; 0x64
 800355e:	491a      	ldr	r1, [pc, #104]	; (80035c8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8003560:	481a      	ldr	r0, [pc, #104]	; (80035cc <HAL_UARTEx_RxEventCallback+0xb8>)
 8003562:	f003 fdaa 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&BMS_UART_DMA, DMA_IT_HT);
 8003566:	4b1a      	ldr	r3, [pc, #104]	; (80035d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	4b18      	ldr	r3, [pc, #96]	; (80035d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0208 	bic.w	r2, r2, #8
 8003574:	601a      	str	r2, [r3, #0]
}
 8003576:	e014      	b.n	80035a2 <HAL_UARTEx_RxEventCallback+0x8e>
	else if (huart->Instance == RC_UART_Ins) {
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a15      	ldr	r2, [pc, #84]	; (80035d4 <HAL_UARTEx_RxEventCallback+0xc0>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d10f      	bne.n	80035a2 <HAL_UARTEx_RxEventCallback+0x8e>
		new_remote_data = 1;
 8003582:	4b15      	ldr	r3, [pc, #84]	; (80035d8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003584:	2201      	movs	r2, #1
 8003586:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&RC_UART, rc_uart_buff, sizeof(rc_uart_buff));
 8003588:	2264      	movs	r2, #100	; 0x64
 800358a:	4914      	ldr	r1, [pc, #80]	; (80035dc <HAL_UARTEx_RxEventCallback+0xc8>)
 800358c:	4814      	ldr	r0, [pc, #80]	; (80035e0 <HAL_UARTEx_RxEventCallback+0xcc>)
 800358e:	f003 fd94 	bl	80070ba <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&RC_UART_DMA, DMA_IT_HT);
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4b12      	ldr	r3, [pc, #72]	; (80035e4 <HAL_UARTEx_RxEventCallback+0xd0>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0208 	bic.w	r2, r2, #8
 80035a0:	601a      	str	r2, [r3, #0]
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40011000 	.word	0x40011000
 80035b0:	20001e80 	.word	0x20001e80
 80035b4:	20001f4c 	.word	0x20001f4c
 80035b8:	20001ac0 	.word	0x20001ac0
 80035bc:	20001b8c 	.word	0x20001b8c
 80035c0:	40004400 	.word	0x40004400
 80035c4:	20001e82 	.word	0x20001e82
 80035c8:	20001ee8 	.word	0x20001ee8
 80035cc:	20001b04 	.word	0x20001b04
 80035d0:	20001bec 	.word	0x20001bec
 80035d4:	40004800 	.word	0x40004800
 80035d8:	20001e81 	.word	0x20001e81
 80035dc:	20001e84 	.word	0x20001e84
 80035e0:	20001b48 	.word	0x20001b48
 80035e4:	20001c4c 	.word	0x20001c4c

080035e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035ec:	4b0e      	ldr	r3, [pc, #56]	; (8003628 <HAL_Init+0x40>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a0d      	ldr	r2, [pc, #52]	; (8003628 <HAL_Init+0x40>)
 80035f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035f8:	4b0b      	ldr	r3, [pc, #44]	; (8003628 <HAL_Init+0x40>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a0a      	ldr	r2, [pc, #40]	; (8003628 <HAL_Init+0x40>)
 80035fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003602:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003604:	4b08      	ldr	r3, [pc, #32]	; (8003628 <HAL_Init+0x40>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a07      	ldr	r2, [pc, #28]	; (8003628 <HAL_Init+0x40>)
 800360a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800360e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003610:	2003      	movs	r0, #3
 8003612:	f000 ff8a 	bl	800452a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003616:	200f      	movs	r0, #15
 8003618:	f7fd fb1e 	bl	8000c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800361c:	f7fd faf0 	bl	8000c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40023c00 	.word	0x40023c00

0800362c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003630:	4b06      	ldr	r3, [pc, #24]	; (800364c <HAL_IncTick+0x20>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	4b06      	ldr	r3, [pc, #24]	; (8003650 <HAL_IncTick+0x24>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4413      	add	r3, r2
 800363c:	4a04      	ldr	r2, [pc, #16]	; (8003650 <HAL_IncTick+0x24>)
 800363e:	6013      	str	r3, [r2, #0]
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	20000028 	.word	0x20000028
 8003650:	20001fb8 	.word	0x20001fb8

08003654 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return uwTick;
 8003658:	4b03      	ldr	r3, [pc, #12]	; (8003668 <HAL_GetTick+0x14>)
 800365a:	681b      	ldr	r3, [r3, #0]
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	20001fb8 	.word	0x20001fb8

0800366c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003674:	f7ff ffee 	bl	8003654 <HAL_GetTick>
 8003678:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d005      	beq.n	8003692 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003686:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <HAL_Delay+0x44>)
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	461a      	mov	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	4413      	add	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003692:	bf00      	nop
 8003694:	f7ff ffde 	bl	8003654 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d8f7      	bhi.n	8003694 <HAL_Delay+0x28>
  {
  }
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	20000028 	.word	0x20000028

080036b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e0ed      	b.n	80038a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d102      	bne.n	80036d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7fc ff66 	bl	80005a4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036e8:	f7ff ffb4 	bl	8003654 <HAL_GetTick>
 80036ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036ee:	e012      	b.n	8003716 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036f0:	f7ff ffb0 	bl	8003654 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b0a      	cmp	r3, #10
 80036fc:	d90b      	bls.n	8003716 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2205      	movs	r2, #5
 800370e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0c5      	b.n	80038a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0e5      	beq.n	80036f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0202 	bic.w	r2, r2, #2
 8003732:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003734:	f7ff ff8e 	bl	8003654 <HAL_GetTick>
 8003738:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800373a:	e012      	b.n	8003762 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800373c:	f7ff ff8a 	bl	8003654 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b0a      	cmp	r3, #10
 8003748:	d90b      	bls.n	8003762 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2205      	movs	r2, #5
 800375a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e09f      	b.n	80038a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1e5      	bne.n	800373c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	7e1b      	ldrb	r3, [r3, #24]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d108      	bne.n	800378a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e007      	b.n	800379a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003798:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	7e5b      	ldrb	r3, [r3, #25]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d108      	bne.n	80037b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	e007      	b.n	80037c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	7e9b      	ldrb	r3, [r3, #26]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d108      	bne.n	80037de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0220 	orr.w	r2, r2, #32
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	e007      	b.n	80037ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0220 	bic.w	r2, r2, #32
 80037ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	7edb      	ldrb	r3, [r3, #27]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d108      	bne.n	8003808 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0210 	bic.w	r2, r2, #16
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	e007      	b.n	8003818 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0210 	orr.w	r2, r2, #16
 8003816:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	7f1b      	ldrb	r3, [r3, #28]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d108      	bne.n	8003832 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0208 	orr.w	r2, r2, #8
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	e007      	b.n	8003842 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0208 	bic.w	r2, r2, #8
 8003840:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	7f5b      	ldrb	r3, [r3, #29]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d108      	bne.n	800385c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0204 	orr.w	r2, r2, #4
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e007      	b.n	800386c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0204 	bic.w	r2, r2, #4
 800386a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	431a      	orrs	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	ea42 0103 	orr.w	r1, r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	1e5a      	subs	r2, r3, #1
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
	...

080038ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80038c4:	7cfb      	ldrb	r3, [r7, #19]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d003      	beq.n	80038d2 <HAL_CAN_ConfigFilter+0x26>
 80038ca:	7cfb      	ldrb	r3, [r7, #19]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	f040 80be 	bne.w	8003a4e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80038d2:	4b65      	ldr	r3, [pc, #404]	; (8003a68 <HAL_CAN_ConfigFilter+0x1bc>)
 80038d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038dc:	f043 0201 	orr.w	r2, r3, #1
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038ec:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	021b      	lsls	r3, r3, #8
 8003902:	431a      	orrs	r2, r3
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f003 031f 	and.w	r3, r3, #31
 8003912:	2201      	movs	r2, #1
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	43db      	mvns	r3, r3
 8003924:	401a      	ands	r2, r3
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d123      	bne.n	800397c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	43db      	mvns	r3, r3
 800393e:	401a      	ands	r2, r3
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003956:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	3248      	adds	r2, #72	; 0x48
 800395c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003970:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003972:	6979      	ldr	r1, [r7, #20]
 8003974:	3348      	adds	r3, #72	; 0x48
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	440b      	add	r3, r1
 800397a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d122      	bne.n	80039ca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	431a      	orrs	r2, r3
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80039a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	3248      	adds	r2, #72	; 0x48
 80039aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039c0:	6979      	ldr	r1, [r7, #20]
 80039c2:	3348      	adds	r3, #72	; 0x48
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d109      	bne.n	80039e6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	43db      	mvns	r3, r3
 80039dc:	401a      	ands	r2, r3
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80039e4:	e007      	b.n	80039f6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d109      	bne.n	8003a12 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	401a      	ands	r2, r3
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003a10:	e007      	b.n	8003a22 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d107      	bne.n	8003a3a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a40:	f023 0201 	bic.w	r2, r3, #1
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e006      	b.n	8003a5c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
  }
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	371c      	adds	r7, #28
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	40006400 	.word	0x40006400

08003a6c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d12e      	bne.n	8003ade <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2202      	movs	r2, #2
 8003a84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a98:	f7ff fddc 	bl	8003654 <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a9e:	e012      	b.n	8003ac6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003aa0:	f7ff fdd8 	bl	8003654 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b0a      	cmp	r3, #10
 8003aac:	d90b      	bls.n	8003ac6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2205      	movs	r2, #5
 8003abe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e012      	b.n	8003aec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1e5      	bne.n	8003aa0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003ada:	2300      	movs	r3, #0
 8003adc:	e006      	b.n	8003aec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
  }
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b089      	sub	sp, #36	; 0x24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
 8003b00:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b08:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b12:	7ffb      	ldrb	r3, [r7, #31]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d003      	beq.n	8003b20 <HAL_CAN_AddTxMessage+0x2c>
 8003b18:	7ffb      	ldrb	r3, [r7, #31]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	f040 80b8 	bne.w	8003c90 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10a      	bne.n	8003b40 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d105      	bne.n	8003b40 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 80a0 	beq.w	8003c80 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	0e1b      	lsrs	r3, r3, #24
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d907      	bls.n	8003b60 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e09e      	b.n	8003c9e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003b60:	2201      	movs	r2, #1
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	409a      	lsls	r2, r3
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10d      	bne.n	8003b8e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003b7c:	68f9      	ldr	r1, [r7, #12]
 8003b7e:	6809      	ldr	r1, [r1, #0]
 8003b80:	431a      	orrs	r2, r3
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3318      	adds	r3, #24
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	440b      	add	r3, r1
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	e00f      	b.n	8003bae <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b98:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b9e:	68f9      	ldr	r1, [r7, #12]
 8003ba0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003ba2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	3318      	adds	r3, #24
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	440b      	add	r3, r1
 8003bac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6819      	ldr	r1, [r3, #0]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	691a      	ldr	r2, [r3, #16]
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	3318      	adds	r3, #24
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	440b      	add	r3, r1
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	7d1b      	ldrb	r3, [r3, #20]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d111      	bne.n	8003bee <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	3318      	adds	r3, #24
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3304      	adds	r3, #4
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	6811      	ldr	r1, [r2, #0]
 8003bde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	3318      	adds	r3, #24
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	440b      	add	r3, r1
 8003bea:	3304      	adds	r3, #4
 8003bec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3307      	adds	r3, #7
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	061a      	lsls	r2, r3, #24
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3306      	adds	r3, #6
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	041b      	lsls	r3, r3, #16
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3305      	adds	r3, #5
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	021b      	lsls	r3, r3, #8
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	3204      	adds	r2, #4
 8003c0e:	7812      	ldrb	r2, [r2, #0]
 8003c10:	4610      	mov	r0, r2
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	6811      	ldr	r1, [r2, #0]
 8003c16:	ea43 0200 	orr.w	r2, r3, r0
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	440b      	add	r3, r1
 8003c20:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003c24:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3303      	adds	r3, #3
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	061a      	lsls	r2, r3, #24
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3302      	adds	r3, #2
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	041b      	lsls	r3, r3, #16
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	4313      	orrs	r3, r2
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	7812      	ldrb	r2, [r2, #0]
 8003c46:	4610      	mov	r0, r2
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	6811      	ldr	r1, [r2, #0]
 8003c4c:	ea43 0200 	orr.w	r2, r3, r0
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	440b      	add	r3, r1
 8003c56:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003c5a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	3318      	adds	r3, #24
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	4413      	add	r3, r2
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	6811      	ldr	r1, [r2, #0]
 8003c6e:	f043 0201 	orr.w	r2, r3, #1
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	3318      	adds	r3, #24
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	440b      	add	r3, r1
 8003c7a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e00e      	b.n	8003c9e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e006      	b.n	8003c9e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
  }
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3724      	adds	r7, #36	; 0x24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b085      	sub	sp, #20
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cbc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003cbe:	7afb      	ldrb	r3, [r7, #11]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d002      	beq.n	8003cca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003cc4:	7afb      	ldrb	r3, [r7, #11]
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d11d      	bne.n	8003d06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d002      	beq.n	8003d06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	3301      	adds	r3, #1
 8003d04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003d06:	68fb      	ldr	r3, [r7, #12]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d28:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d2a:	7dfb      	ldrb	r3, [r7, #23]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d003      	beq.n	8003d38 <HAL_CAN_GetRxMessage+0x24>
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	f040 80f3 	bne.w	8003f1e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10e      	bne.n	8003d5c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d116      	bne.n	8003d7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d50:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0e7      	b.n	8003f2c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d107      	bne.n	8003d7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e0d8      	b.n	8003f2c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	331b      	adds	r3, #27
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	4413      	add	r3, r2
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0204 	and.w	r2, r3, #4
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10c      	bne.n	8003db2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	331b      	adds	r3, #27
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	4413      	add	r3, r2
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	0d5b      	lsrs	r3, r3, #21
 8003da8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	e00b      	b.n	8003dca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	331b      	adds	r3, #27
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	4413      	add	r3, r2
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	08db      	lsrs	r3, r3, #3
 8003dc2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	331b      	adds	r3, #27
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	4413      	add	r3, r2
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0202 	and.w	r2, r3, #2
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	331b      	adds	r3, #27
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	4413      	add	r3, r2
 8003dec:	3304      	adds	r3, #4
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 020f 	and.w	r2, r3, #15
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	331b      	adds	r3, #27
 8003e00:	011b      	lsls	r3, r3, #4
 8003e02:	4413      	add	r3, r2
 8003e04:	3304      	adds	r3, #4
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	0a1b      	lsrs	r3, r3, #8
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	331b      	adds	r3, #27
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	4413      	add	r3, r2
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	0c1b      	lsrs	r3, r3, #16
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	4413      	add	r3, r2
 8003e32:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	0a1a      	lsrs	r2, r3, #8
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	3301      	adds	r3, #1
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	0c1a      	lsrs	r2, r3, #16
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	3302      	adds	r3, #2
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	0e1a      	lsrs	r2, r3, #24
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	3303      	adds	r3, #3
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	4413      	add	r3, r2
 8003e96:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	0a1a      	lsrs	r2, r3, #8
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	3305      	adds	r3, #5
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	0c1a      	lsrs	r2, r3, #16
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	3306      	adds	r3, #6
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	4413      	add	r3, r2
 8003ee2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	0e1a      	lsrs	r2, r3, #24
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	3307      	adds	r3, #7
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d108      	bne.n	8003f0a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0220 	orr.w	r2, r2, #32
 8003f06:	60da      	str	r2, [r3, #12]
 8003f08:	e007      	b.n	8003f1a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	691a      	ldr	r2, [r3, #16]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f042 0220 	orr.w	r2, r2, #32
 8003f18:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	e006      	b.n	8003f2c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f22:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
  }
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	371c      	adds	r7, #28
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f48:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d002      	beq.n	8003f56 <HAL_CAN_ActivateNotification+0x1e>
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d109      	bne.n	8003f6a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6959      	ldr	r1, [r3, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	e006      	b.n	8003f78 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
  }
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b08a      	sub	sp, #40	; 0x28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d07c      	beq.n	80040c4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d023      	beq.n	800401c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f983 	bl	80042f2 <HAL_CAN_TxMailbox0CompleteCallback>
 8003fec:	e016      	b.n	800401c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d004      	beq.n	8004002 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8004000:	e00c      	b.n	800401c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d004      	beq.n	8004016 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004012:	627b      	str	r3, [r7, #36]	; 0x24
 8004014:	e002      	b.n	800401c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f989 	bl	800432e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d024      	beq.n	8004070 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800402e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f963 	bl	8004306 <HAL_CAN_TxMailbox1CompleteCallback>
 8004040:	e016      	b.n	8004070 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004048:	2b00      	cmp	r3, #0
 800404a:	d004      	beq.n	8004056 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800404c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004052:	627b      	str	r3, [r7, #36]	; 0x24
 8004054:	e00c      	b.n	8004070 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800405c:	2b00      	cmp	r3, #0
 800405e:	d004      	beq.n	800406a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004062:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004066:	627b      	str	r3, [r7, #36]	; 0x24
 8004068:	e002      	b.n	8004070 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f969 	bl	8004342 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d024      	beq.n	80040c4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004082:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f943 	bl	800431a <HAL_CAN_TxMailbox2CompleteCallback>
 8004094:	e016      	b.n	80040c4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80040a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040a6:	627b      	str	r3, [r7, #36]	; 0x24
 80040a8:	e00c      	b.n	80040c4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d004      	beq.n	80040be <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
 80040bc:	e002      	b.n	80040c4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f949 	bl	8004356 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00c      	beq.n	80040e8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d007      	beq.n	80040e8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040de:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2210      	movs	r2, #16
 80040e6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	f003 0304 	and.w	r3, r3, #4
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00b      	beq.n	800410a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0308 	and.w	r3, r3, #8
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d006      	beq.n	800410a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2208      	movs	r2, #8
 8004102:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f930 	bl	800436a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d009      	beq.n	8004128 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fd ffa0 	bl	8002068 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00c      	beq.n	800414c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f003 0310 	and.w	r3, r3, #16
 8004138:	2b00      	cmp	r3, #0
 800413a:	d007      	beq.n	800414c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004142:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2210      	movs	r2, #16
 800414a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	f003 0320 	and.w	r3, r3, #32
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00b      	beq.n	800416e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f003 0308 	and.w	r3, r3, #8
 800415c:	2b00      	cmp	r3, #0
 800415e:	d006      	beq.n	800416e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2208      	movs	r2, #8
 8004166:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f912 	bl	8004392 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	2b00      	cmp	r3, #0
 8004176:	d009      	beq.n	800418c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f8f9 	bl	800437e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800418c:	6a3b      	ldr	r3, [r7, #32]
 800418e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00b      	beq.n	80041ae <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	f003 0310 	and.w	r3, r3, #16
 800419c:	2b00      	cmp	r3, #0
 800419e:	d006      	beq.n	80041ae <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2210      	movs	r2, #16
 80041a6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f8fc 	bl	80043a6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00b      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d006      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2208      	movs	r2, #8
 80041c8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f8f5 	bl	80043ba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d07b      	beq.n	80042d2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d072      	beq.n	80042ca <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d008      	beq.n	8004200 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004200:	6a3b      	ldr	r3, [r7, #32]
 8004202:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004206:	2b00      	cmp	r3, #0
 8004208:	d008      	beq.n	800421c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	f043 0302 	orr.w	r3, r3, #2
 800421a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004222:	2b00      	cmp	r3, #0
 8004224:	d008      	beq.n	8004238 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	f043 0304 	orr.w	r3, r3, #4
 8004236:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800423e:	2b00      	cmp	r3, #0
 8004240:	d043      	beq.n	80042ca <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004248:	2b00      	cmp	r3, #0
 800424a:	d03e      	beq.n	80042ca <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004252:	2b60      	cmp	r3, #96	; 0x60
 8004254:	d02b      	beq.n	80042ae <HAL_CAN_IRQHandler+0x32a>
 8004256:	2b60      	cmp	r3, #96	; 0x60
 8004258:	d82e      	bhi.n	80042b8 <HAL_CAN_IRQHandler+0x334>
 800425a:	2b50      	cmp	r3, #80	; 0x50
 800425c:	d022      	beq.n	80042a4 <HAL_CAN_IRQHandler+0x320>
 800425e:	2b50      	cmp	r3, #80	; 0x50
 8004260:	d82a      	bhi.n	80042b8 <HAL_CAN_IRQHandler+0x334>
 8004262:	2b40      	cmp	r3, #64	; 0x40
 8004264:	d019      	beq.n	800429a <HAL_CAN_IRQHandler+0x316>
 8004266:	2b40      	cmp	r3, #64	; 0x40
 8004268:	d826      	bhi.n	80042b8 <HAL_CAN_IRQHandler+0x334>
 800426a:	2b30      	cmp	r3, #48	; 0x30
 800426c:	d010      	beq.n	8004290 <HAL_CAN_IRQHandler+0x30c>
 800426e:	2b30      	cmp	r3, #48	; 0x30
 8004270:	d822      	bhi.n	80042b8 <HAL_CAN_IRQHandler+0x334>
 8004272:	2b10      	cmp	r3, #16
 8004274:	d002      	beq.n	800427c <HAL_CAN_IRQHandler+0x2f8>
 8004276:	2b20      	cmp	r3, #32
 8004278:	d005      	beq.n	8004286 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800427a:	e01d      	b.n	80042b8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800427c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427e:	f043 0308 	orr.w	r3, r3, #8
 8004282:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004284:	e019      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	f043 0310 	orr.w	r3, r3, #16
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800428e:	e014      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004292:	f043 0320 	orr.w	r3, r3, #32
 8004296:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004298:	e00f      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80042a2:	e00a      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80042ac:	e005      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80042b6:	e000      	b.n	80042ba <HAL_CAN_IRQHandler+0x336>
            break;
 80042b8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	699a      	ldr	r2, [r3, #24]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80042c8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2204      	movs	r2, #4
 80042d0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80042d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d008      	beq.n	80042ea <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7fd fee1 	bl	80020ac <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80042ea:	bf00      	nop
 80042ec:	3728      	adds	r7, #40	; 0x28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004306:	b480      	push	{r7}
 8004308:	b083      	sub	sp, #12
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800430e:	bf00      	nop
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800431a:	b480      	push	{r7}
 800431c:	b083      	sub	sp, #12
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004322:	bf00      	nop
 8004324:	370c      	adds	r7, #12
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004356:	b480      	push	{r7}
 8004358:	b083      	sub	sp, #12
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr

08004392 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004392:	b480      	push	{r7}
 8004394:	b083      	sub	sp, #12
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
	...

080043d0 <__NVIC_SetPriorityGrouping>:
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e0:	4b0c      	ldr	r3, [pc, #48]	; (8004414 <__NVIC_SetPriorityGrouping+0x44>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043ec:	4013      	ands	r3, r2
 80043ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004402:	4a04      	ldr	r2, [pc, #16]	; (8004414 <__NVIC_SetPriorityGrouping+0x44>)
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	60d3      	str	r3, [r2, #12]
}
 8004408:	bf00      	nop
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <__NVIC_GetPriorityGrouping>:
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <__NVIC_GetPriorityGrouping+0x18>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	f003 0307 	and.w	r3, r3, #7
}
 8004426:	4618      	mov	r0, r3
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	e000ed00 	.word	0xe000ed00

08004434 <__NVIC_EnableIRQ>:
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800443e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004442:	2b00      	cmp	r3, #0
 8004444:	db0b      	blt.n	800445e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	f003 021f 	and.w	r2, r3, #31
 800444c:	4907      	ldr	r1, [pc, #28]	; (800446c <__NVIC_EnableIRQ+0x38>)
 800444e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	2001      	movs	r0, #1
 8004456:	fa00 f202 	lsl.w	r2, r0, r2
 800445a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	e000e100 	.word	0xe000e100

08004470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	6039      	str	r1, [r7, #0]
 800447a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800447c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004480:	2b00      	cmp	r3, #0
 8004482:	db0a      	blt.n	800449a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	b2da      	uxtb	r2, r3
 8004488:	490c      	ldr	r1, [pc, #48]	; (80044bc <__NVIC_SetPriority+0x4c>)
 800448a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448e:	0112      	lsls	r2, r2, #4
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	440b      	add	r3, r1
 8004494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004498:	e00a      	b.n	80044b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	b2da      	uxtb	r2, r3
 800449e:	4908      	ldr	r1, [pc, #32]	; (80044c0 <__NVIC_SetPriority+0x50>)
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	3b04      	subs	r3, #4
 80044a8:	0112      	lsls	r2, r2, #4
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	440b      	add	r3, r1
 80044ae:	761a      	strb	r2, [r3, #24]
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000e100 	.word	0xe000e100
 80044c0:	e000ed00 	.word	0xe000ed00

080044c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b089      	sub	sp, #36	; 0x24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f1c3 0307 	rsb	r3, r3, #7
 80044de:	2b04      	cmp	r3, #4
 80044e0:	bf28      	it	cs
 80044e2:	2304      	movcs	r3, #4
 80044e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	3304      	adds	r3, #4
 80044ea:	2b06      	cmp	r3, #6
 80044ec:	d902      	bls.n	80044f4 <NVIC_EncodePriority+0x30>
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3b03      	subs	r3, #3
 80044f2:	e000      	b.n	80044f6 <NVIC_EncodePriority+0x32>
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f8:	f04f 32ff 	mov.w	r2, #4294967295
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43da      	mvns	r2, r3
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	401a      	ands	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800450c:	f04f 31ff 	mov.w	r1, #4294967295
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	fa01 f303 	lsl.w	r3, r1, r3
 8004516:	43d9      	mvns	r1, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800451c:	4313      	orrs	r3, r2
         );
}
 800451e:	4618      	mov	r0, r3
 8004520:	3724      	adds	r7, #36	; 0x24
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff ff4c 	bl	80043d0 <__NVIC_SetPriorityGrouping>
}
 8004538:	bf00      	nop
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800454e:	2300      	movs	r3, #0
 8004550:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004552:	f7ff ff61 	bl	8004418 <__NVIC_GetPriorityGrouping>
 8004556:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	6978      	ldr	r0, [r7, #20]
 800455e:	f7ff ffb1 	bl	80044c4 <NVIC_EncodePriority>
 8004562:	4602      	mov	r2, r0
 8004564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004568:	4611      	mov	r1, r2
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff ff80 	bl	8004470 <__NVIC_SetPriority>
}
 8004570:	bf00      	nop
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff ff54 	bl	8004434 <__NVIC_EnableIRQ>
}
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045a0:	f7ff f858 	bl	8003654 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e099      	b.n	80046e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0201 	bic.w	r2, r2, #1
 80045ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045d0:	e00f      	b.n	80045f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045d2:	f7ff f83f 	bl	8003654 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b05      	cmp	r3, #5
 80045de:	d908      	bls.n	80045f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2220      	movs	r2, #32
 80045e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2203      	movs	r2, #3
 80045ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e078      	b.n	80046e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e8      	bne.n	80045d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4b38      	ldr	r3, [pc, #224]	; (80046ec <HAL_DMA_Init+0x158>)
 800460c:	4013      	ands	r3, r2
 800460e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800461e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800462a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	2b04      	cmp	r3, #4
 800464a:	d107      	bne.n	800465c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004654:	4313      	orrs	r3, r2
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f023 0307 	bic.w	r3, r3, #7
 8004672:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	2b04      	cmp	r3, #4
 8004684:	d117      	bne.n	80046b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fb01 	bl	8004ca0 <DMA_CheckFifoParam>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2240      	movs	r2, #64	; 0x40
 80046a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046b2:	2301      	movs	r3, #1
 80046b4:	e016      	b.n	80046e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fab8 	bl	8004c34 <DMA_CalcBaseAndBitshift>
 80046c4:	4603      	mov	r3, r0
 80046c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046cc:	223f      	movs	r2, #63	; 0x3f
 80046ce:	409a      	lsls	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3718      	adds	r7, #24
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	f010803f 	.word	0xf010803f

080046f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
 80046fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004706:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_DMA_Start_IT+0x26>
 8004712:	2302      	movs	r3, #2
 8004714:	e040      	b.n	8004798 <HAL_DMA_Start_IT+0xa8>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d12f      	bne.n	800478a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2202      	movs	r2, #2
 800472e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fa4a 	bl	8004bd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004748:	223f      	movs	r2, #63	; 0x3f
 800474a:	409a      	lsls	r2, r3
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0216 	orr.w	r2, r2, #22
 800475e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004764:	2b00      	cmp	r3, #0
 8004766:	d007      	beq.n	8004778 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f042 0208 	orr.w	r2, r2, #8
 8004776:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	e005      	b.n	8004796 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004792:	2302      	movs	r3, #2
 8004794:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004796:	7dfb      	ldrb	r3, [r7, #23]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047ae:	f7fe ff51 	bl	8003654 <HAL_GetTick>
 80047b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d008      	beq.n	80047d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2280      	movs	r2, #128	; 0x80
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e052      	b.n	8004878 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0216 	bic.w	r2, r2, #22
 80047e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695a      	ldr	r2, [r3, #20]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <HAL_DMA_Abort+0x62>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d007      	beq.n	8004812 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0208 	bic.w	r2, r2, #8
 8004810:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004822:	e013      	b.n	800484c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004824:	f7fe ff16 	bl	8003654 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b05      	cmp	r3, #5
 8004830:	d90c      	bls.n	800484c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2203      	movs	r2, #3
 800483c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e015      	b.n	8004878 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e4      	bne.n	8004824 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485e:	223f      	movs	r2, #63	; 0x3f
 8004860:	409a      	lsls	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d004      	beq.n	800489e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2280      	movs	r2, #128	; 0x80
 8004898:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e00c      	b.n	80048b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2205      	movs	r2, #5
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048d0:	4b8e      	ldr	r3, [pc, #568]	; (8004b0c <HAL_DMA_IRQHandler+0x248>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a8e      	ldr	r2, [pc, #568]	; (8004b10 <HAL_DMA_IRQHandler+0x24c>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	0a9b      	lsrs	r3, r3, #10
 80048dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ee:	2208      	movs	r2, #8
 80048f0:	409a      	lsls	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d01a      	beq.n	8004930 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d013      	beq.n	8004930 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0204 	bic.w	r2, r2, #4
 8004916:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491c:	2208      	movs	r2, #8
 800491e:	409a      	lsls	r2, r3
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004928:	f043 0201 	orr.w	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004934:	2201      	movs	r2, #1
 8004936:	409a      	lsls	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	4013      	ands	r3, r2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d012      	beq.n	8004966 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00b      	beq.n	8004966 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004952:	2201      	movs	r2, #1
 8004954:	409a      	lsls	r2, r3
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495e:	f043 0202 	orr.w	r2, r3, #2
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800496a:	2204      	movs	r2, #4
 800496c:	409a      	lsls	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d012      	beq.n	800499c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00b      	beq.n	800499c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004988:	2204      	movs	r2, #4
 800498a:	409a      	lsls	r2, r3
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004994:	f043 0204 	orr.w	r2, r3, #4
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a0:	2210      	movs	r2, #16
 80049a2:	409a      	lsls	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d043      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d03c      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049be:	2210      	movs	r2, #16
 80049c0:	409a      	lsls	r2, r3
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d018      	beq.n	8004a06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d108      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d024      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
 80049f2:	e01f      	b.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01b      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	4798      	blx	r3
 8004a04:	e016      	b.n	8004a34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d107      	bne.n	8004a24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0208 	bic.w	r2, r2, #8
 8004a22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a38:	2220      	movs	r2, #32
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 808f 	beq.w	8004b64 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0310 	and.w	r3, r3, #16
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 8087 	beq.w	8004b64 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	409a      	lsls	r2, r3
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b05      	cmp	r3, #5
 8004a6c:	d136      	bne.n	8004adc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0216 	bic.w	r2, r2, #22
 8004a7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d103      	bne.n	8004a9e <HAL_DMA_IRQHandler+0x1da>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d007      	beq.n	8004aae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0208 	bic.w	r2, r2, #8
 8004aac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ab2:	223f      	movs	r2, #63	; 0x3f
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d07e      	beq.n	8004bd0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	4798      	blx	r3
        }
        return;
 8004ada:	e079      	b.n	8004bd0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d01d      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10d      	bne.n	8004b14 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d031      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
 8004b08:	e02c      	b.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
 8004b0a:	bf00      	nop
 8004b0c:	20000000 	.word	0x20000000
 8004b10:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d023      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	4798      	blx	r3
 8004b24:	e01e      	b.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10f      	bne.n	8004b54 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0210 	bic.w	r2, r2, #16
 8004b42:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d032      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d022      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2205      	movs	r2, #5
 8004b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 0201 	bic.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	3301      	adds	r3, #1
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d307      	bcc.n	8004bac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f2      	bne.n	8004b90 <HAL_DMA_IRQHandler+0x2cc>
 8004baa:	e000      	b.n	8004bae <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004bac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	4798      	blx	r3
 8004bce:	e000      	b.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004bd0:	bf00      	nop
    }
  }
}
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
 8004be4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004bf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b40      	cmp	r3, #64	; 0x40
 8004c04:	d108      	bne.n	8004c18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c16:	e007      	b.n	8004c28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
}
 8004c28:	bf00      	nop
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	3b10      	subs	r3, #16
 8004c44:	4a14      	ldr	r2, [pc, #80]	; (8004c98 <DMA_CalcBaseAndBitshift+0x64>)
 8004c46:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c4e:	4a13      	ldr	r2, [pc, #76]	; (8004c9c <DMA_CalcBaseAndBitshift+0x68>)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d909      	bls.n	8004c76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c6a:	f023 0303 	bic.w	r3, r3, #3
 8004c6e:	1d1a      	adds	r2, r3, #4
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	659a      	str	r2, [r3, #88]	; 0x58
 8004c74:	e007      	b.n	8004c86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c7e:	f023 0303 	bic.w	r3, r3, #3
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	aaaaaaab 	.word	0xaaaaaaab
 8004c9c:	0800b108 	.word	0x0800b108

08004ca0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d11f      	bne.n	8004cfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	2b03      	cmp	r3, #3
 8004cbe:	d856      	bhi.n	8004d6e <DMA_CheckFifoParam+0xce>
 8004cc0:	a201      	add	r2, pc, #4	; (adr r2, 8004cc8 <DMA_CheckFifoParam+0x28>)
 8004cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc6:	bf00      	nop
 8004cc8:	08004cd9 	.word	0x08004cd9
 8004ccc:	08004ceb 	.word	0x08004ceb
 8004cd0:	08004cd9 	.word	0x08004cd9
 8004cd4:	08004d6f 	.word	0x08004d6f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d046      	beq.n	8004d72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ce8:	e043      	b.n	8004d72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cf2:	d140      	bne.n	8004d76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cf8:	e03d      	b.n	8004d76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d02:	d121      	bne.n	8004d48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d837      	bhi.n	8004d7a <DMA_CheckFifoParam+0xda>
 8004d0a:	a201      	add	r2, pc, #4	; (adr r2, 8004d10 <DMA_CheckFifoParam+0x70>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d21 	.word	0x08004d21
 8004d14:	08004d27 	.word	0x08004d27
 8004d18:	08004d21 	.word	0x08004d21
 8004d1c:	08004d39 	.word	0x08004d39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	73fb      	strb	r3, [r7, #15]
      break;
 8004d24:	e030      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d025      	beq.n	8004d7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d36:	e022      	b.n	8004d7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d40:	d11f      	bne.n	8004d82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d46:	e01c      	b.n	8004d82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d903      	bls.n	8004d56 <DMA_CheckFifoParam+0xb6>
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d003      	beq.n	8004d5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d54:	e018      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
      break;
 8004d5a:	e015      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00e      	beq.n	8004d86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d6c:	e00b      	b.n	8004d86 <DMA_CheckFifoParam+0xe6>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e00a      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d72:	bf00      	nop
 8004d74:	e008      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d76:	bf00      	nop
 8004d78:	e006      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d7a:	bf00      	nop
 8004d7c:	e004      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d7e:	bf00      	nop
 8004d80:	e002      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;   
 8004d82:	bf00      	nop
 8004d84:	e000      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d86:	bf00      	nop
    }
  } 
  
  return status; 
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop

08004d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b089      	sub	sp, #36	; 0x24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dae:	2300      	movs	r3, #0
 8004db0:	61fb      	str	r3, [r7, #28]
 8004db2:	e16b      	b.n	800508c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004db4:	2201      	movs	r2, #1
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	f040 815a 	bne.w	8005086 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d005      	beq.n	8004dea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d130      	bne.n	8004e4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	2203      	movs	r2, #3
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	43db      	mvns	r3, r3
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e20:	2201      	movs	r2, #1
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	091b      	lsrs	r3, r3, #4
 8004e36:	f003 0201 	and.w	r2, r3, #1
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f003 0303 	and.w	r3, r3, #3
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d017      	beq.n	8004e88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	2203      	movs	r2, #3
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d123      	bne.n	8004edc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	08da      	lsrs	r2, r3, #3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	3208      	adds	r2, #8
 8004e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	f003 0307 	and.w	r3, r3, #7
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	220f      	movs	r2, #15
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43db      	mvns	r3, r3
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	08da      	lsrs	r2, r3, #3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	3208      	adds	r2, #8
 8004ed6:	69b9      	ldr	r1, [r7, #24]
 8004ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	2203      	movs	r2, #3
 8004ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eec:	43db      	mvns	r3, r3
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 0203 	and.w	r2, r3, #3
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 80b4 	beq.w	8005086 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	4b60      	ldr	r3, [pc, #384]	; (80050a4 <HAL_GPIO_Init+0x30c>)
 8004f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f26:	4a5f      	ldr	r2, [pc, #380]	; (80050a4 <HAL_GPIO_Init+0x30c>)
 8004f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f2e:	4b5d      	ldr	r3, [pc, #372]	; (80050a4 <HAL_GPIO_Init+0x30c>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f3a:	4a5b      	ldr	r2, [pc, #364]	; (80050a8 <HAL_GPIO_Init+0x310>)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	3302      	adds	r3, #2
 8004f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	220f      	movs	r2, #15
 8004f52:	fa02 f303 	lsl.w	r3, r2, r3
 8004f56:	43db      	mvns	r3, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a52      	ldr	r2, [pc, #328]	; (80050ac <HAL_GPIO_Init+0x314>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d02b      	beq.n	8004fbe <HAL_GPIO_Init+0x226>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a51      	ldr	r2, [pc, #324]	; (80050b0 <HAL_GPIO_Init+0x318>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d025      	beq.n	8004fba <HAL_GPIO_Init+0x222>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a50      	ldr	r2, [pc, #320]	; (80050b4 <HAL_GPIO_Init+0x31c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d01f      	beq.n	8004fb6 <HAL_GPIO_Init+0x21e>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a4f      	ldr	r2, [pc, #316]	; (80050b8 <HAL_GPIO_Init+0x320>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d019      	beq.n	8004fb2 <HAL_GPIO_Init+0x21a>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a4e      	ldr	r2, [pc, #312]	; (80050bc <HAL_GPIO_Init+0x324>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d013      	beq.n	8004fae <HAL_GPIO_Init+0x216>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a4d      	ldr	r2, [pc, #308]	; (80050c0 <HAL_GPIO_Init+0x328>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d00d      	beq.n	8004faa <HAL_GPIO_Init+0x212>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a4c      	ldr	r2, [pc, #304]	; (80050c4 <HAL_GPIO_Init+0x32c>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d007      	beq.n	8004fa6 <HAL_GPIO_Init+0x20e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a4b      	ldr	r2, [pc, #300]	; (80050c8 <HAL_GPIO_Init+0x330>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d101      	bne.n	8004fa2 <HAL_GPIO_Init+0x20a>
 8004f9e:	2307      	movs	r3, #7
 8004fa0:	e00e      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	e00c      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fa6:	2306      	movs	r3, #6
 8004fa8:	e00a      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004faa:	2305      	movs	r3, #5
 8004fac:	e008      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fae:	2304      	movs	r3, #4
 8004fb0:	e006      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e004      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	e002      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e000      	b.n	8004fc0 <HAL_GPIO_Init+0x228>
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	69fa      	ldr	r2, [r7, #28]
 8004fc2:	f002 0203 	and.w	r2, r2, #3
 8004fc6:	0092      	lsls	r2, r2, #2
 8004fc8:	4093      	lsls	r3, r2
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fd0:	4935      	ldr	r1, [pc, #212]	; (80050a8 <HAL_GPIO_Init+0x310>)
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	089b      	lsrs	r3, r3, #2
 8004fd6:	3302      	adds	r3, #2
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fde:	4b3b      	ldr	r3, [pc, #236]	; (80050cc <HAL_GPIO_Init+0x334>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	43db      	mvns	r3, r3
 8004fe8:	69ba      	ldr	r2, [r7, #24]
 8004fea:	4013      	ands	r3, r2
 8004fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005002:	4a32      	ldr	r2, [pc, #200]	; (80050cc <HAL_GPIO_Init+0x334>)
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005008:	4b30      	ldr	r3, [pc, #192]	; (80050cc <HAL_GPIO_Init+0x334>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	43db      	mvns	r3, r3
 8005012:	69ba      	ldr	r2, [r7, #24]
 8005014:	4013      	ands	r3, r2
 8005016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800502c:	4a27      	ldr	r2, [pc, #156]	; (80050cc <HAL_GPIO_Init+0x334>)
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005032:	4b26      	ldr	r3, [pc, #152]	; (80050cc <HAL_GPIO_Init+0x334>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	43db      	mvns	r3, r3
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	4013      	ands	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800504e:	69ba      	ldr	r2, [r7, #24]
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	4313      	orrs	r3, r2
 8005054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005056:	4a1d      	ldr	r2, [pc, #116]	; (80050cc <HAL_GPIO_Init+0x334>)
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800505c:	4b1b      	ldr	r3, [pc, #108]	; (80050cc <HAL_GPIO_Init+0x334>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	43db      	mvns	r3, r3
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	4013      	ands	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005080:	4a12      	ldr	r2, [pc, #72]	; (80050cc <HAL_GPIO_Init+0x334>)
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	3301      	adds	r3, #1
 800508a:	61fb      	str	r3, [r7, #28]
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b0f      	cmp	r3, #15
 8005090:	f67f ae90 	bls.w	8004db4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	3724      	adds	r7, #36	; 0x24
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40023800 	.word	0x40023800
 80050a8:	40013800 	.word	0x40013800
 80050ac:	40020000 	.word	0x40020000
 80050b0:	40020400 	.word	0x40020400
 80050b4:	40020800 	.word	0x40020800
 80050b8:	40020c00 	.word	0x40020c00
 80050bc:	40021000 	.word	0x40021000
 80050c0:	40021400 	.word	0x40021400
 80050c4:	40021800 	.word	0x40021800
 80050c8:	40021c00 	.word	0x40021c00
 80050cc:	40013c00 	.word	0x40013c00

080050d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	460b      	mov	r3, r1
 80050da:	807b      	strh	r3, [r7, #2]
 80050dc:	4613      	mov	r3, r2
 80050de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80050e0:	787b      	ldrb	r3, [r7, #1]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050e6:	887a      	ldrh	r2, [r7, #2]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80050ec:	e003      	b.n	80050f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80050ee:	887b      	ldrh	r3, [r7, #2]
 80050f0:	041a      	lsls	r2, r3, #16
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	619a      	str	r2, [r3, #24]
}
 80050f6:	bf00      	nop
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e034      	b.n	800517e <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800511c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f245 5255 	movw	r2, #21845	; 0x5555
 8005126:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6852      	ldr	r2, [r2, #4]
 8005130:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	6892      	ldr	r2, [r2, #8]
 800513a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800513c:	f7fe fa8a 	bl	8003654 <HAL_GetTick>
 8005140:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005142:	e00f      	b.n	8005164 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005144:	f7fe fa86 	bl	8003654 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b31      	cmp	r3, #49	; 0x31
 8005150:	d908      	bls.n	8005164 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0303 	and.w	r3, r3, #3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e00c      	b.n	800517e <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1e8      	bne.n	8005144 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800517a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005196:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
	...

080051a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e267      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d075      	beq.n	80052b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051c6:	4b88      	ldr	r3, [pc, #544]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 030c 	and.w	r3, r3, #12
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	d00c      	beq.n	80051ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051d2:	4b85      	ldr	r3, [pc, #532]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051da:	2b08      	cmp	r3, #8
 80051dc:	d112      	bne.n	8005204 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051de:	4b82      	ldr	r3, [pc, #520]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051ea:	d10b      	bne.n	8005204 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051ec:	4b7e      	ldr	r3, [pc, #504]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d05b      	beq.n	80052b0 <HAL_RCC_OscConfig+0x108>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d157      	bne.n	80052b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e242      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800520c:	d106      	bne.n	800521c <HAL_RCC_OscConfig+0x74>
 800520e:	4b76      	ldr	r3, [pc, #472]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a75      	ldr	r2, [pc, #468]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005218:	6013      	str	r3, [r2, #0]
 800521a:	e01d      	b.n	8005258 <HAL_RCC_OscConfig+0xb0>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005224:	d10c      	bne.n	8005240 <HAL_RCC_OscConfig+0x98>
 8005226:	4b70      	ldr	r3, [pc, #448]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a6f      	ldr	r2, [pc, #444]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800522c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	4b6d      	ldr	r3, [pc, #436]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a6c      	ldr	r2, [pc, #432]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	e00b      	b.n	8005258 <HAL_RCC_OscConfig+0xb0>
 8005240:	4b69      	ldr	r3, [pc, #420]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a68      	ldr	r2, [pc, #416]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	4b66      	ldr	r3, [pc, #408]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a65      	ldr	r2, [pc, #404]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005256:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d013      	beq.n	8005288 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005260:	f7fe f9f8 	bl	8003654 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005268:	f7fe f9f4 	bl	8003654 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	; 0x64
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e207      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800527a:	4b5b      	ldr	r3, [pc, #364]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0f0      	beq.n	8005268 <HAL_RCC_OscConfig+0xc0>
 8005286:	e014      	b.n	80052b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005288:	f7fe f9e4 	bl	8003654 <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800528e:	e008      	b.n	80052a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005290:	f7fe f9e0 	bl	8003654 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b64      	cmp	r3, #100	; 0x64
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e1f3      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052a2:	4b51      	ldr	r3, [pc, #324]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1f0      	bne.n	8005290 <HAL_RCC_OscConfig+0xe8>
 80052ae:	e000      	b.n	80052b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d063      	beq.n	8005386 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052be:	4b4a      	ldr	r3, [pc, #296]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 030c 	and.w	r3, r3, #12
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00b      	beq.n	80052e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052ca:	4b47      	ldr	r3, [pc, #284]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052d2:	2b08      	cmp	r3, #8
 80052d4:	d11c      	bne.n	8005310 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052d6:	4b44      	ldr	r3, [pc, #272]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d116      	bne.n	8005310 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052e2:	4b41      	ldr	r3, [pc, #260]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d005      	beq.n	80052fa <HAL_RCC_OscConfig+0x152>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d001      	beq.n	80052fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e1c7      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052fa:	4b3b      	ldr	r3, [pc, #236]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	4937      	ldr	r1, [pc, #220]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800530a:	4313      	orrs	r3, r2
 800530c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800530e:	e03a      	b.n	8005386 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d020      	beq.n	800535a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005318:	4b34      	ldr	r3, [pc, #208]	; (80053ec <HAL_RCC_OscConfig+0x244>)
 800531a:	2201      	movs	r2, #1
 800531c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531e:	f7fe f999 	bl	8003654 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005324:	e008      	b.n	8005338 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005326:	f7fe f995 	bl	8003654 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b02      	cmp	r3, #2
 8005332:	d901      	bls.n	8005338 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e1a8      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005338:	4b2b      	ldr	r3, [pc, #172]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0f0      	beq.n	8005326 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005344:	4b28      	ldr	r3, [pc, #160]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	4925      	ldr	r1, [pc, #148]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 8005354:	4313      	orrs	r3, r2
 8005356:	600b      	str	r3, [r1, #0]
 8005358:	e015      	b.n	8005386 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800535a:	4b24      	ldr	r3, [pc, #144]	; (80053ec <HAL_RCC_OscConfig+0x244>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005360:	f7fe f978 	bl	8003654 <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005366:	e008      	b.n	800537a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005368:	f7fe f974 	bl	8003654 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e187      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800537a:	4b1b      	ldr	r3, [pc, #108]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f0      	bne.n	8005368 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d036      	beq.n	8005400 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d016      	beq.n	80053c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800539a:	4b15      	ldr	r3, [pc, #84]	; (80053f0 <HAL_RCC_OscConfig+0x248>)
 800539c:	2201      	movs	r2, #1
 800539e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a0:	f7fe f958 	bl	8003654 <HAL_GetTick>
 80053a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053a8:	f7fe f954 	bl	8003654 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e167      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ba:	4b0b      	ldr	r3, [pc, #44]	; (80053e8 <HAL_RCC_OscConfig+0x240>)
 80053bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0f0      	beq.n	80053a8 <HAL_RCC_OscConfig+0x200>
 80053c6:	e01b      	b.n	8005400 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053c8:	4b09      	ldr	r3, [pc, #36]	; (80053f0 <HAL_RCC_OscConfig+0x248>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ce:	f7fe f941 	bl	8003654 <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053d4:	e00e      	b.n	80053f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053d6:	f7fe f93d 	bl	8003654 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d907      	bls.n	80053f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e150      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
 80053e8:	40023800 	.word	0x40023800
 80053ec:	42470000 	.word	0x42470000
 80053f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053f4:	4b88      	ldr	r3, [pc, #544]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80053f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1ea      	bne.n	80053d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0304 	and.w	r3, r3, #4
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 8097 	beq.w	800553c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800540e:	2300      	movs	r3, #0
 8005410:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005412:	4b81      	ldr	r3, [pc, #516]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10f      	bne.n	800543e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800541e:	2300      	movs	r3, #0
 8005420:	60bb      	str	r3, [r7, #8]
 8005422:	4b7d      	ldr	r3, [pc, #500]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	4a7c      	ldr	r2, [pc, #496]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800542c:	6413      	str	r3, [r2, #64]	; 0x40
 800542e:	4b7a      	ldr	r3, [pc, #488]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005436:	60bb      	str	r3, [r7, #8]
 8005438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800543a:	2301      	movs	r3, #1
 800543c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800543e:	4b77      	ldr	r3, [pc, #476]	; (800561c <HAL_RCC_OscConfig+0x474>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005446:	2b00      	cmp	r3, #0
 8005448:	d118      	bne.n	800547c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800544a:	4b74      	ldr	r3, [pc, #464]	; (800561c <HAL_RCC_OscConfig+0x474>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a73      	ldr	r2, [pc, #460]	; (800561c <HAL_RCC_OscConfig+0x474>)
 8005450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005456:	f7fe f8fd 	bl	8003654 <HAL_GetTick>
 800545a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800545c:	e008      	b.n	8005470 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800545e:	f7fe f8f9 	bl	8003654 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e10c      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005470:	4b6a      	ldr	r3, [pc, #424]	; (800561c <HAL_RCC_OscConfig+0x474>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0f0      	beq.n	800545e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d106      	bne.n	8005492 <HAL_RCC_OscConfig+0x2ea>
 8005484:	4b64      	ldr	r3, [pc, #400]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005488:	4a63      	ldr	r2, [pc, #396]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 800548a:	f043 0301 	orr.w	r3, r3, #1
 800548e:	6713      	str	r3, [r2, #112]	; 0x70
 8005490:	e01c      	b.n	80054cc <HAL_RCC_OscConfig+0x324>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	2b05      	cmp	r3, #5
 8005498:	d10c      	bne.n	80054b4 <HAL_RCC_OscConfig+0x30c>
 800549a:	4b5f      	ldr	r3, [pc, #380]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 800549c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549e:	4a5e      	ldr	r2, [pc, #376]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054a0:	f043 0304 	orr.w	r3, r3, #4
 80054a4:	6713      	str	r3, [r2, #112]	; 0x70
 80054a6:	4b5c      	ldr	r3, [pc, #368]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054aa:	4a5b      	ldr	r2, [pc, #364]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054ac:	f043 0301 	orr.w	r3, r3, #1
 80054b0:	6713      	str	r3, [r2, #112]	; 0x70
 80054b2:	e00b      	b.n	80054cc <HAL_RCC_OscConfig+0x324>
 80054b4:	4b58      	ldr	r3, [pc, #352]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b8:	4a57      	ldr	r2, [pc, #348]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054ba:	f023 0301 	bic.w	r3, r3, #1
 80054be:	6713      	str	r3, [r2, #112]	; 0x70
 80054c0:	4b55      	ldr	r3, [pc, #340]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c4:	4a54      	ldr	r2, [pc, #336]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054c6:	f023 0304 	bic.w	r3, r3, #4
 80054ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d015      	beq.n	8005500 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d4:	f7fe f8be 	bl	8003654 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054da:	e00a      	b.n	80054f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054dc:	f7fe f8ba 	bl	8003654 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e0cb      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f2:	4b49      	ldr	r3, [pc, #292]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80054f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0ee      	beq.n	80054dc <HAL_RCC_OscConfig+0x334>
 80054fe:	e014      	b.n	800552a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005500:	f7fe f8a8 	bl	8003654 <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005506:	e00a      	b.n	800551e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005508:	f7fe f8a4 	bl	8003654 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	f241 3288 	movw	r2, #5000	; 0x1388
 8005516:	4293      	cmp	r3, r2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e0b5      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800551e:	4b3e      	ldr	r3, [pc, #248]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1ee      	bne.n	8005508 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800552a:	7dfb      	ldrb	r3, [r7, #23]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d105      	bne.n	800553c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005530:	4b39      	ldr	r3, [pc, #228]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005534:	4a38      	ldr	r2, [pc, #224]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800553a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 80a1 	beq.w	8005688 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005546:	4b34      	ldr	r3, [pc, #208]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 030c 	and.w	r3, r3, #12
 800554e:	2b08      	cmp	r3, #8
 8005550:	d05c      	beq.n	800560c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	2b02      	cmp	r3, #2
 8005558:	d141      	bne.n	80055de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800555a:	4b31      	ldr	r3, [pc, #196]	; (8005620 <HAL_RCC_OscConfig+0x478>)
 800555c:	2200      	movs	r2, #0
 800555e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005560:	f7fe f878 	bl	8003654 <HAL_GetTick>
 8005564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005566:	e008      	b.n	800557a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005568:	f7fe f874 	bl	8003654 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	2b02      	cmp	r3, #2
 8005574:	d901      	bls.n	800557a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e087      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557a:	4b27      	ldr	r3, [pc, #156]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1f0      	bne.n	8005568 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	69da      	ldr	r2, [r3, #28]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005594:	019b      	lsls	r3, r3, #6
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559c:	085b      	lsrs	r3, r3, #1
 800559e:	3b01      	subs	r3, #1
 80055a0:	041b      	lsls	r3, r3, #16
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a8:	061b      	lsls	r3, r3, #24
 80055aa:	491b      	ldr	r1, [pc, #108]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055b0:	4b1b      	ldr	r3, [pc, #108]	; (8005620 <HAL_RCC_OscConfig+0x478>)
 80055b2:	2201      	movs	r2, #1
 80055b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b6:	f7fe f84d 	bl	8003654 <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055bc:	e008      	b.n	80055d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055be:	f7fe f849 	bl	8003654 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e05c      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d0:	4b11      	ldr	r3, [pc, #68]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0f0      	beq.n	80055be <HAL_RCC_OscConfig+0x416>
 80055dc:	e054      	b.n	8005688 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055de:	4b10      	ldr	r3, [pc, #64]	; (8005620 <HAL_RCC_OscConfig+0x478>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e4:	f7fe f836 	bl	8003654 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ec:	f7fe f832 	bl	8003654 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e045      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <HAL_RCC_OscConfig+0x470>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0x444>
 800560a:	e03d      	b.n	8005688 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d107      	bne.n	8005624 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e038      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
 8005618:	40023800 	.word	0x40023800
 800561c:	40007000 	.word	0x40007000
 8005620:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005624:	4b1b      	ldr	r3, [pc, #108]	; (8005694 <HAL_RCC_OscConfig+0x4ec>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d028      	beq.n	8005684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800563c:	429a      	cmp	r2, r3
 800563e:	d121      	bne.n	8005684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800564a:	429a      	cmp	r2, r3
 800564c:	d11a      	bne.n	8005684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005654:	4013      	ands	r3, r2
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800565a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800565c:	4293      	cmp	r3, r2
 800565e:	d111      	bne.n	8005684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566a:	085b      	lsrs	r3, r3, #1
 800566c:	3b01      	subs	r3, #1
 800566e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005670:	429a      	cmp	r2, r3
 8005672:	d107      	bne.n	8005684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005680:	429a      	cmp	r2, r3
 8005682:	d001      	beq.n	8005688 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e000      	b.n	800568a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	40023800 	.word	0x40023800

08005698 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0cc      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056ac:	4b68      	ldr	r3, [pc, #416]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	683a      	ldr	r2, [r7, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d90c      	bls.n	80056d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ba:	4b65      	ldr	r3, [pc, #404]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	b2d2      	uxtb	r2, r2
 80056c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056c2:	4b63      	ldr	r3, [pc, #396]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d001      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0b8      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d020      	beq.n	8005722 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0304 	and.w	r3, r3, #4
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d005      	beq.n	80056f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056ec:	4b59      	ldr	r3, [pc, #356]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	4a58      	ldr	r2, [pc, #352]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 80056f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0308 	and.w	r3, r3, #8
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005704:	4b53      	ldr	r3, [pc, #332]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	4a52      	ldr	r2, [pc, #328]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800570e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005710:	4b50      	ldr	r3, [pc, #320]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	494d      	ldr	r1, [pc, #308]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	4313      	orrs	r3, r2
 8005720:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d044      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	2b01      	cmp	r3, #1
 8005734:	d107      	bne.n	8005746 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005736:	4b47      	ldr	r3, [pc, #284]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d119      	bne.n	8005776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e07f      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2b02      	cmp	r3, #2
 800574c:	d003      	beq.n	8005756 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005752:	2b03      	cmp	r3, #3
 8005754:	d107      	bne.n	8005766 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005756:	4b3f      	ldr	r3, [pc, #252]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d109      	bne.n	8005776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e06f      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005766:	4b3b      	ldr	r3, [pc, #236]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e067      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005776:	4b37      	ldr	r3, [pc, #220]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f023 0203 	bic.w	r2, r3, #3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	4934      	ldr	r1, [pc, #208]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005784:	4313      	orrs	r3, r2
 8005786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005788:	f7fd ff64 	bl	8003654 <HAL_GetTick>
 800578c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800578e:	e00a      	b.n	80057a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005790:	f7fd ff60 	bl	8003654 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	f241 3288 	movw	r2, #5000	; 0x1388
 800579e:	4293      	cmp	r3, r2
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e04f      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057a6:	4b2b      	ldr	r3, [pc, #172]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f003 020c 	and.w	r2, r3, #12
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d1eb      	bne.n	8005790 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057b8:	4b25      	ldr	r3, [pc, #148]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d20c      	bcs.n	80057e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c6:	4b22      	ldr	r3, [pc, #136]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	b2d2      	uxtb	r2, r2
 80057cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ce:	4b20      	ldr	r3, [pc, #128]	; (8005850 <HAL_RCC_ClockConfig+0x1b8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d001      	beq.n	80057e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e032      	b.n	8005846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0304 	and.w	r3, r3, #4
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d008      	beq.n	80057fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057ec:	4b19      	ldr	r3, [pc, #100]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	4916      	ldr	r1, [pc, #88]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0308 	and.w	r3, r3, #8
 8005806:	2b00      	cmp	r3, #0
 8005808:	d009      	beq.n	800581e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800580a:	4b12      	ldr	r3, [pc, #72]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	00db      	lsls	r3, r3, #3
 8005818:	490e      	ldr	r1, [pc, #56]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 800581a:	4313      	orrs	r3, r2
 800581c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800581e:	f000 f821 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 8005822:	4602      	mov	r2, r0
 8005824:	4b0b      	ldr	r3, [pc, #44]	; (8005854 <HAL_RCC_ClockConfig+0x1bc>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	091b      	lsrs	r3, r3, #4
 800582a:	f003 030f 	and.w	r3, r3, #15
 800582e:	490a      	ldr	r1, [pc, #40]	; (8005858 <HAL_RCC_ClockConfig+0x1c0>)
 8005830:	5ccb      	ldrb	r3, [r1, r3]
 8005832:	fa22 f303 	lsr.w	r3, r2, r3
 8005836:	4a09      	ldr	r2, [pc, #36]	; (800585c <HAL_RCC_ClockConfig+0x1c4>)
 8005838:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800583a:	4b09      	ldr	r3, [pc, #36]	; (8005860 <HAL_RCC_ClockConfig+0x1c8>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4618      	mov	r0, r3
 8005840:	f7fb fa0a 	bl	8000c58 <HAL_InitTick>

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	40023c00 	.word	0x40023c00
 8005854:	40023800 	.word	0x40023800
 8005858:	0800b0c0 	.word	0x0800b0c0
 800585c:	20000000 	.word	0x20000000
 8005860:	20000024 	.word	0x20000024

08005864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005868:	b094      	sub	sp, #80	; 0x50
 800586a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800586c:	2300      	movs	r3, #0
 800586e:	647b      	str	r3, [r7, #68]	; 0x44
 8005870:	2300      	movs	r3, #0
 8005872:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005874:	2300      	movs	r3, #0
 8005876:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800587c:	4b79      	ldr	r3, [pc, #484]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f003 030c 	and.w	r3, r3, #12
 8005884:	2b08      	cmp	r3, #8
 8005886:	d00d      	beq.n	80058a4 <HAL_RCC_GetSysClockFreq+0x40>
 8005888:	2b08      	cmp	r3, #8
 800588a:	f200 80e1 	bhi.w	8005a50 <HAL_RCC_GetSysClockFreq+0x1ec>
 800588e:	2b00      	cmp	r3, #0
 8005890:	d002      	beq.n	8005898 <HAL_RCC_GetSysClockFreq+0x34>
 8005892:	2b04      	cmp	r3, #4
 8005894:	d003      	beq.n	800589e <HAL_RCC_GetSysClockFreq+0x3a>
 8005896:	e0db      	b.n	8005a50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005898:	4b73      	ldr	r3, [pc, #460]	; (8005a68 <HAL_RCC_GetSysClockFreq+0x204>)
 800589a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800589c:	e0db      	b.n	8005a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800589e:	4b73      	ldr	r3, [pc, #460]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x208>)
 80058a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058a2:	e0d8      	b.n	8005a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058a4:	4b6f      	ldr	r3, [pc, #444]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058ae:	4b6d      	ldr	r3, [pc, #436]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d063      	beq.n	8005982 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ba:	4b6a      	ldr	r3, [pc, #424]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	099b      	lsrs	r3, r3, #6
 80058c0:	2200      	movs	r2, #0
 80058c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80058c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80058c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058cc:	633b      	str	r3, [r7, #48]	; 0x30
 80058ce:	2300      	movs	r3, #0
 80058d0:	637b      	str	r3, [r7, #52]	; 0x34
 80058d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80058d6:	4622      	mov	r2, r4
 80058d8:	462b      	mov	r3, r5
 80058da:	f04f 0000 	mov.w	r0, #0
 80058de:	f04f 0100 	mov.w	r1, #0
 80058e2:	0159      	lsls	r1, r3, #5
 80058e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058e8:	0150      	lsls	r0, r2, #5
 80058ea:	4602      	mov	r2, r0
 80058ec:	460b      	mov	r3, r1
 80058ee:	4621      	mov	r1, r4
 80058f0:	1a51      	subs	r1, r2, r1
 80058f2:	6139      	str	r1, [r7, #16]
 80058f4:	4629      	mov	r1, r5
 80058f6:	eb63 0301 	sbc.w	r3, r3, r1
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	f04f 0300 	mov.w	r3, #0
 8005904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005908:	4659      	mov	r1, fp
 800590a:	018b      	lsls	r3, r1, #6
 800590c:	4651      	mov	r1, sl
 800590e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005912:	4651      	mov	r1, sl
 8005914:	018a      	lsls	r2, r1, #6
 8005916:	4651      	mov	r1, sl
 8005918:	ebb2 0801 	subs.w	r8, r2, r1
 800591c:	4659      	mov	r1, fp
 800591e:	eb63 0901 	sbc.w	r9, r3, r1
 8005922:	f04f 0200 	mov.w	r2, #0
 8005926:	f04f 0300 	mov.w	r3, #0
 800592a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800592e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005932:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005936:	4690      	mov	r8, r2
 8005938:	4699      	mov	r9, r3
 800593a:	4623      	mov	r3, r4
 800593c:	eb18 0303 	adds.w	r3, r8, r3
 8005940:	60bb      	str	r3, [r7, #8]
 8005942:	462b      	mov	r3, r5
 8005944:	eb49 0303 	adc.w	r3, r9, r3
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	f04f 0300 	mov.w	r3, #0
 8005952:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005956:	4629      	mov	r1, r5
 8005958:	024b      	lsls	r3, r1, #9
 800595a:	4621      	mov	r1, r4
 800595c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005960:	4621      	mov	r1, r4
 8005962:	024a      	lsls	r2, r1, #9
 8005964:	4610      	mov	r0, r2
 8005966:	4619      	mov	r1, r3
 8005968:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800596a:	2200      	movs	r2, #0
 800596c:	62bb      	str	r3, [r7, #40]	; 0x28
 800596e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005970:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005974:	f7fa fc2c 	bl	80001d0 <__aeabi_uldivmod>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	4613      	mov	r3, r2
 800597e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005980:	e058      	b.n	8005a34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005982:	4b38      	ldr	r3, [pc, #224]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	099b      	lsrs	r3, r3, #6
 8005988:	2200      	movs	r2, #0
 800598a:	4618      	mov	r0, r3
 800598c:	4611      	mov	r1, r2
 800598e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005992:	623b      	str	r3, [r7, #32]
 8005994:	2300      	movs	r3, #0
 8005996:	627b      	str	r3, [r7, #36]	; 0x24
 8005998:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800599c:	4642      	mov	r2, r8
 800599e:	464b      	mov	r3, r9
 80059a0:	f04f 0000 	mov.w	r0, #0
 80059a4:	f04f 0100 	mov.w	r1, #0
 80059a8:	0159      	lsls	r1, r3, #5
 80059aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059ae:	0150      	lsls	r0, r2, #5
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4641      	mov	r1, r8
 80059b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80059ba:	4649      	mov	r1, r9
 80059bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80059cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80059d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80059d4:	ebb2 040a 	subs.w	r4, r2, sl
 80059d8:	eb63 050b 	sbc.w	r5, r3, fp
 80059dc:	f04f 0200 	mov.w	r2, #0
 80059e0:	f04f 0300 	mov.w	r3, #0
 80059e4:	00eb      	lsls	r3, r5, #3
 80059e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059ea:	00e2      	lsls	r2, r4, #3
 80059ec:	4614      	mov	r4, r2
 80059ee:	461d      	mov	r5, r3
 80059f0:	4643      	mov	r3, r8
 80059f2:	18e3      	adds	r3, r4, r3
 80059f4:	603b      	str	r3, [r7, #0]
 80059f6:	464b      	mov	r3, r9
 80059f8:	eb45 0303 	adc.w	r3, r5, r3
 80059fc:	607b      	str	r3, [r7, #4]
 80059fe:	f04f 0200 	mov.w	r2, #0
 8005a02:	f04f 0300 	mov.w	r3, #0
 8005a06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	028b      	lsls	r3, r1, #10
 8005a0e:	4621      	mov	r1, r4
 8005a10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a14:	4621      	mov	r1, r4
 8005a16:	028a      	lsls	r2, r1, #10
 8005a18:	4610      	mov	r0, r2
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a1e:	2200      	movs	r2, #0
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	61fa      	str	r2, [r7, #28]
 8005a24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a28:	f7fa fbd2 	bl	80001d0 <__aeabi_uldivmod>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4613      	mov	r3, r2
 8005a32:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a34:	4b0b      	ldr	r3, [pc, #44]	; (8005a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	0c1b      	lsrs	r3, r3, #16
 8005a3a:	f003 0303 	and.w	r3, r3, #3
 8005a3e:	3301      	adds	r3, #1
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a4e:	e002      	b.n	8005a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a50:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a52:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3750      	adds	r7, #80	; 0x50
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a62:	bf00      	nop
 8005a64:	40023800 	.word	0x40023800
 8005a68:	00f42400 	.word	0x00f42400
 8005a6c:	007a1200 	.word	0x007a1200

08005a70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a76:	681b      	ldr	r3, [r3, #0]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20000000 	.word	0x20000000

08005a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a8c:	f7ff fff0 	bl	8005a70 <HAL_RCC_GetHCLKFreq>
 8005a90:	4602      	mov	r2, r0
 8005a92:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	0a9b      	lsrs	r3, r3, #10
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	4903      	ldr	r1, [pc, #12]	; (8005aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a9e:	5ccb      	ldrb	r3, [r1, r3]
 8005aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	0800b0d0 	.word	0x0800b0d0

08005ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005ab4:	f7ff ffdc 	bl	8005a70 <HAL_RCC_GetHCLKFreq>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4b05      	ldr	r3, [pc, #20]	; (8005ad0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	0b5b      	lsrs	r3, r3, #13
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	4903      	ldr	r1, [pc, #12]	; (8005ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ac6:	5ccb      	ldrb	r3, [r1, r3]
 8005ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40023800 	.word	0x40023800
 8005ad4:	0800b0d0 	.word	0x0800b0d0

08005ad8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	220f      	movs	r2, #15
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ae8:	4b12      	ldr	r3, [pc, #72]	; (8005b34 <HAL_RCC_GetClockConfig+0x5c>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 0203 	and.w	r2, r3, #3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005af4:	4b0f      	ldr	r3, [pc, #60]	; (8005b34 <HAL_RCC_GetClockConfig+0x5c>)
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b00:	4b0c      	ldr	r3, [pc, #48]	; (8005b34 <HAL_RCC_GetClockConfig+0x5c>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005b0c:	4b09      	ldr	r3, [pc, #36]	; (8005b34 <HAL_RCC_GetClockConfig+0x5c>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	08db      	lsrs	r3, r3, #3
 8005b12:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b1a:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <HAL_RCC_GetClockConfig+0x60>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0207 	and.w	r2, r3, #7
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	601a      	str	r2, [r3, #0]
}
 8005b26:	bf00      	nop
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40023800 	.word	0x40023800
 8005b38:	40023c00 	.word	0x40023c00

08005b3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d101      	bne.n	8005b4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e041      	b.n	8005bd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d106      	bne.n	8005b68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7fb fa62 	bl	800102c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	3304      	adds	r3, #4
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4610      	mov	r0, r2
 8005b7c:	f000 fe1e 	bl	80067bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
	...

08005bdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d001      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e04e      	b.n	8005c92 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0201 	orr.w	r2, r2, #1
 8005c0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a23      	ldr	r2, [pc, #140]	; (8005ca0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d022      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c1e:	d01d      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1f      	ldr	r2, [pc, #124]	; (8005ca4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d018      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1e      	ldr	r2, [pc, #120]	; (8005ca8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d013      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a1c      	ldr	r2, [pc, #112]	; (8005cac <HAL_TIM_Base_Start_IT+0xd0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d00e      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a1b      	ldr	r2, [pc, #108]	; (8005cb0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d009      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a19      	ldr	r2, [pc, #100]	; (8005cb4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d004      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x80>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a18      	ldr	r2, [pc, #96]	; (8005cb8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d111      	bne.n	8005c80 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 0307 	and.w	r3, r3, #7
 8005c66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b06      	cmp	r3, #6
 8005c6c:	d010      	beq.n	8005c90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7e:	e007      	b.n	8005c90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40010000 	.word	0x40010000
 8005ca4:	40000400 	.word	0x40000400
 8005ca8:	40000800 	.word	0x40000800
 8005cac:	40000c00 	.word	0x40000c00
 8005cb0:	40010400 	.word	0x40010400
 8005cb4:	40014000 	.word	0x40014000
 8005cb8:	40001800 	.word	0x40001800

08005cbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e041      	b.n	8005d52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f839 	bl	8005d5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2202      	movs	r2, #2
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3304      	adds	r3, #4
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	f000 fd5e 	bl	80067bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
	...

08005d70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d109      	bne.n	8005d94 <HAL_TIM_PWM_Start+0x24>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	bf14      	ite	ne
 8005d8c:	2301      	movne	r3, #1
 8005d8e:	2300      	moveq	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	e022      	b.n	8005dda <HAL_TIM_PWM_Start+0x6a>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d109      	bne.n	8005dae <HAL_TIM_PWM_Start+0x3e>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	bf14      	ite	ne
 8005da6:	2301      	movne	r3, #1
 8005da8:	2300      	moveq	r3, #0
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	e015      	b.n	8005dda <HAL_TIM_PWM_Start+0x6a>
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d109      	bne.n	8005dc8 <HAL_TIM_PWM_Start+0x58>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	bf14      	ite	ne
 8005dc0:	2301      	movne	r3, #1
 8005dc2:	2300      	moveq	r3, #0
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	e008      	b.n	8005dda <HAL_TIM_PWM_Start+0x6a>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	bf14      	ite	ne
 8005dd4:	2301      	movne	r3, #1
 8005dd6:	2300      	moveq	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e07c      	b.n	8005edc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d104      	bne.n	8005df2 <HAL_TIM_PWM_Start+0x82>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005df0:	e013      	b.n	8005e1a <HAL_TIM_PWM_Start+0xaa>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b04      	cmp	r3, #4
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_PWM_Start+0x92>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e00:	e00b      	b.n	8005e1a <HAL_TIM_PWM_Start+0xaa>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_PWM_Start+0xa2>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e10:	e003      	b.n	8005e1a <HAL_TIM_PWM_Start+0xaa>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2202      	movs	r2, #2
 8005e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	6839      	ldr	r1, [r7, #0]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 ffb4 	bl	8006d90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a2d      	ldr	r2, [pc, #180]	; (8005ee4 <HAL_TIM_PWM_Start+0x174>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d004      	beq.n	8005e3c <HAL_TIM_PWM_Start+0xcc>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a2c      	ldr	r2, [pc, #176]	; (8005ee8 <HAL_TIM_PWM_Start+0x178>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d101      	bne.n	8005e40 <HAL_TIM_PWM_Start+0xd0>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e000      	b.n	8005e42 <HAL_TIM_PWM_Start+0xd2>
 8005e40:	2300      	movs	r3, #0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d007      	beq.n	8005e56 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a22      	ldr	r2, [pc, #136]	; (8005ee4 <HAL_TIM_PWM_Start+0x174>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d022      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e68:	d01d      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a1f      	ldr	r2, [pc, #124]	; (8005eec <HAL_TIM_PWM_Start+0x17c>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d018      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a1d      	ldr	r2, [pc, #116]	; (8005ef0 <HAL_TIM_PWM_Start+0x180>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d013      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a1c      	ldr	r2, [pc, #112]	; (8005ef4 <HAL_TIM_PWM_Start+0x184>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00e      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a16      	ldr	r2, [pc, #88]	; (8005ee8 <HAL_TIM_PWM_Start+0x178>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d009      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a18      	ldr	r2, [pc, #96]	; (8005ef8 <HAL_TIM_PWM_Start+0x188>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d004      	beq.n	8005ea6 <HAL_TIM_PWM_Start+0x136>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a16      	ldr	r2, [pc, #88]	; (8005efc <HAL_TIM_PWM_Start+0x18c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d111      	bne.n	8005eca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 0307 	and.w	r3, r3, #7
 8005eb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2b06      	cmp	r3, #6
 8005eb6:	d010      	beq.n	8005eda <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0201 	orr.w	r2, r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec8:	e007      	b.n	8005eda <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0201 	orr.w	r2, r2, #1
 8005ed8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	40010000 	.word	0x40010000
 8005ee8:	40010400 	.word	0x40010400
 8005eec:	40000400 	.word	0x40000400
 8005ef0:	40000800 	.word	0x40000800
 8005ef4:	40000c00 	.word	0x40000c00
 8005ef8:	40014000 	.word	0x40014000
 8005efc:	40001800 	.word	0x40001800

08005f00 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	6839      	ldr	r1, [r7, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 ff3c 	bl	8006d90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a2e      	ldr	r2, [pc, #184]	; (8005fd8 <HAL_TIM_PWM_Stop+0xd8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d004      	beq.n	8005f2c <HAL_TIM_PWM_Stop+0x2c>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2d      	ldr	r2, [pc, #180]	; (8005fdc <HAL_TIM_PWM_Stop+0xdc>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d101      	bne.n	8005f30 <HAL_TIM_PWM_Stop+0x30>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <HAL_TIM_PWM_Stop+0x32>
 8005f30:	2300      	movs	r3, #0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d017      	beq.n	8005f66 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6a1a      	ldr	r2, [r3, #32]
 8005f3c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f40:	4013      	ands	r3, r2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10f      	bne.n	8005f66 <HAL_TIM_PWM_Stop+0x66>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	6a1a      	ldr	r2, [r3, #32]
 8005f4c:	f240 4344 	movw	r3, #1092	; 0x444
 8005f50:	4013      	ands	r3, r2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d107      	bne.n	8005f66 <HAL_TIM_PWM_Stop+0x66>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a1a      	ldr	r2, [r3, #32]
 8005f6c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f70:	4013      	ands	r3, r2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10f      	bne.n	8005f96 <HAL_TIM_PWM_Stop+0x96>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6a1a      	ldr	r2, [r3, #32]
 8005f7c:	f240 4344 	movw	r3, #1092	; 0x444
 8005f80:	4013      	ands	r3, r2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d107      	bne.n	8005f96 <HAL_TIM_PWM_Stop+0x96>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0201 	bic.w	r2, r2, #1
 8005f94:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d104      	bne.n	8005fa6 <HAL_TIM_PWM_Stop+0xa6>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fa4:	e013      	b.n	8005fce <HAL_TIM_PWM_Stop+0xce>
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b04      	cmp	r3, #4
 8005faa:	d104      	bne.n	8005fb6 <HAL_TIM_PWM_Stop+0xb6>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fb4:	e00b      	b.n	8005fce <HAL_TIM_PWM_Stop+0xce>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d104      	bne.n	8005fc6 <HAL_TIM_PWM_Stop+0xc6>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fc4:	e003      	b.n	8005fce <HAL_TIM_PWM_Stop+0xce>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3708      	adds	r7, #8
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	40010000 	.word	0x40010000
 8005fdc:	40010400 	.word	0x40010400

08005fe0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e097      	b.n	8006124 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d106      	bne.n	800600e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7fb f831 	bl	8001070 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2202      	movs	r2, #2
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	6812      	ldr	r2, [r2, #0]
 8006020:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006024:	f023 0307 	bic.w	r3, r3, #7
 8006028:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	3304      	adds	r3, #4
 8006032:	4619      	mov	r1, r3
 8006034:	4610      	mov	r0, r2
 8006036:	f000 fbc1 	bl	80067bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006062:	f023 0303 	bic.w	r3, r3, #3
 8006066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	021b      	lsls	r3, r3, #8
 8006072:	4313      	orrs	r3, r2
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	4313      	orrs	r3, r2
 8006078:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006080:	f023 030c 	bic.w	r3, r3, #12
 8006084:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800608c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006090:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	021b      	lsls	r3, r3, #8
 800609c:	4313      	orrs	r3, r2
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	011a      	lsls	r2, r3, #4
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	031b      	lsls	r3, r3, #12
 80060b0:	4313      	orrs	r3, r2
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80060be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80060c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	4313      	orrs	r3, r2
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3718      	adds	r7, #24
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800613c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006144:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800614c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006154:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d110      	bne.n	800617e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800615c:	7bfb      	ldrb	r3, [r7, #15]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d102      	bne.n	8006168 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006162:	7b7b      	ldrb	r3, [r7, #13]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d001      	beq.n	800616c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e069      	b.n	8006240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800617c:	e031      	b.n	80061e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b04      	cmp	r3, #4
 8006182:	d110      	bne.n	80061a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006184:	7bbb      	ldrb	r3, [r7, #14]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d102      	bne.n	8006190 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800618a:	7b3b      	ldrb	r3, [r7, #12]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d001      	beq.n	8006194 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e055      	b.n	8006240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061a4:	e01d      	b.n	80061e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061a6:	7bfb      	ldrb	r3, [r7, #15]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d108      	bne.n	80061be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061ac:	7bbb      	ldrb	r3, [r7, #14]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d105      	bne.n	80061be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061b2:	7b7b      	ldrb	r3, [r7, #13]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d102      	bne.n	80061be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061b8:	7b3b      	ldrb	r3, [r7, #12]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d001      	beq.n	80061c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e03e      	b.n	8006240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2202      	movs	r2, #2
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2202      	movs	r2, #2
 80061ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2202      	movs	r2, #2
 80061de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <HAL_TIM_Encoder_Start+0xc4>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	d008      	beq.n	8006200 <HAL_TIM_Encoder_Start+0xd4>
 80061ee:	e00f      	b.n	8006210 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2201      	movs	r2, #1
 80061f6:	2100      	movs	r1, #0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fdc9 	bl	8006d90 <TIM_CCxChannelCmd>
      break;
 80061fe:	e016      	b.n	800622e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2201      	movs	r2, #1
 8006206:	2104      	movs	r1, #4
 8006208:	4618      	mov	r0, r3
 800620a:	f000 fdc1 	bl	8006d90 <TIM_CCxChannelCmd>
      break;
 800620e:	e00e      	b.n	800622e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2201      	movs	r2, #1
 8006216:	2100      	movs	r1, #0
 8006218:	4618      	mov	r0, r3
 800621a:	f000 fdb9 	bl	8006d90 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2201      	movs	r2, #1
 8006224:	2104      	movs	r1, #4
 8006226:	4618      	mov	r0, r3
 8006228:	f000 fdb2 	bl	8006d90 <TIM_CCxChannelCmd>
      break;
 800622c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b02      	cmp	r3, #2
 800625c:	d122      	bne.n	80062a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	f003 0302 	and.w	r3, r3, #2
 8006268:	2b02      	cmp	r3, #2
 800626a:	d11b      	bne.n	80062a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f06f 0202 	mvn.w	r2, #2
 8006274:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d003      	beq.n	8006292 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fa77 	bl	800677e <HAL_TIM_IC_CaptureCallback>
 8006290:	e005      	b.n	800629e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fa69 	bl	800676a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fa7a 	bl	8006792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	f003 0304 	and.w	r3, r3, #4
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d122      	bne.n	80062f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	f003 0304 	and.w	r3, r3, #4
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d11b      	bne.n	80062f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f06f 0204 	mvn.w	r2, #4
 80062c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2202      	movs	r2, #2
 80062ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fa4d 	bl	800677e <HAL_TIM_IC_CaptureCallback>
 80062e4:	e005      	b.n	80062f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fa3f 	bl	800676a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fa50 	bl	8006792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b08      	cmp	r3, #8
 8006304:	d122      	bne.n	800634c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f003 0308 	and.w	r3, r3, #8
 8006310:	2b08      	cmp	r3, #8
 8006312:	d11b      	bne.n	800634c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f06f 0208 	mvn.w	r2, #8
 800631c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2204      	movs	r2, #4
 8006322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	69db      	ldr	r3, [r3, #28]
 800632a:	f003 0303 	and.w	r3, r3, #3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fa23 	bl	800677e <HAL_TIM_IC_CaptureCallback>
 8006338:	e005      	b.n	8006346 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 fa15 	bl	800676a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 fa26 	bl	8006792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	f003 0310 	and.w	r3, r3, #16
 8006356:	2b10      	cmp	r3, #16
 8006358:	d122      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	f003 0310 	and.w	r3, r3, #16
 8006364:	2b10      	cmp	r3, #16
 8006366:	d11b      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f06f 0210 	mvn.w	r2, #16
 8006370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2208      	movs	r2, #8
 8006376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006382:	2b00      	cmp	r3, #0
 8006384:	d003      	beq.n	800638e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f9f9 	bl	800677e <HAL_TIM_IC_CaptureCallback>
 800638c:	e005      	b.n	800639a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f9eb 	bl	800676a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f9fc 	bl	8006792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d10e      	bne.n	80063cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d107      	bne.n	80063cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f06f 0201 	mvn.w	r2, #1
 80063c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fa fc02 	bl	8000bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d6:	2b80      	cmp	r3, #128	; 0x80
 80063d8:	d10e      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e4:	2b80      	cmp	r3, #128	; 0x80
 80063e6:	d107      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fd78 	bl	8006ee8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006402:	2b40      	cmp	r3, #64	; 0x40
 8006404:	d10e      	bne.n	8006424 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006410:	2b40      	cmp	r3, #64	; 0x40
 8006412:	d107      	bne.n	8006424 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800641c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9c1 	bl	80067a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0320 	and.w	r3, r3, #32
 800642e:	2b20      	cmp	r3, #32
 8006430:	d10e      	bne.n	8006450 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f003 0320 	and.w	r3, r3, #32
 800643c:	2b20      	cmp	r3, #32
 800643e:	d107      	bne.n	8006450 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0220 	mvn.w	r2, #32
 8006448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fd42 	bl	8006ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006450:	bf00      	nop
 8006452:	3708      	adds	r7, #8
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006464:	2300      	movs	r3, #0
 8006466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800646e:	2b01      	cmp	r3, #1
 8006470:	d101      	bne.n	8006476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006472:	2302      	movs	r3, #2
 8006474:	e0ae      	b.n	80065d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b0c      	cmp	r3, #12
 8006482:	f200 809f 	bhi.w	80065c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006486:	a201      	add	r2, pc, #4	; (adr r2, 800648c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648c:	080064c1 	.word	0x080064c1
 8006490:	080065c5 	.word	0x080065c5
 8006494:	080065c5 	.word	0x080065c5
 8006498:	080065c5 	.word	0x080065c5
 800649c:	08006501 	.word	0x08006501
 80064a0:	080065c5 	.word	0x080065c5
 80064a4:	080065c5 	.word	0x080065c5
 80064a8:	080065c5 	.word	0x080065c5
 80064ac:	08006543 	.word	0x08006543
 80064b0:	080065c5 	.word	0x080065c5
 80064b4:	080065c5 	.word	0x080065c5
 80064b8:	080065c5 	.word	0x080065c5
 80064bc:	08006583 	.word	0x08006583
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68b9      	ldr	r1, [r7, #8]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fa18 	bl	80068fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0208 	orr.w	r2, r2, #8
 80064da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699a      	ldr	r2, [r3, #24]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f022 0204 	bic.w	r2, r2, #4
 80064ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6999      	ldr	r1, [r3, #24]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	691a      	ldr	r2, [r3, #16]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	619a      	str	r2, [r3, #24]
      break;
 80064fe:	e064      	b.n	80065ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68b9      	ldr	r1, [r7, #8]
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fa68 	bl	80069dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699a      	ldr	r2, [r3, #24]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800651a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	699a      	ldr	r2, [r3, #24]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800652a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	6999      	ldr	r1, [r3, #24]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	021a      	lsls	r2, r3, #8
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	430a      	orrs	r2, r1
 800653e:	619a      	str	r2, [r3, #24]
      break;
 8006540:	e043      	b.n	80065ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68b9      	ldr	r1, [r7, #8]
 8006548:	4618      	mov	r0, r3
 800654a:	f000 fabd 	bl	8006ac8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69da      	ldr	r2, [r3, #28]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f042 0208 	orr.w	r2, r2, #8
 800655c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	69da      	ldr	r2, [r3, #28]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0204 	bic.w	r2, r2, #4
 800656c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69d9      	ldr	r1, [r3, #28]
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	691a      	ldr	r2, [r3, #16]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	430a      	orrs	r2, r1
 800657e:	61da      	str	r2, [r3, #28]
      break;
 8006580:	e023      	b.n	80065ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68b9      	ldr	r1, [r7, #8]
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fb11 	bl	8006bb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69da      	ldr	r2, [r3, #28]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800659c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	69da      	ldr	r2, [r3, #28]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	69d9      	ldr	r1, [r3, #28]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	021a      	lsls	r2, r3, #8
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	61da      	str	r2, [r3, #28]
      break;
 80065c2:	e002      	b.n	80065ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	75fb      	strb	r3, [r7, #23]
      break;
 80065c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3718      	adds	r7, #24
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_TIM_ConfigClockSource+0x1c>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e0b4      	b.n	8006762 <HAL_TIM_ConfigClockSource+0x186>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2202      	movs	r2, #2
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800661e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006630:	d03e      	beq.n	80066b0 <HAL_TIM_ConfigClockSource+0xd4>
 8006632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006636:	f200 8087 	bhi.w	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 800663a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800663e:	f000 8086 	beq.w	800674e <HAL_TIM_ConfigClockSource+0x172>
 8006642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006646:	d87f      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006648:	2b70      	cmp	r3, #112	; 0x70
 800664a:	d01a      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0xa6>
 800664c:	2b70      	cmp	r3, #112	; 0x70
 800664e:	d87b      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006650:	2b60      	cmp	r3, #96	; 0x60
 8006652:	d050      	beq.n	80066f6 <HAL_TIM_ConfigClockSource+0x11a>
 8006654:	2b60      	cmp	r3, #96	; 0x60
 8006656:	d877      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006658:	2b50      	cmp	r3, #80	; 0x50
 800665a:	d03c      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0xfa>
 800665c:	2b50      	cmp	r3, #80	; 0x50
 800665e:	d873      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006660:	2b40      	cmp	r3, #64	; 0x40
 8006662:	d058      	beq.n	8006716 <HAL_TIM_ConfigClockSource+0x13a>
 8006664:	2b40      	cmp	r3, #64	; 0x40
 8006666:	d86f      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006668:	2b30      	cmp	r3, #48	; 0x30
 800666a:	d064      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x15a>
 800666c:	2b30      	cmp	r3, #48	; 0x30
 800666e:	d86b      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006670:	2b20      	cmp	r3, #32
 8006672:	d060      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x15a>
 8006674:	2b20      	cmp	r3, #32
 8006676:	d867      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
 8006678:	2b00      	cmp	r3, #0
 800667a:	d05c      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x15a>
 800667c:	2b10      	cmp	r3, #16
 800667e:	d05a      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x15a>
 8006680:	e062      	b.n	8006748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6818      	ldr	r0, [r3, #0]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	6899      	ldr	r1, [r3, #8]
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	f000 fb5d 	bl	8006d50 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80066a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	609a      	str	r2, [r3, #8]
      break;
 80066ae:	e04f      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6818      	ldr	r0, [r3, #0]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	6899      	ldr	r1, [r3, #8]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685a      	ldr	r2, [r3, #4]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	f000 fb46 	bl	8006d50 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689a      	ldr	r2, [r3, #8]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066d2:	609a      	str	r2, [r3, #8]
      break;
 80066d4:	e03c      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6818      	ldr	r0, [r3, #0]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	6859      	ldr	r1, [r3, #4]
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	461a      	mov	r2, r3
 80066e4:	f000 faba 	bl	8006c5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2150      	movs	r1, #80	; 0x50
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 fb13 	bl	8006d1a <TIM_ITRx_SetConfig>
      break;
 80066f4:	e02c      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6818      	ldr	r0, [r3, #0]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	6859      	ldr	r1, [r3, #4]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	461a      	mov	r2, r3
 8006704:	f000 fad9 	bl	8006cba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2160      	movs	r1, #96	; 0x60
 800670e:	4618      	mov	r0, r3
 8006710:	f000 fb03 	bl	8006d1a <TIM_ITRx_SetConfig>
      break;
 8006714:	e01c      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6818      	ldr	r0, [r3, #0]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	6859      	ldr	r1, [r3, #4]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	461a      	mov	r2, r3
 8006724:	f000 fa9a 	bl	8006c5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2140      	movs	r1, #64	; 0x40
 800672e:	4618      	mov	r0, r3
 8006730:	f000 faf3 	bl	8006d1a <TIM_ITRx_SetConfig>
      break;
 8006734:	e00c      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4619      	mov	r1, r3
 8006740:	4610      	mov	r0, r2
 8006742:	f000 faea 	bl	8006d1a <TIM_ITRx_SetConfig>
      break;
 8006746:	e003      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	73fb      	strb	r3, [r7, #15]
      break;
 800674c:	e000      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800674e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006760:	7bfb      	ldrb	r3, [r7, #15]
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006786:	bf00      	nop
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800679a:	bf00      	nop
 800679c:	370c      	adds	r7, #12
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr

080067a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067a6:	b480      	push	{r7}
 80067a8:	b083      	sub	sp, #12
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067ae:	bf00      	nop
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
	...

080067bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a40      	ldr	r2, [pc, #256]	; (80068d0 <TIM_Base_SetConfig+0x114>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d013      	beq.n	80067fc <TIM_Base_SetConfig+0x40>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067da:	d00f      	beq.n	80067fc <TIM_Base_SetConfig+0x40>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a3d      	ldr	r2, [pc, #244]	; (80068d4 <TIM_Base_SetConfig+0x118>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d00b      	beq.n	80067fc <TIM_Base_SetConfig+0x40>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a3c      	ldr	r2, [pc, #240]	; (80068d8 <TIM_Base_SetConfig+0x11c>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d007      	beq.n	80067fc <TIM_Base_SetConfig+0x40>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a3b      	ldr	r2, [pc, #236]	; (80068dc <TIM_Base_SetConfig+0x120>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d003      	beq.n	80067fc <TIM_Base_SetConfig+0x40>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a3a      	ldr	r2, [pc, #232]	; (80068e0 <TIM_Base_SetConfig+0x124>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d108      	bne.n	800680e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	4313      	orrs	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a2f      	ldr	r2, [pc, #188]	; (80068d0 <TIM_Base_SetConfig+0x114>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d02b      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800681c:	d027      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a2c      	ldr	r2, [pc, #176]	; (80068d4 <TIM_Base_SetConfig+0x118>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d023      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a2b      	ldr	r2, [pc, #172]	; (80068d8 <TIM_Base_SetConfig+0x11c>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d01f      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a2a      	ldr	r2, [pc, #168]	; (80068dc <TIM_Base_SetConfig+0x120>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d01b      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a29      	ldr	r2, [pc, #164]	; (80068e0 <TIM_Base_SetConfig+0x124>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d017      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a28      	ldr	r2, [pc, #160]	; (80068e4 <TIM_Base_SetConfig+0x128>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d013      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a27      	ldr	r2, [pc, #156]	; (80068e8 <TIM_Base_SetConfig+0x12c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d00f      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a26      	ldr	r2, [pc, #152]	; (80068ec <TIM_Base_SetConfig+0x130>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d00b      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a25      	ldr	r2, [pc, #148]	; (80068f0 <TIM_Base_SetConfig+0x134>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d007      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a24      	ldr	r2, [pc, #144]	; (80068f4 <TIM_Base_SetConfig+0x138>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d003      	beq.n	800686e <TIM_Base_SetConfig+0xb2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a23      	ldr	r2, [pc, #140]	; (80068f8 <TIM_Base_SetConfig+0x13c>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d108      	bne.n	8006880 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	4313      	orrs	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	695b      	ldr	r3, [r3, #20]
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	689a      	ldr	r2, [r3, #8]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a0a      	ldr	r2, [pc, #40]	; (80068d0 <TIM_Base_SetConfig+0x114>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_Base_SetConfig+0xf8>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a0c      	ldr	r2, [pc, #48]	; (80068e0 <TIM_Base_SetConfig+0x124>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d103      	bne.n	80068bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	691a      	ldr	r2, [r3, #16]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	615a      	str	r2, [r3, #20]
}
 80068c2:	bf00      	nop
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40010000 	.word	0x40010000
 80068d4:	40000400 	.word	0x40000400
 80068d8:	40000800 	.word	0x40000800
 80068dc:	40000c00 	.word	0x40000c00
 80068e0:	40010400 	.word	0x40010400
 80068e4:	40014000 	.word	0x40014000
 80068e8:	40014400 	.word	0x40014400
 80068ec:	40014800 	.word	0x40014800
 80068f0:	40001800 	.word	0x40001800
 80068f4:	40001c00 	.word	0x40001c00
 80068f8:	40002000 	.word	0x40002000

080068fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	f023 0201 	bic.w	r2, r3, #1
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f023 0303 	bic.w	r3, r3, #3
 8006932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	4313      	orrs	r3, r2
 800693c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f023 0302 	bic.w	r3, r3, #2
 8006944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a20      	ldr	r2, [pc, #128]	; (80069d4 <TIM_OC1_SetConfig+0xd8>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d003      	beq.n	8006960 <TIM_OC1_SetConfig+0x64>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a1f      	ldr	r2, [pc, #124]	; (80069d8 <TIM_OC1_SetConfig+0xdc>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d10c      	bne.n	800697a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f023 0308 	bic.w	r3, r3, #8
 8006966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f023 0304 	bic.w	r3, r3, #4
 8006978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a15      	ldr	r2, [pc, #84]	; (80069d4 <TIM_OC1_SetConfig+0xd8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d003      	beq.n	800698a <TIM_OC1_SetConfig+0x8e>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a14      	ldr	r2, [pc, #80]	; (80069d8 <TIM_OC1_SetConfig+0xdc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d111      	bne.n	80069ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006990:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006998:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	699b      	ldr	r3, [r3, #24]
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	621a      	str	r2, [r3, #32]
}
 80069c8:	bf00      	nop
 80069ca:	371c      	adds	r7, #28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr
 80069d4:	40010000 	.word	0x40010000
 80069d8:	40010400 	.word	0x40010400

080069dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069dc:	b480      	push	{r7}
 80069de:	b087      	sub	sp, #28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	f023 0210 	bic.w	r2, r3, #16
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f023 0320 	bic.w	r3, r3, #32
 8006a26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	011b      	lsls	r3, r3, #4
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a22      	ldr	r2, [pc, #136]	; (8006ac0 <TIM_OC2_SetConfig+0xe4>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d003      	beq.n	8006a44 <TIM_OC2_SetConfig+0x68>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a21      	ldr	r2, [pc, #132]	; (8006ac4 <TIM_OC2_SetConfig+0xe8>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d10d      	bne.n	8006a60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	011b      	lsls	r3, r3, #4
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a17      	ldr	r2, [pc, #92]	; (8006ac0 <TIM_OC2_SetConfig+0xe4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d003      	beq.n	8006a70 <TIM_OC2_SetConfig+0x94>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a16      	ldr	r2, [pc, #88]	; (8006ac4 <TIM_OC2_SetConfig+0xe8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d113      	bne.n	8006a98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	695b      	ldr	r3, [r3, #20]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	621a      	str	r2, [r3, #32]
}
 8006ab2:	bf00      	nop
 8006ab4:	371c      	adds	r7, #28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	40010000 	.word	0x40010000
 8006ac4:	40010400 	.word	0x40010400

08006ac8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b087      	sub	sp, #28
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f023 0303 	bic.w	r3, r3, #3
 8006afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	021b      	lsls	r3, r3, #8
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a21      	ldr	r2, [pc, #132]	; (8006ba8 <TIM_OC3_SetConfig+0xe0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d003      	beq.n	8006b2e <TIM_OC3_SetConfig+0x66>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a20      	ldr	r2, [pc, #128]	; (8006bac <TIM_OC3_SetConfig+0xe4>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d10d      	bne.n	8006b4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	021b      	lsls	r3, r3, #8
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a16      	ldr	r2, [pc, #88]	; (8006ba8 <TIM_OC3_SetConfig+0xe0>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d003      	beq.n	8006b5a <TIM_OC3_SetConfig+0x92>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a15      	ldr	r2, [pc, #84]	; (8006bac <TIM_OC3_SetConfig+0xe4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d113      	bne.n	8006b82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	621a      	str	r2, [r3, #32]
}
 8006b9c:	bf00      	nop
 8006b9e:	371c      	adds	r7, #28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	40010000 	.word	0x40010000
 8006bac:	40010400 	.word	0x40010400

08006bb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	021b      	lsls	r3, r3, #8
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	031b      	lsls	r3, r3, #12
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a12      	ldr	r2, [pc, #72]	; (8006c54 <TIM_OC4_SetConfig+0xa4>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d003      	beq.n	8006c18 <TIM_OC4_SetConfig+0x68>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a11      	ldr	r2, [pc, #68]	; (8006c58 <TIM_OC4_SetConfig+0xa8>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d109      	bne.n	8006c2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	019b      	lsls	r3, r3, #6
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	621a      	str	r2, [r3, #32]
}
 8006c46:	bf00      	nop
 8006c48:	371c      	adds	r7, #28
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	40010000 	.word	0x40010000
 8006c58:	40010400 	.word	0x40010400

08006c5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b087      	sub	sp, #28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6a1b      	ldr	r3, [r3, #32]
 8006c6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	f023 0201 	bic.w	r2, r3, #1
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f023 030a 	bic.w	r3, r3, #10
 8006c98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	621a      	str	r2, [r3, #32]
}
 8006cae:	bf00      	nop
 8006cb0:	371c      	adds	r7, #28
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr

08006cba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b087      	sub	sp, #28
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	f023 0210 	bic.w	r2, r3, #16
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6a1b      	ldr	r3, [r3, #32]
 8006cdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ce4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	031b      	lsls	r3, r3, #12
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cf6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	011b      	lsls	r3, r3, #4
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b085      	sub	sp, #20
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d32:	683a      	ldr	r2, [r7, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	f043 0307 	orr.w	r3, r3, #7
 8006d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	609a      	str	r2, [r3, #8]
}
 8006d44:	bf00      	nop
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
 8006d5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	021a      	lsls	r2, r3, #8
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	431a      	orrs	r2, r3
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	609a      	str	r2, [r3, #8]
}
 8006d84:	bf00      	nop
 8006d86:	371c      	adds	r7, #28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b087      	sub	sp, #28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f003 031f 	and.w	r3, r3, #31
 8006da2:	2201      	movs	r2, #1
 8006da4:	fa02 f303 	lsl.w	r3, r2, r3
 8006da8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a1a      	ldr	r2, [r3, #32]
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	43db      	mvns	r3, r3
 8006db2:	401a      	ands	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6a1a      	ldr	r2, [r3, #32]
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f003 031f 	and.w	r3, r3, #31
 8006dc2:	6879      	ldr	r1, [r7, #4]
 8006dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	621a      	str	r2, [r3, #32]
}
 8006dce:	bf00      	nop
 8006dd0:	371c      	adds	r7, #28
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
	...

08006ddc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d101      	bne.n	8006df4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006df0:	2302      	movs	r3, #2
 8006df2:	e05a      	b.n	8006eaa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a21      	ldr	r2, [pc, #132]	; (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d022      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e40:	d01d      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a1d      	ldr	r2, [pc, #116]	; (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d018      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a1b      	ldr	r2, [pc, #108]	; (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d013      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a1a      	ldr	r2, [pc, #104]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d00e      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a18      	ldr	r2, [pc, #96]	; (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d009      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a17      	ldr	r2, [pc, #92]	; (8006ecc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d004      	beq.n	8006e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a15      	ldr	r2, [pc, #84]	; (8006ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d10c      	bne.n	8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	68ba      	ldr	r2, [r7, #8]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	40010000 	.word	0x40010000
 8006ebc:	40000400 	.word	0x40000400
 8006ec0:	40000800 	.word	0x40000800
 8006ec4:	40000c00 	.word	0x40000c00
 8006ec8:	40010400 	.word	0x40010400
 8006ecc:	40014000 	.word	0x40014000
 8006ed0:	40001800 	.word	0x40001800

08006ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d101      	bne.n	8006f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e03f      	b.n	8006f8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d106      	bne.n	8006f28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f7fa f9a4 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2224      	movs	r2, #36	; 0x24
 8006f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68da      	ldr	r2, [r3, #12]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 ff9d 	bl	8007e80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	691a      	ldr	r2, [r3, #16]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	695a      	ldr	r2, [r3, #20]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68da      	ldr	r2, [r3, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2220      	movs	r2, #32
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b08a      	sub	sp, #40	; 0x28
 8006f9a:	af02      	add	r7, sp, #8
 8006f9c:	60f8      	str	r0, [r7, #12]
 8006f9e:	60b9      	str	r1, [r7, #8]
 8006fa0:	603b      	str	r3, [r7, #0]
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b20      	cmp	r3, #32
 8006fb4:	d17c      	bne.n	80070b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <HAL_UART_Transmit+0x2c>
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e075      	b.n	80070b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d101      	bne.n	8006fd4 <HAL_UART_Transmit+0x3e>
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	e06e      	b.n	80070b2 <HAL_UART_Transmit+0x11c>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2221      	movs	r2, #33	; 0x21
 8006fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fea:	f7fc fb33 	bl	8003654 <HAL_GetTick>
 8006fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	88fa      	ldrh	r2, [r7, #6]
 8006ff4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	88fa      	ldrh	r2, [r7, #6]
 8006ffa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007004:	d108      	bne.n	8007018 <HAL_UART_Transmit+0x82>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d104      	bne.n	8007018 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800700e:	2300      	movs	r3, #0
 8007010:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	61bb      	str	r3, [r7, #24]
 8007016:	e003      	b.n	8007020 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800701c:	2300      	movs	r3, #0
 800701e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007028:	e02a      	b.n	8007080 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2200      	movs	r2, #0
 8007032:	2180      	movs	r1, #128	; 0x80
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f000 fc55 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007040:	2303      	movs	r3, #3
 8007042:	e036      	b.n	80070b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d10b      	bne.n	8007062 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	881b      	ldrh	r3, [r3, #0]
 800704e:	461a      	mov	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007058:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	3302      	adds	r3, #2
 800705e:	61bb      	str	r3, [r7, #24]
 8007060:	e007      	b.n	8007072 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	781a      	ldrb	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	3301      	adds	r3, #1
 8007070:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007076:	b29b      	uxth	r3, r3
 8007078:	3b01      	subs	r3, #1
 800707a:	b29a      	uxth	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007084:	b29b      	uxth	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1cf      	bne.n	800702a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2200      	movs	r2, #0
 8007092:	2140      	movs	r1, #64	; 0x40
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 fc25 	bl	80078e4 <UART_WaitOnFlagUntilTimeout>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e006      	b.n	80070b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2220      	movs	r2, #32
 80070a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80070ac:	2300      	movs	r3, #0
 80070ae:	e000      	b.n	80070b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80070b0:	2302      	movs	r3, #2
  }
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3720      	adds	r7, #32
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b08c      	sub	sp, #48	; 0x30
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	4613      	mov	r3, r2
 80070c6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d152      	bne.n	800717a <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e04b      	b.n	800717c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e044      	b.n	800717c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2201      	movs	r2, #1
 80070fe:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007100:	88fb      	ldrh	r3, [r7, #6]
 8007102:	461a      	mov	r2, r3
 8007104:	68b9      	ldr	r1, [r7, #8]
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 fc5a 	bl	80079c0 <UART_Start_Receive_DMA>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007112:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007116:	2b00      	cmp	r3, #0
 8007118:	d12c      	bne.n	8007174 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800711e:	2b01      	cmp	r3, #1
 8007120:	d125      	bne.n	800716e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007122:	2300      	movs	r3, #0
 8007124:	613b      	str	r3, [r7, #16]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	613b      	str	r3, [r7, #16]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	613b      	str	r3, [r7, #16]
 8007136:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	330c      	adds	r3, #12
 800713e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	617b      	str	r3, [r7, #20]
   return(result);
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f043 0310 	orr.w	r3, r3, #16
 800714e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	330c      	adds	r3, #12
 8007156:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007158:	627a      	str	r2, [r7, #36]	; 0x24
 800715a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715c:	6a39      	ldr	r1, [r7, #32]
 800715e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007160:	e841 2300 	strex	r3, r2, [r1]
 8007164:	61fb      	str	r3, [r7, #28]
   return(result);
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d1e5      	bne.n	8007138 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 800716c:	e002      	b.n	8007174 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8007174:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007178:	e000      	b.n	800717c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800717a:	2302      	movs	r3, #2
  }
}
 800717c:	4618      	mov	r0, r3
 800717e:	3730      	adds	r7, #48	; 0x30
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b0ba      	sub	sp, #232	; 0xe8
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	695b      	ldr	r3, [r3, #20]
 80071a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80071aa:	2300      	movs	r3, #0
 80071ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80071b0:	2300      	movs	r3, #0
 80071b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071ba:	f003 030f 	and.w	r3, r3, #15
 80071be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80071c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10f      	bne.n	80071ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <HAL_UART_IRQHandler+0x66>
 80071d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071da:	f003 0320 	and.w	r3, r3, #32
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fd91 	bl	8007d0a <UART_Receive_IT>
      return;
 80071e8:	e256      	b.n	8007698 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80071ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f000 80de 	beq.w	80073b0 <HAL_UART_IRQHandler+0x22c>
 80071f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d106      	bne.n	800720e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007204:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 80d1 	beq.w	80073b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800720e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00b      	beq.n	8007232 <HAL_UART_IRQHandler+0xae>
 800721a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800721e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007222:	2b00      	cmp	r3, #0
 8007224:	d005      	beq.n	8007232 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007236:	f003 0304 	and.w	r3, r3, #4
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00b      	beq.n	8007256 <HAL_UART_IRQHandler+0xd2>
 800723e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b00      	cmp	r3, #0
 8007248:	d005      	beq.n	8007256 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724e:	f043 0202 	orr.w	r2, r3, #2
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800725a:	f003 0302 	and.w	r3, r3, #2
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00b      	beq.n	800727a <HAL_UART_IRQHandler+0xf6>
 8007262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	d005      	beq.n	800727a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	f043 0204 	orr.w	r2, r3, #4
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800727a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800727e:	f003 0308 	and.w	r3, r3, #8
 8007282:	2b00      	cmp	r3, #0
 8007284:	d011      	beq.n	80072aa <HAL_UART_IRQHandler+0x126>
 8007286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800728a:	f003 0320 	and.w	r3, r3, #32
 800728e:	2b00      	cmp	r3, #0
 8007290:	d105      	bne.n	800729e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b00      	cmp	r3, #0
 800729c:	d005      	beq.n	80072aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a2:	f043 0208 	orr.w	r2, r3, #8
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 81ed 	beq.w	800768e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b8:	f003 0320 	and.w	r3, r3, #32
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d008      	beq.n	80072d2 <HAL_UART_IRQHandler+0x14e>
 80072c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072c4:	f003 0320 	and.w	r3, r3, #32
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d002      	beq.n	80072d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 fd1c 	bl	8007d0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	695b      	ldr	r3, [r3, #20]
 80072d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072dc:	2b40      	cmp	r3, #64	; 0x40
 80072de:	bf0c      	ite	eq
 80072e0:	2301      	moveq	r3, #1
 80072e2:	2300      	movne	r3, #0
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d103      	bne.n	80072fe <HAL_UART_IRQHandler+0x17a>
 80072f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d04f      	beq.n	800739e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fc24 	bl	8007b4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	695b      	ldr	r3, [r3, #20]
 800730a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800730e:	2b40      	cmp	r3, #64	; 0x40
 8007310:	d141      	bne.n	8007396 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3314      	adds	r3, #20
 8007318:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800732c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007330:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3314      	adds	r3, #20
 800733a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800733e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007342:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800734a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800734e:	e841 2300 	strex	r3, r2, [r1]
 8007352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1d9      	bne.n	8007312 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007362:	2b00      	cmp	r3, #0
 8007364:	d013      	beq.n	800738e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736a:	4a7d      	ldr	r2, [pc, #500]	; (8007560 <HAL_UART_IRQHandler+0x3dc>)
 800736c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007372:	4618      	mov	r0, r3
 8007374:	f7fd fa84 	bl	8004880 <HAL_DMA_Abort_IT>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d016      	beq.n	80073ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007388:	4610      	mov	r0, r2
 800738a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800738c:	e00e      	b.n	80073ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fb ffec 	bl	800336c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007394:	e00a      	b.n	80073ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7fb ffe8 	bl	800336c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	e006      	b.n	80073ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f7fb ffe4 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80073aa:	e170      	b.n	800768e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ac:	bf00      	nop
    return;
 80073ae:	e16e      	b.n	800768e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	f040 814a 	bne.w	800764e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073be:	f003 0310 	and.w	r3, r3, #16
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f000 8143 	beq.w	800764e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80073c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073cc:	f003 0310 	and.w	r3, r3, #16
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 813c 	beq.w	800764e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073d6:	2300      	movs	r3, #0
 80073d8:	60bb      	str	r3, [r7, #8]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	60bb      	str	r3, [r7, #8]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	60bb      	str	r3, [r7, #8]
 80073ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073f6:	2b40      	cmp	r3, #64	; 0x40
 80073f8:	f040 80b4 	bne.w	8007564 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007408:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 8140 	beq.w	8007692 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800741a:	429a      	cmp	r2, r3
 800741c:	f080 8139 	bcs.w	8007692 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007426:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007432:	f000 8088 	beq.w	8007546 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	330c      	adds	r3, #12
 800743c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800744c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007450:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	330c      	adds	r3, #12
 800745e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007462:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007466:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800746e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007472:	e841 2300 	strex	r3, r2, [r1]
 8007476:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800747a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1d9      	bne.n	8007436 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3314      	adds	r3, #20
 8007488:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800748c:	e853 3f00 	ldrex	r3, [r3]
 8007490:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007492:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007494:	f023 0301 	bic.w	r3, r3, #1
 8007498:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3314      	adds	r3, #20
 80074a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80074a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80074aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80074b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e1      	bne.n	8007482 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3314      	adds	r3, #20
 80074c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80074ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3314      	adds	r3, #20
 80074de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80074e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80074e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80074e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80074f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e3      	bne.n	80074be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2220      	movs	r2, #32
 80074fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	330c      	adds	r3, #12
 800750a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800750e:	e853 3f00 	ldrex	r3, [r3]
 8007512:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007516:	f023 0310 	bic.w	r3, r3, #16
 800751a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	330c      	adds	r3, #12
 8007524:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007528:	65ba      	str	r2, [r7, #88]	; 0x58
 800752a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800752e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007530:	e841 2300 	strex	r3, r2, [r1]
 8007534:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e3      	bne.n	8007504 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007540:	4618      	mov	r0, r3
 8007542:	f7fd f92d 	bl	80047a0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800754e:	b29b      	uxth	r3, r3
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	b29b      	uxth	r3, r3
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f7fb ffdc 	bl	8003514 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800755c:	e099      	b.n	8007692 <HAL_UART_IRQHandler+0x50e>
 800755e:	bf00      	nop
 8007560:	08007c13 	.word	0x08007c13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800756c:	b29b      	uxth	r3, r3
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007578:	b29b      	uxth	r3, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	f000 808b 	beq.w	8007696 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007580:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 8086 	beq.w	8007696 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	330c      	adds	r3, #12
 8007590:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007594:	e853 3f00 	ldrex	r3, [r3]
 8007598:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800759a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800759c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	330c      	adds	r3, #12
 80075aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80075ae:	647a      	str	r2, [r7, #68]	; 0x44
 80075b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80075b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80075bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1e3      	bne.n	800758a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3314      	adds	r3, #20
 80075c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	623b      	str	r3, [r7, #32]
   return(result);
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	f023 0301 	bic.w	r3, r3, #1
 80075d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3314      	adds	r3, #20
 80075e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80075e6:	633a      	str	r2, [r7, #48]	; 0x30
 80075e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075ee:	e841 2300 	strex	r3, r2, [r1]
 80075f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e3      	bne.n	80075c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2220      	movs	r2, #32
 80075fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	330c      	adds	r3, #12
 800760e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	60fb      	str	r3, [r7, #12]
   return(result);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f023 0310 	bic.w	r3, r3, #16
 800761e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	330c      	adds	r3, #12
 8007628:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800762c:	61fa      	str	r2, [r7, #28]
 800762e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007630:	69b9      	ldr	r1, [r7, #24]
 8007632:	69fa      	ldr	r2, [r7, #28]
 8007634:	e841 2300 	strex	r3, r2, [r1]
 8007638:	617b      	str	r3, [r7, #20]
   return(result);
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1e3      	bne.n	8007608 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007640:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007644:	4619      	mov	r1, r3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7fb ff64 	bl	8003514 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800764c:	e023      	b.n	8007696 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800764e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007656:	2b00      	cmp	r3, #0
 8007658:	d009      	beq.n	800766e <HAL_UART_IRQHandler+0x4ea>
 800765a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800765e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007662:	2b00      	cmp	r3, #0
 8007664:	d003      	beq.n	800766e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fae7 	bl	8007c3a <UART_Transmit_IT>
    return;
 800766c:	e014      	b.n	8007698 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800766e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00e      	beq.n	8007698 <HAL_UART_IRQHandler+0x514>
 800767a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800767e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007682:	2b00      	cmp	r3, #0
 8007684:	d008      	beq.n	8007698 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fb27 	bl	8007cda <UART_EndTransmit_IT>
    return;
 800768c:	e004      	b.n	8007698 <HAL_UART_IRQHandler+0x514>
    return;
 800768e:	bf00      	nop
 8007690:	e002      	b.n	8007698 <HAL_UART_IRQHandler+0x514>
      return;
 8007692:	bf00      	nop
 8007694:	e000      	b.n	8007698 <HAL_UART_IRQHandler+0x514>
      return;
 8007696:	bf00      	nop
  }
}
 8007698:	37e8      	adds	r7, #232	; 0xe8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop

080076a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b09c      	sub	sp, #112	; 0x70
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007700:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800770c:	2b00      	cmp	r3, #0
 800770e:	d172      	bne.n	80077f6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007712:	2200      	movs	r2, #0
 8007714:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	330c      	adds	r3, #12
 800771c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800772c:	66bb      	str	r3, [r7, #104]	; 0x68
 800772e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	330c      	adds	r3, #12
 8007734:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007736:	65ba      	str	r2, [r7, #88]	; 0x58
 8007738:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800773c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007744:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e5      	bne.n	8007716 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800774a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3314      	adds	r3, #20
 8007750:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007754:	e853 3f00 	ldrex	r3, [r3]
 8007758:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800775a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800775c:	f023 0301 	bic.w	r3, r3, #1
 8007760:	667b      	str	r3, [r7, #100]	; 0x64
 8007762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3314      	adds	r3, #20
 8007768:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800776a:	647a      	str	r2, [r7, #68]	; 0x44
 800776c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e5      	bne.n	800774a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800777e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3314      	adds	r3, #20
 8007784:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007788:	e853 3f00 	ldrex	r3, [r3]
 800778c:	623b      	str	r3, [r7, #32]
   return(result);
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007794:	663b      	str	r3, [r7, #96]	; 0x60
 8007796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3314      	adds	r3, #20
 800779c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800779e:	633a      	str	r2, [r7, #48]	; 0x30
 80077a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80077a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077a6:	e841 2300 	strex	r3, r2, [r1]
 80077aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e5      	bne.n	800777e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80077b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077b4:	2220      	movs	r2, #32
 80077b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d119      	bne.n	80077f6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	330c      	adds	r3, #12
 80077c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f023 0310 	bic.w	r3, r3, #16
 80077d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	330c      	adds	r3, #12
 80077e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80077e2:	61fa      	str	r2, [r7, #28]
 80077e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	69b9      	ldr	r1, [r7, #24]
 80077e8:	69fa      	ldr	r2, [r7, #28]
 80077ea:	e841 2300 	strex	r3, r2, [r1]
 80077ee:	617b      	str	r3, [r7, #20]
   return(result);
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1e5      	bne.n	80077c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d106      	bne.n	800780c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007800:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007802:	4619      	mov	r1, r3
 8007804:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007806:	f7fb fe85 	bl	8003514 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800780a:	e002      	b.n	8007812 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800780c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800780e:	f7ff ff51 	bl	80076b4 <HAL_UART_RxCpltCallback>
}
 8007812:	bf00      	nop
 8007814:	3770      	adds	r7, #112	; 0x70
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b084      	sub	sp, #16
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007826:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800782c:	2b01      	cmp	r3, #1
 800782e:	d108      	bne.n	8007842 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007834:	085b      	lsrs	r3, r3, #1
 8007836:	b29b      	uxth	r3, r3
 8007838:	4619      	mov	r1, r3
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f7fb fe6a 	bl	8003514 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007840:	e002      	b.n	8007848 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f7ff ff40 	bl	80076c8 <HAL_UART_RxHalfCpltCallback>
}
 8007848:	bf00      	nop
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007858:	2300      	movs	r3, #0
 800785a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007860:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800786c:	2b80      	cmp	r3, #128	; 0x80
 800786e:	bf0c      	ite	eq
 8007870:	2301      	moveq	r3, #1
 8007872:	2300      	movne	r3, #0
 8007874:	b2db      	uxtb	r3, r3
 8007876:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800787e:	b2db      	uxtb	r3, r3
 8007880:	2b21      	cmp	r3, #33	; 0x21
 8007882:	d108      	bne.n	8007896 <UART_DMAError+0x46>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d005      	beq.n	8007896 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2200      	movs	r2, #0
 800788e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007890:	68b8      	ldr	r0, [r7, #8]
 8007892:	f000 f933 	bl	8007afc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	695b      	ldr	r3, [r3, #20]
 800789c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a0:	2b40      	cmp	r3, #64	; 0x40
 80078a2:	bf0c      	ite	eq
 80078a4:	2301      	moveq	r3, #1
 80078a6:	2300      	movne	r3, #0
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b22      	cmp	r3, #34	; 0x22
 80078b6:	d108      	bne.n	80078ca <UART_DMAError+0x7a>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	2200      	movs	r2, #0
 80078c2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80078c4:	68b8      	ldr	r0, [r7, #8]
 80078c6:	f000 f941 	bl	8007b4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	f043 0210 	orr.w	r2, r3, #16
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078d6:	68b8      	ldr	r0, [r7, #8]
 80078d8:	f7fb fd48 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078dc:	bf00      	nop
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b090      	sub	sp, #64	; 0x40
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	603b      	str	r3, [r7, #0]
 80078f0:	4613      	mov	r3, r2
 80078f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078f4:	e050      	b.n	8007998 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078fc:	d04c      	beq.n	8007998 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80078fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007900:	2b00      	cmp	r3, #0
 8007902:	d007      	beq.n	8007914 <UART_WaitOnFlagUntilTimeout+0x30>
 8007904:	f7fb fea6 	bl	8003654 <HAL_GetTick>
 8007908:	4602      	mov	r2, r0
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007910:	429a      	cmp	r2, r3
 8007912:	d241      	bcs.n	8007998 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	330c      	adds	r3, #12
 800791a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800791e:	e853 3f00 	ldrex	r3, [r3]
 8007922:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007926:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800792a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	330c      	adds	r3, #12
 8007932:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007934:	637a      	str	r2, [r7, #52]	; 0x34
 8007936:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007938:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800793a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800793c:	e841 2300 	strex	r3, r2, [r1]
 8007940:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e5      	bne.n	8007914 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3314      	adds	r3, #20
 800794e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	e853 3f00 	ldrex	r3, [r3]
 8007956:	613b      	str	r3, [r7, #16]
   return(result);
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f023 0301 	bic.w	r3, r3, #1
 800795e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3314      	adds	r3, #20
 8007966:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007968:	623a      	str	r2, [r7, #32]
 800796a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796c:	69f9      	ldr	r1, [r7, #28]
 800796e:	6a3a      	ldr	r2, [r7, #32]
 8007970:	e841 2300 	strex	r3, r2, [r1]
 8007974:	61bb      	str	r3, [r7, #24]
   return(result);
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e5      	bne.n	8007948 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2220      	movs	r2, #32
 8007980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007994:	2303      	movs	r3, #3
 8007996:	e00f      	b.n	80079b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	4013      	ands	r3, r2
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	bf0c      	ite	eq
 80079a8:	2301      	moveq	r3, #1
 80079aa:	2300      	movne	r3, #0
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	461a      	mov	r2, r3
 80079b0:	79fb      	ldrb	r3, [r7, #7]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d09f      	beq.n	80078f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3740      	adds	r7, #64	; 0x40
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b098      	sub	sp, #96	; 0x60
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	4613      	mov	r3, r2
 80079cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	88fa      	ldrh	r2, [r7, #6]
 80079d8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2200      	movs	r2, #0
 80079de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2222      	movs	r2, #34	; 0x22
 80079e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ec:	4a40      	ldr	r2, [pc, #256]	; (8007af0 <UART_Start_Receive_DMA+0x130>)
 80079ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f4:	4a3f      	ldr	r2, [pc, #252]	; (8007af4 <UART_Start_Receive_DMA+0x134>)
 80079f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fc:	4a3e      	ldr	r2, [pc, #248]	; (8007af8 <UART_Start_Receive_DMA+0x138>)
 80079fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a04:	2200      	movs	r2, #0
 8007a06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007a08:	f107 0308 	add.w	r3, r7, #8
 8007a0c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3304      	adds	r3, #4
 8007a18:	4619      	mov	r1, r3
 8007a1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	88fb      	ldrh	r3, [r7, #6]
 8007a20:	f7fc fe66 	bl	80046f0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a24:	2300      	movs	r3, #0
 8007a26:	613b      	str	r3, [r7, #16]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	613b      	str	r3, [r7, #16]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	613b      	str	r3, [r7, #16]
 8007a38:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d019      	beq.n	8007a7e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	330c      	adds	r3, #12
 8007a50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a54:	e853 3f00 	ldrex	r3, [r3]
 8007a58:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a60:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	330c      	adds	r3, #12
 8007a68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a6a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007a6c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007a70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a72:	e841 2300 	strex	r3, r2, [r1]
 8007a76:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007a78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1e5      	bne.n	8007a4a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	3314      	adds	r3, #20
 8007a84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a88:	e853 3f00 	ldrex	r3, [r3]
 8007a8c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	657b      	str	r3, [r7, #84]	; 0x54
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	3314      	adds	r3, #20
 8007a9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a9e:	63ba      	str	r2, [r7, #56]	; 0x38
 8007aa0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007aa4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e5      	bne.n	8007a7e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3314      	adds	r3, #20
 8007ab8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ac8:	653b      	str	r3, [r7, #80]	; 0x50
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3314      	adds	r3, #20
 8007ad0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ad2:	627a      	str	r2, [r7, #36]	; 0x24
 8007ad4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6a39      	ldr	r1, [r7, #32]
 8007ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e5      	bne.n	8007ab2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3760      	adds	r7, #96	; 0x60
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	080076f5 	.word	0x080076f5
 8007af4:	0800781b 	.word	0x0800781b
 8007af8:	08007851 	.word	0x08007851

08007afc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b089      	sub	sp, #36	; 0x24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	330c      	adds	r3, #12
 8007b0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	e853 3f00 	ldrex	r3, [r3]
 8007b12:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007b1a:	61fb      	str	r3, [r7, #28]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	330c      	adds	r3, #12
 8007b22:	69fa      	ldr	r2, [r7, #28]
 8007b24:	61ba      	str	r2, [r7, #24]
 8007b26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	6979      	ldr	r1, [r7, #20]
 8007b2a:	69ba      	ldr	r2, [r7, #24]
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	613b      	str	r3, [r7, #16]
   return(result);
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e5      	bne.n	8007b04 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007b40:	bf00      	nop
 8007b42:	3724      	adds	r7, #36	; 0x24
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b095      	sub	sp, #84	; 0x54
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b5e:	e853 3f00 	ldrex	r3, [r3]
 8007b62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	330c      	adds	r3, #12
 8007b72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b74:	643a      	str	r2, [r7, #64]	; 0x40
 8007b76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b7c:	e841 2300 	strex	r3, r2, [r1]
 8007b80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d1e5      	bne.n	8007b54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	3314      	adds	r3, #20
 8007b8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	6a3b      	ldr	r3, [r7, #32]
 8007b92:	e853 3f00 	ldrex	r3, [r3]
 8007b96:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	f023 0301 	bic.w	r3, r3, #1
 8007b9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3314      	adds	r3, #20
 8007ba6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ba8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007baa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007bae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bb0:	e841 2300 	strex	r3, r2, [r1]
 8007bb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e5      	bne.n	8007b88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d119      	bne.n	8007bf8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	330c      	adds	r3, #12
 8007bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	e853 3f00 	ldrex	r3, [r3]
 8007bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f023 0310 	bic.w	r3, r3, #16
 8007bda:	647b      	str	r3, [r7, #68]	; 0x44
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	330c      	adds	r3, #12
 8007be2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007be4:	61ba      	str	r2, [r7, #24]
 8007be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be8:	6979      	ldr	r1, [r7, #20]
 8007bea:	69ba      	ldr	r2, [r7, #24]
 8007bec:	e841 2300 	strex	r3, r2, [r1]
 8007bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1e5      	bne.n	8007bc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2220      	movs	r2, #32
 8007bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007c06:	bf00      	nop
 8007c08:	3754      	adds	r7, #84	; 0x54
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f7fb fb9d 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c32:	bf00      	nop
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	b085      	sub	sp, #20
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b21      	cmp	r3, #33	; 0x21
 8007c4c:	d13e      	bne.n	8007ccc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c56:	d114      	bne.n	8007c82 <UART_Transmit_IT+0x48>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d110      	bne.n	8007c82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a1b      	ldr	r3, [r3, #32]
 8007c64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	881b      	ldrh	r3, [r3, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	1c9a      	adds	r2, r3, #2
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	621a      	str	r2, [r3, #32]
 8007c80:	e008      	b.n	8007c94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	1c59      	adds	r1, r3, #1
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	6211      	str	r1, [r2, #32]
 8007c8c:	781a      	ldrb	r2, [r3, #0]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10f      	bne.n	8007cc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68da      	ldr	r2, [r3, #12]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68da      	ldr	r2, [r3, #12]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	e000      	b.n	8007cce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007ccc:	2302      	movs	r3, #2
  }
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3714      	adds	r7, #20
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b082      	sub	sp, #8
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68da      	ldr	r2, [r3, #12]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cf0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7ff fcd0 	bl	80076a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3708      	adds	r7, #8
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b08c      	sub	sp, #48	; 0x30
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b22      	cmp	r3, #34	; 0x22
 8007d1c:	f040 80ab 	bne.w	8007e76 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d28:	d117      	bne.n	8007d5a <UART_Receive_IT+0x50>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d113      	bne.n	8007d5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007d32:	2300      	movs	r3, #0
 8007d34:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d3a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d52:	1c9a      	adds	r2, r3, #2
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	629a      	str	r2, [r3, #40]	; 0x28
 8007d58:	e026      	b.n	8007da8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d6c:	d007      	beq.n	8007d7e <UART_Receive_IT+0x74>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10a      	bne.n	8007d8c <UART_Receive_IT+0x82>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d106      	bne.n	8007d8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	b2da      	uxtb	r2, r3
 8007d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d88:	701a      	strb	r2, [r3, #0]
 8007d8a:	e008      	b.n	8007d9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	4619      	mov	r1, r3
 8007db6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d15a      	bne.n	8007e72 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68da      	ldr	r2, [r3, #12]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f022 0220 	bic.w	r2, r2, #32
 8007dca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68da      	ldr	r2, [r3, #12]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007dda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	695a      	ldr	r2, [r3, #20]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f022 0201 	bic.w	r2, r2, #1
 8007dea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d135      	bne.n	8007e68 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	330c      	adds	r3, #12
 8007e08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	613b      	str	r3, [r7, #16]
   return(result);
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f023 0310 	bic.w	r3, r3, #16
 8007e18:	627b      	str	r3, [r7, #36]	; 0x24
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e22:	623a      	str	r2, [r7, #32]
 8007e24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	69f9      	ldr	r1, [r7, #28]
 8007e28:	6a3a      	ldr	r2, [r7, #32]
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0310 	and.w	r3, r3, #16
 8007e40:	2b10      	cmp	r3, #16
 8007e42:	d10a      	bne.n	8007e5a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e44:	2300      	movs	r3, #0
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	60fb      	str	r3, [r7, #12]
 8007e58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e5e:	4619      	mov	r1, r3
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f7fb fb57 	bl	8003514 <HAL_UARTEx_RxEventCallback>
 8007e66:	e002      	b.n	8007e6e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff fc23 	bl	80076b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	e002      	b.n	8007e78 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007e72:	2300      	movs	r3, #0
 8007e74:	e000      	b.n	8007e78 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007e76:	2302      	movs	r3, #2
  }
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3730      	adds	r7, #48	; 0x30
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e84:	b0c0      	sub	sp, #256	; 0x100
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e9c:	68d9      	ldr	r1, [r3, #12]
 8007e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	ea40 0301 	orr.w	r3, r0, r1
 8007ea8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eae:	689a      	ldr	r2, [r3, #8]
 8007eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ebc:	695b      	ldr	r3, [r3, #20]
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec4:	69db      	ldr	r3, [r3, #28]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ed8:	f021 010c 	bic.w	r1, r1, #12
 8007edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ee6:	430b      	orrs	r3, r1
 8007ee8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007efa:	6999      	ldr	r1, [r3, #24]
 8007efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	ea40 0301 	orr.w	r3, r0, r1
 8007f06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	4b8f      	ldr	r3, [pc, #572]	; (800814c <UART_SetConfig+0x2cc>)
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d005      	beq.n	8007f20 <UART_SetConfig+0xa0>
 8007f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	4b8d      	ldr	r3, [pc, #564]	; (8008150 <UART_SetConfig+0x2d0>)
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d104      	bne.n	8007f2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f20:	f7fd fdc6 	bl	8005ab0 <HAL_RCC_GetPCLK2Freq>
 8007f24:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007f28:	e003      	b.n	8007f32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f2a:	f7fd fdad 	bl	8005a88 <HAL_RCC_GetPCLK1Freq>
 8007f2e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f36:	69db      	ldr	r3, [r3, #28]
 8007f38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f3c:	f040 810c 	bne.w	8008158 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f44:	2200      	movs	r2, #0
 8007f46:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f4a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007f4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007f52:	4622      	mov	r2, r4
 8007f54:	462b      	mov	r3, r5
 8007f56:	1891      	adds	r1, r2, r2
 8007f58:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f5a:	415b      	adcs	r3, r3
 8007f5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f62:	4621      	mov	r1, r4
 8007f64:	eb12 0801 	adds.w	r8, r2, r1
 8007f68:	4629      	mov	r1, r5
 8007f6a:	eb43 0901 	adc.w	r9, r3, r1
 8007f6e:	f04f 0200 	mov.w	r2, #0
 8007f72:	f04f 0300 	mov.w	r3, #0
 8007f76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f82:	4690      	mov	r8, r2
 8007f84:	4699      	mov	r9, r3
 8007f86:	4623      	mov	r3, r4
 8007f88:	eb18 0303 	adds.w	r3, r8, r3
 8007f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f90:	462b      	mov	r3, r5
 8007f92:	eb49 0303 	adc.w	r3, r9, r3
 8007f96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007fa6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007faa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007fae:	460b      	mov	r3, r1
 8007fb0:	18db      	adds	r3, r3, r3
 8007fb2:	653b      	str	r3, [r7, #80]	; 0x50
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	eb42 0303 	adc.w	r3, r2, r3
 8007fba:	657b      	str	r3, [r7, #84]	; 0x54
 8007fbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007fc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007fc4:	f7f8 f904 	bl	80001d0 <__aeabi_uldivmod>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4b61      	ldr	r3, [pc, #388]	; (8008154 <UART_SetConfig+0x2d4>)
 8007fce:	fba3 2302 	umull	r2, r3, r3, r2
 8007fd2:	095b      	lsrs	r3, r3, #5
 8007fd4:	011c      	lsls	r4, r3, #4
 8007fd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007fe0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007fe4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007fe8:	4642      	mov	r2, r8
 8007fea:	464b      	mov	r3, r9
 8007fec:	1891      	adds	r1, r2, r2
 8007fee:	64b9      	str	r1, [r7, #72]	; 0x48
 8007ff0:	415b      	adcs	r3, r3
 8007ff2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ff4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007ff8:	4641      	mov	r1, r8
 8007ffa:	eb12 0a01 	adds.w	sl, r2, r1
 8007ffe:	4649      	mov	r1, r9
 8008000:	eb43 0b01 	adc.w	fp, r3, r1
 8008004:	f04f 0200 	mov.w	r2, #0
 8008008:	f04f 0300 	mov.w	r3, #0
 800800c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008010:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008014:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008018:	4692      	mov	sl, r2
 800801a:	469b      	mov	fp, r3
 800801c:	4643      	mov	r3, r8
 800801e:	eb1a 0303 	adds.w	r3, sl, r3
 8008022:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008026:	464b      	mov	r3, r9
 8008028:	eb4b 0303 	adc.w	r3, fp, r3
 800802c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800803c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008040:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008044:	460b      	mov	r3, r1
 8008046:	18db      	adds	r3, r3, r3
 8008048:	643b      	str	r3, [r7, #64]	; 0x40
 800804a:	4613      	mov	r3, r2
 800804c:	eb42 0303 	adc.w	r3, r2, r3
 8008050:	647b      	str	r3, [r7, #68]	; 0x44
 8008052:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008056:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800805a:	f7f8 f8b9 	bl	80001d0 <__aeabi_uldivmod>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4611      	mov	r1, r2
 8008064:	4b3b      	ldr	r3, [pc, #236]	; (8008154 <UART_SetConfig+0x2d4>)
 8008066:	fba3 2301 	umull	r2, r3, r3, r1
 800806a:	095b      	lsrs	r3, r3, #5
 800806c:	2264      	movs	r2, #100	; 0x64
 800806e:	fb02 f303 	mul.w	r3, r2, r3
 8008072:	1acb      	subs	r3, r1, r3
 8008074:	00db      	lsls	r3, r3, #3
 8008076:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800807a:	4b36      	ldr	r3, [pc, #216]	; (8008154 <UART_SetConfig+0x2d4>)
 800807c:	fba3 2302 	umull	r2, r3, r3, r2
 8008080:	095b      	lsrs	r3, r3, #5
 8008082:	005b      	lsls	r3, r3, #1
 8008084:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008088:	441c      	add	r4, r3
 800808a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800808e:	2200      	movs	r2, #0
 8008090:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008094:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008098:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800809c:	4642      	mov	r2, r8
 800809e:	464b      	mov	r3, r9
 80080a0:	1891      	adds	r1, r2, r2
 80080a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80080a4:	415b      	adcs	r3, r3
 80080a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080ac:	4641      	mov	r1, r8
 80080ae:	1851      	adds	r1, r2, r1
 80080b0:	6339      	str	r1, [r7, #48]	; 0x30
 80080b2:	4649      	mov	r1, r9
 80080b4:	414b      	adcs	r3, r1
 80080b6:	637b      	str	r3, [r7, #52]	; 0x34
 80080b8:	f04f 0200 	mov.w	r2, #0
 80080bc:	f04f 0300 	mov.w	r3, #0
 80080c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80080c4:	4659      	mov	r1, fp
 80080c6:	00cb      	lsls	r3, r1, #3
 80080c8:	4651      	mov	r1, sl
 80080ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080ce:	4651      	mov	r1, sl
 80080d0:	00ca      	lsls	r2, r1, #3
 80080d2:	4610      	mov	r0, r2
 80080d4:	4619      	mov	r1, r3
 80080d6:	4603      	mov	r3, r0
 80080d8:	4642      	mov	r2, r8
 80080da:	189b      	adds	r3, r3, r2
 80080dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080e0:	464b      	mov	r3, r9
 80080e2:	460a      	mov	r2, r1
 80080e4:	eb42 0303 	adc.w	r3, r2, r3
 80080e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80080f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80080fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008100:	460b      	mov	r3, r1
 8008102:	18db      	adds	r3, r3, r3
 8008104:	62bb      	str	r3, [r7, #40]	; 0x28
 8008106:	4613      	mov	r3, r2
 8008108:	eb42 0303 	adc.w	r3, r2, r3
 800810c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800810e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008112:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008116:	f7f8 f85b 	bl	80001d0 <__aeabi_uldivmod>
 800811a:	4602      	mov	r2, r0
 800811c:	460b      	mov	r3, r1
 800811e:	4b0d      	ldr	r3, [pc, #52]	; (8008154 <UART_SetConfig+0x2d4>)
 8008120:	fba3 1302 	umull	r1, r3, r3, r2
 8008124:	095b      	lsrs	r3, r3, #5
 8008126:	2164      	movs	r1, #100	; 0x64
 8008128:	fb01 f303 	mul.w	r3, r1, r3
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	00db      	lsls	r3, r3, #3
 8008130:	3332      	adds	r3, #50	; 0x32
 8008132:	4a08      	ldr	r2, [pc, #32]	; (8008154 <UART_SetConfig+0x2d4>)
 8008134:	fba2 2303 	umull	r2, r3, r2, r3
 8008138:	095b      	lsrs	r3, r3, #5
 800813a:	f003 0207 	and.w	r2, r3, #7
 800813e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4422      	add	r2, r4
 8008146:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008148:	e105      	b.n	8008356 <UART_SetConfig+0x4d6>
 800814a:	bf00      	nop
 800814c:	40011000 	.word	0x40011000
 8008150:	40011400 	.word	0x40011400
 8008154:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008158:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800815c:	2200      	movs	r2, #0
 800815e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008162:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008166:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800816a:	4642      	mov	r2, r8
 800816c:	464b      	mov	r3, r9
 800816e:	1891      	adds	r1, r2, r2
 8008170:	6239      	str	r1, [r7, #32]
 8008172:	415b      	adcs	r3, r3
 8008174:	627b      	str	r3, [r7, #36]	; 0x24
 8008176:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800817a:	4641      	mov	r1, r8
 800817c:	1854      	adds	r4, r2, r1
 800817e:	4649      	mov	r1, r9
 8008180:	eb43 0501 	adc.w	r5, r3, r1
 8008184:	f04f 0200 	mov.w	r2, #0
 8008188:	f04f 0300 	mov.w	r3, #0
 800818c:	00eb      	lsls	r3, r5, #3
 800818e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008192:	00e2      	lsls	r2, r4, #3
 8008194:	4614      	mov	r4, r2
 8008196:	461d      	mov	r5, r3
 8008198:	4643      	mov	r3, r8
 800819a:	18e3      	adds	r3, r4, r3
 800819c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80081a0:	464b      	mov	r3, r9
 80081a2:	eb45 0303 	adc.w	r3, r5, r3
 80081a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80081aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80081b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80081ba:	f04f 0200 	mov.w	r2, #0
 80081be:	f04f 0300 	mov.w	r3, #0
 80081c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80081c6:	4629      	mov	r1, r5
 80081c8:	008b      	lsls	r3, r1, #2
 80081ca:	4621      	mov	r1, r4
 80081cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081d0:	4621      	mov	r1, r4
 80081d2:	008a      	lsls	r2, r1, #2
 80081d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80081d8:	f7f7 fffa 	bl	80001d0 <__aeabi_uldivmod>
 80081dc:	4602      	mov	r2, r0
 80081de:	460b      	mov	r3, r1
 80081e0:	4b60      	ldr	r3, [pc, #384]	; (8008364 <UART_SetConfig+0x4e4>)
 80081e2:	fba3 2302 	umull	r2, r3, r3, r2
 80081e6:	095b      	lsrs	r3, r3, #5
 80081e8:	011c      	lsls	r4, r3, #4
 80081ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081ee:	2200      	movs	r2, #0
 80081f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80081f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80081f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80081fc:	4642      	mov	r2, r8
 80081fe:	464b      	mov	r3, r9
 8008200:	1891      	adds	r1, r2, r2
 8008202:	61b9      	str	r1, [r7, #24]
 8008204:	415b      	adcs	r3, r3
 8008206:	61fb      	str	r3, [r7, #28]
 8008208:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800820c:	4641      	mov	r1, r8
 800820e:	1851      	adds	r1, r2, r1
 8008210:	6139      	str	r1, [r7, #16]
 8008212:	4649      	mov	r1, r9
 8008214:	414b      	adcs	r3, r1
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	f04f 0200 	mov.w	r2, #0
 800821c:	f04f 0300 	mov.w	r3, #0
 8008220:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008224:	4659      	mov	r1, fp
 8008226:	00cb      	lsls	r3, r1, #3
 8008228:	4651      	mov	r1, sl
 800822a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800822e:	4651      	mov	r1, sl
 8008230:	00ca      	lsls	r2, r1, #3
 8008232:	4610      	mov	r0, r2
 8008234:	4619      	mov	r1, r3
 8008236:	4603      	mov	r3, r0
 8008238:	4642      	mov	r2, r8
 800823a:	189b      	adds	r3, r3, r2
 800823c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008240:	464b      	mov	r3, r9
 8008242:	460a      	mov	r2, r1
 8008244:	eb42 0303 	adc.w	r3, r2, r3
 8008248:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800824c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	67bb      	str	r3, [r7, #120]	; 0x78
 8008256:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008258:	f04f 0200 	mov.w	r2, #0
 800825c:	f04f 0300 	mov.w	r3, #0
 8008260:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008264:	4649      	mov	r1, r9
 8008266:	008b      	lsls	r3, r1, #2
 8008268:	4641      	mov	r1, r8
 800826a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800826e:	4641      	mov	r1, r8
 8008270:	008a      	lsls	r2, r1, #2
 8008272:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008276:	f7f7 ffab 	bl	80001d0 <__aeabi_uldivmod>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	4b39      	ldr	r3, [pc, #228]	; (8008364 <UART_SetConfig+0x4e4>)
 8008280:	fba3 1302 	umull	r1, r3, r3, r2
 8008284:	095b      	lsrs	r3, r3, #5
 8008286:	2164      	movs	r1, #100	; 0x64
 8008288:	fb01 f303 	mul.w	r3, r1, r3
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	011b      	lsls	r3, r3, #4
 8008290:	3332      	adds	r3, #50	; 0x32
 8008292:	4a34      	ldr	r2, [pc, #208]	; (8008364 <UART_SetConfig+0x4e4>)
 8008294:	fba2 2303 	umull	r2, r3, r2, r3
 8008298:	095b      	lsrs	r3, r3, #5
 800829a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800829e:	441c      	add	r4, r3
 80082a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082a4:	2200      	movs	r2, #0
 80082a6:	673b      	str	r3, [r7, #112]	; 0x70
 80082a8:	677a      	str	r2, [r7, #116]	; 0x74
 80082aa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80082ae:	4642      	mov	r2, r8
 80082b0:	464b      	mov	r3, r9
 80082b2:	1891      	adds	r1, r2, r2
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	415b      	adcs	r3, r3
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082be:	4641      	mov	r1, r8
 80082c0:	1851      	adds	r1, r2, r1
 80082c2:	6039      	str	r1, [r7, #0]
 80082c4:	4649      	mov	r1, r9
 80082c6:	414b      	adcs	r3, r1
 80082c8:	607b      	str	r3, [r7, #4]
 80082ca:	f04f 0200 	mov.w	r2, #0
 80082ce:	f04f 0300 	mov.w	r3, #0
 80082d2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80082d6:	4659      	mov	r1, fp
 80082d8:	00cb      	lsls	r3, r1, #3
 80082da:	4651      	mov	r1, sl
 80082dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082e0:	4651      	mov	r1, sl
 80082e2:	00ca      	lsls	r2, r1, #3
 80082e4:	4610      	mov	r0, r2
 80082e6:	4619      	mov	r1, r3
 80082e8:	4603      	mov	r3, r0
 80082ea:	4642      	mov	r2, r8
 80082ec:	189b      	adds	r3, r3, r2
 80082ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80082f0:	464b      	mov	r3, r9
 80082f2:	460a      	mov	r2, r1
 80082f4:	eb42 0303 	adc.w	r3, r2, r3
 80082f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	663b      	str	r3, [r7, #96]	; 0x60
 8008304:	667a      	str	r2, [r7, #100]	; 0x64
 8008306:	f04f 0200 	mov.w	r2, #0
 800830a:	f04f 0300 	mov.w	r3, #0
 800830e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008312:	4649      	mov	r1, r9
 8008314:	008b      	lsls	r3, r1, #2
 8008316:	4641      	mov	r1, r8
 8008318:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800831c:	4641      	mov	r1, r8
 800831e:	008a      	lsls	r2, r1, #2
 8008320:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008324:	f7f7 ff54 	bl	80001d0 <__aeabi_uldivmod>
 8008328:	4602      	mov	r2, r0
 800832a:	460b      	mov	r3, r1
 800832c:	4b0d      	ldr	r3, [pc, #52]	; (8008364 <UART_SetConfig+0x4e4>)
 800832e:	fba3 1302 	umull	r1, r3, r3, r2
 8008332:	095b      	lsrs	r3, r3, #5
 8008334:	2164      	movs	r1, #100	; 0x64
 8008336:	fb01 f303 	mul.w	r3, r1, r3
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	011b      	lsls	r3, r3, #4
 800833e:	3332      	adds	r3, #50	; 0x32
 8008340:	4a08      	ldr	r2, [pc, #32]	; (8008364 <UART_SetConfig+0x4e4>)
 8008342:	fba2 2303 	umull	r2, r3, r2, r3
 8008346:	095b      	lsrs	r3, r3, #5
 8008348:	f003 020f 	and.w	r2, r3, #15
 800834c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4422      	add	r2, r4
 8008354:	609a      	str	r2, [r3, #8]
}
 8008356:	bf00      	nop
 8008358:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800835c:	46bd      	mov	sp, r7
 800835e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008362:	bf00      	nop
 8008364:	51eb851f 	.word	0x51eb851f

08008368 <__NVIC_SetPriority>:
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	4603      	mov	r3, r0
 8008370:	6039      	str	r1, [r7, #0]
 8008372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008378:	2b00      	cmp	r3, #0
 800837a:	db0a      	blt.n	8008392 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	b2da      	uxtb	r2, r3
 8008380:	490c      	ldr	r1, [pc, #48]	; (80083b4 <__NVIC_SetPriority+0x4c>)
 8008382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008386:	0112      	lsls	r2, r2, #4
 8008388:	b2d2      	uxtb	r2, r2
 800838a:	440b      	add	r3, r1
 800838c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008390:	e00a      	b.n	80083a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	b2da      	uxtb	r2, r3
 8008396:	4908      	ldr	r1, [pc, #32]	; (80083b8 <__NVIC_SetPriority+0x50>)
 8008398:	79fb      	ldrb	r3, [r7, #7]
 800839a:	f003 030f 	and.w	r3, r3, #15
 800839e:	3b04      	subs	r3, #4
 80083a0:	0112      	lsls	r2, r2, #4
 80083a2:	b2d2      	uxtb	r2, r2
 80083a4:	440b      	add	r3, r1
 80083a6:	761a      	strb	r2, [r3, #24]
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr
 80083b4:	e000e100 	.word	0xe000e100
 80083b8:	e000ed00 	.word	0xe000ed00

080083bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80083bc:	b580      	push	{r7, lr}
 80083be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80083c0:	4b05      	ldr	r3, [pc, #20]	; (80083d8 <SysTick_Handler+0x1c>)
 80083c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80083c4:	f001 fcfe 	bl	8009dc4 <xTaskGetSchedulerState>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d001      	beq.n	80083d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80083ce:	f002 fae3 	bl	800a998 <xPortSysTickHandler>
  }
}
 80083d2:	bf00      	nop
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	e000e010 	.word	0xe000e010

080083dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80083dc:	b580      	push	{r7, lr}
 80083de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80083e0:	2100      	movs	r1, #0
 80083e2:	f06f 0004 	mvn.w	r0, #4
 80083e6:	f7ff ffbf 	bl	8008368 <__NVIC_SetPriority>
#endif
}
 80083ea:	bf00      	nop
 80083ec:	bd80      	pop	{r7, pc}
	...

080083f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083f6:	f3ef 8305 	mrs	r3, IPSR
 80083fa:	603b      	str	r3, [r7, #0]
  return(result);
 80083fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d003      	beq.n	800840a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008402:	f06f 0305 	mvn.w	r3, #5
 8008406:	607b      	str	r3, [r7, #4]
 8008408:	e00c      	b.n	8008424 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800840a:	4b0a      	ldr	r3, [pc, #40]	; (8008434 <osKernelInitialize+0x44>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d105      	bne.n	800841e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008412:	4b08      	ldr	r3, [pc, #32]	; (8008434 <osKernelInitialize+0x44>)
 8008414:	2201      	movs	r2, #1
 8008416:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008418:	2300      	movs	r3, #0
 800841a:	607b      	str	r3, [r7, #4]
 800841c:	e002      	b.n	8008424 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800841e:	f04f 33ff 	mov.w	r3, #4294967295
 8008422:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008424:	687b      	ldr	r3, [r7, #4]
}
 8008426:	4618      	mov	r0, r3
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	20001fbc 	.word	0x20001fbc

08008438 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800843e:	f3ef 8305 	mrs	r3, IPSR
 8008442:	603b      	str	r3, [r7, #0]
  return(result);
 8008444:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008446:	2b00      	cmp	r3, #0
 8008448:	d003      	beq.n	8008452 <osKernelStart+0x1a>
    stat = osErrorISR;
 800844a:	f06f 0305 	mvn.w	r3, #5
 800844e:	607b      	str	r3, [r7, #4]
 8008450:	e010      	b.n	8008474 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008452:	4b0b      	ldr	r3, [pc, #44]	; (8008480 <osKernelStart+0x48>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b01      	cmp	r3, #1
 8008458:	d109      	bne.n	800846e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800845a:	f7ff ffbf 	bl	80083dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800845e:	4b08      	ldr	r3, [pc, #32]	; (8008480 <osKernelStart+0x48>)
 8008460:	2202      	movs	r2, #2
 8008462:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008464:	f001 f866 	bl	8009534 <vTaskStartScheduler>
      stat = osOK;
 8008468:	2300      	movs	r3, #0
 800846a:	607b      	str	r3, [r7, #4]
 800846c:	e002      	b.n	8008474 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800846e:	f04f 33ff 	mov.w	r3, #4294967295
 8008472:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008474:	687b      	ldr	r3, [r7, #4]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20001fbc 	.word	0x20001fbc

08008484 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008484:	b580      	push	{r7, lr}
 8008486:	b08e      	sub	sp, #56	; 0x38
 8008488:	af04      	add	r7, sp, #16
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008490:	2300      	movs	r3, #0
 8008492:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008494:	f3ef 8305 	mrs	r3, IPSR
 8008498:	617b      	str	r3, [r7, #20]
  return(result);
 800849a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800849c:	2b00      	cmp	r3, #0
 800849e:	d17e      	bne.n	800859e <osThreadNew+0x11a>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d07b      	beq.n	800859e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80084a6:	2380      	movs	r3, #128	; 0x80
 80084a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80084aa:	2318      	movs	r3, #24
 80084ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80084ae:	2300      	movs	r3, #0
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80084b2:	f04f 33ff 	mov.w	r3, #4294967295
 80084b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d045      	beq.n	800854a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d002      	beq.n	80084cc <osThreadNew+0x48>
        name = attr->name;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	699b      	ldr	r3, [r3, #24]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d002      	beq.n	80084da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d008      	beq.n	80084f2 <osThreadNew+0x6e>
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	2b38      	cmp	r3, #56	; 0x38
 80084e4:	d805      	bhi.n	80084f2 <osThreadNew+0x6e>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <osThreadNew+0x72>
        return (NULL);
 80084f2:	2300      	movs	r3, #0
 80084f4:	e054      	b.n	80085a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	089b      	lsrs	r3, r3, #2
 8008504:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00e      	beq.n	800852c <osThreadNew+0xa8>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	2b5b      	cmp	r3, #91	; 0x5b
 8008514:	d90a      	bls.n	800852c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800851a:	2b00      	cmp	r3, #0
 800851c:	d006      	beq.n	800852c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d002      	beq.n	800852c <osThreadNew+0xa8>
        mem = 1;
 8008526:	2301      	movs	r3, #1
 8008528:	61bb      	str	r3, [r7, #24]
 800852a:	e010      	b.n	800854e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d10c      	bne.n	800854e <osThreadNew+0xca>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d108      	bne.n	800854e <osThreadNew+0xca>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d104      	bne.n	800854e <osThreadNew+0xca>
          mem = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	61bb      	str	r3, [r7, #24]
 8008548:	e001      	b.n	800854e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d110      	bne.n	8008576 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800855c:	9202      	str	r2, [sp, #8]
 800855e:	9301      	str	r3, [sp, #4]
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	9300      	str	r3, [sp, #0]
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	6a3a      	ldr	r2, [r7, #32]
 8008568:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800856a:	68f8      	ldr	r0, [r7, #12]
 800856c:	f000 fe0c 	bl	8009188 <xTaskCreateStatic>
 8008570:	4603      	mov	r3, r0
 8008572:	613b      	str	r3, [r7, #16]
 8008574:	e013      	b.n	800859e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d110      	bne.n	800859e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800857c:	6a3b      	ldr	r3, [r7, #32]
 800857e:	b29a      	uxth	r2, r3
 8008580:	f107 0310 	add.w	r3, r7, #16
 8008584:	9301      	str	r3, [sp, #4]
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	9300      	str	r3, [sp, #0]
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 fe57 	bl	8009242 <xTaskCreate>
 8008594:	4603      	mov	r3, r0
 8008596:	2b01      	cmp	r3, #1
 8008598:	d001      	beq.n	800859e <osThreadNew+0x11a>
            hTask = NULL;
 800859a:	2300      	movs	r3, #0
 800859c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800859e:	693b      	ldr	r3, [r7, #16]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3728      	adds	r7, #40	; 0x28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085b0:	f3ef 8305 	mrs	r3, IPSR
 80085b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80085b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <osDelay+0x1c>
    stat = osErrorISR;
 80085bc:	f06f 0305 	mvn.w	r3, #5
 80085c0:	60fb      	str	r3, [r7, #12]
 80085c2:	e007      	b.n	80085d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80085c4:	2300      	movs	r3, #0
 80085c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d002      	beq.n	80085d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 ff7c 	bl	80094cc <vTaskDelay>
    }
  }

  return (stat);
 80085d4:	68fb      	ldr	r3, [r7, #12]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
	...

080085e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4a07      	ldr	r2, [pc, #28]	; (800860c <vApplicationGetIdleTaskMemory+0x2c>)
 80085f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4a06      	ldr	r2, [pc, #24]	; (8008610 <vApplicationGetIdleTaskMemory+0x30>)
 80085f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2280      	movs	r2, #128	; 0x80
 80085fc:	601a      	str	r2, [r3, #0]
}
 80085fe:	bf00      	nop
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	20001fc0 	.word	0x20001fc0
 8008610:	2000201c 	.word	0x2000201c

08008614 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008614:	b480      	push	{r7}
 8008616:	b085      	sub	sp, #20
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4a07      	ldr	r2, [pc, #28]	; (8008640 <vApplicationGetTimerTaskMemory+0x2c>)
 8008624:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	4a06      	ldr	r2, [pc, #24]	; (8008644 <vApplicationGetTimerTaskMemory+0x30>)
 800862a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008632:	601a      	str	r2, [r3, #0]
}
 8008634:	bf00      	nop
 8008636:	3714      	adds	r7, #20
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr
 8008640:	2000221c 	.word	0x2000221c
 8008644:	20002278 	.word	0x20002278

08008648 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f103 0208 	add.w	r2, r3, #8
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f04f 32ff 	mov.w	r2, #4294967295
 8008660:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f103 0208 	add.w	r2, r3, #8
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f103 0208 	add.w	r2, r3, #8
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008696:	bf00      	nop
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr

080086a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80086a2:	b480      	push	{r7}
 80086a4:	b085      	sub	sp, #20
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
 80086aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	689a      	ldr	r2, [r3, #8]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	683a      	ldr	r2, [r7, #0]
 80086cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	601a      	str	r2, [r3, #0]
}
 80086de:	bf00      	nop
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80086ea:	b480      	push	{r7}
 80086ec:	b085      	sub	sp, #20
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008700:	d103      	bne.n	800870a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	60fb      	str	r3, [r7, #12]
 8008708:	e00c      	b.n	8008724 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	3308      	adds	r3, #8
 800870e:	60fb      	str	r3, [r7, #12]
 8008710:	e002      	b.n	8008718 <vListInsert+0x2e>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	60fb      	str	r3, [r7, #12]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	429a      	cmp	r2, r3
 8008722:	d2f6      	bcs.n	8008712 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	685a      	ldr	r2, [r3, #4]
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	68fa      	ldr	r2, [r7, #12]
 8008738:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	1c5a      	adds	r2, r3, #1
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	601a      	str	r2, [r3, #0]
}
 8008750:	bf00      	nop
 8008752:	3714      	adds	r7, #20
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800875c:	b480      	push	{r7}
 800875e:	b085      	sub	sp, #20
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	6892      	ldr	r2, [r2, #8]
 8008772:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	6852      	ldr	r2, [r2, #4]
 800877c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	429a      	cmp	r2, r3
 8008786:	d103      	bne.n	8008790 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	689a      	ldr	r2, [r3, #8]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	1e5a      	subs	r2, r3, #1
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3714      	adds	r7, #20
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10a      	bne.n	80087da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c8:	f383 8811 	msr	BASEPRI, r3
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f3bf 8f4f 	dsb	sy
 80087d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80087d6:	bf00      	nop
 80087d8:	e7fe      	b.n	80087d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80087da:	f002 f84b 	bl	800a874 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087e6:	68f9      	ldr	r1, [r7, #12]
 80087e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80087ea:	fb01 f303 	mul.w	r3, r1, r3
 80087ee:	441a      	add	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800880a:	3b01      	subs	r3, #1
 800880c:	68f9      	ldr	r1, [r7, #12]
 800880e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008810:	fb01 f303 	mul.w	r3, r1, r3
 8008814:	441a      	add	r2, r3
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	22ff      	movs	r2, #255	; 0xff
 800881e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	22ff      	movs	r2, #255	; 0xff
 8008826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d114      	bne.n	800885a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	691b      	ldr	r3, [r3, #16]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d01a      	beq.n	800886e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	3310      	adds	r3, #16
 800883c:	4618      	mov	r0, r3
 800883e:	f001 f903 	bl	8009a48 <xTaskRemoveFromEventList>
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d012      	beq.n	800886e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008848:	4b0c      	ldr	r3, [pc, #48]	; (800887c <xQueueGenericReset+0xcc>)
 800884a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800884e:	601a      	str	r2, [r3, #0]
 8008850:	f3bf 8f4f 	dsb	sy
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	e009      	b.n	800886e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	3310      	adds	r3, #16
 800885e:	4618      	mov	r0, r3
 8008860:	f7ff fef2 	bl	8008648 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3324      	adds	r3, #36	; 0x24
 8008868:	4618      	mov	r0, r3
 800886a:	f7ff feed 	bl	8008648 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800886e:	f002 f831 	bl	800a8d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008872:	2301      	movs	r3, #1
}
 8008874:	4618      	mov	r0, r3
 8008876:	3710      	adds	r7, #16
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}
 800887c:	e000ed04 	.word	0xe000ed04

08008880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08e      	sub	sp, #56	; 0x38
 8008884:	af02      	add	r7, sp, #8
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10a      	bne.n	80088aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80088a6:	bf00      	nop
 80088a8:	e7fe      	b.n	80088a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10a      	bne.n	80088c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80088c2:	bf00      	nop
 80088c4:	e7fe      	b.n	80088c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <xQueueGenericCreateStatic+0x52>
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <xQueueGenericCreateStatic+0x56>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e000      	b.n	80088d8 <xQueueGenericCreateStatic+0x58>
 80088d6:	2300      	movs	r3, #0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d10a      	bne.n	80088f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80088dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e0:	f383 8811 	msr	BASEPRI, r3
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	623b      	str	r3, [r7, #32]
}
 80088ee:	bf00      	nop
 80088f0:	e7fe      	b.n	80088f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d102      	bne.n	80088fe <xQueueGenericCreateStatic+0x7e>
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d101      	bne.n	8008902 <xQueueGenericCreateStatic+0x82>
 80088fe:	2301      	movs	r3, #1
 8008900:	e000      	b.n	8008904 <xQueueGenericCreateStatic+0x84>
 8008902:	2300      	movs	r3, #0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10a      	bne.n	800891e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	61fb      	str	r3, [r7, #28]
}
 800891a:	bf00      	nop
 800891c:	e7fe      	b.n	800891c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800891e:	2350      	movs	r3, #80	; 0x50
 8008920:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	2b50      	cmp	r3, #80	; 0x50
 8008926:	d00a      	beq.n	800893e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892c:	f383 8811 	msr	BASEPRI, r3
 8008930:	f3bf 8f6f 	isb	sy
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	61bb      	str	r3, [r7, #24]
}
 800893a:	bf00      	nop
 800893c:	e7fe      	b.n	800893c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800893e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008946:	2b00      	cmp	r3, #0
 8008948:	d00d      	beq.n	8008966 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800894a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800894c:	2201      	movs	r2, #1
 800894e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008952:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	4613      	mov	r3, r2
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	68b9      	ldr	r1, [r7, #8]
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f000 f805 	bl	8008970 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008968:	4618      	mov	r0, r3
 800896a:	3730      	adds	r7, #48	; 0x30
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
 800897c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d103      	bne.n	800898c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	69ba      	ldr	r2, [r7, #24]
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	e002      	b.n	8008992 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800898c:	69bb      	ldr	r3, [r7, #24]
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800899e:	2101      	movs	r1, #1
 80089a0:	69b8      	ldr	r0, [r7, #24]
 80089a2:	f7ff ff05 	bl	80087b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	78fa      	ldrb	r2, [r7, #3]
 80089aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80089ae:	bf00      	nop
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
	...

080089b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b08e      	sub	sp, #56	; 0x38
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	607a      	str	r2, [r7, #4]
 80089c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80089c6:	2300      	movs	r3, #0
 80089c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80089ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10a      	bne.n	80089ea <xQueueGenericSend+0x32>
	__asm volatile
 80089d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80089e6:	bf00      	nop
 80089e8:	e7fe      	b.n	80089e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d103      	bne.n	80089f8 <xQueueGenericSend+0x40>
 80089f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d101      	bne.n	80089fc <xQueueGenericSend+0x44>
 80089f8:	2301      	movs	r3, #1
 80089fa:	e000      	b.n	80089fe <xQueueGenericSend+0x46>
 80089fc:	2300      	movs	r3, #0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10a      	bne.n	8008a18 <xQueueGenericSend+0x60>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008a14:	bf00      	nop
 8008a16:	e7fe      	b.n	8008a16 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d103      	bne.n	8008a26 <xQueueGenericSend+0x6e>
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <xQueueGenericSend+0x72>
 8008a26:	2301      	movs	r3, #1
 8008a28:	e000      	b.n	8008a2c <xQueueGenericSend+0x74>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d10a      	bne.n	8008a46 <xQueueGenericSend+0x8e>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	623b      	str	r3, [r7, #32]
}
 8008a42:	bf00      	nop
 8008a44:	e7fe      	b.n	8008a44 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a46:	f001 f9bd 	bl	8009dc4 <xTaskGetSchedulerState>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d102      	bne.n	8008a56 <xQueueGenericSend+0x9e>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d101      	bne.n	8008a5a <xQueueGenericSend+0xa2>
 8008a56:	2301      	movs	r3, #1
 8008a58:	e000      	b.n	8008a5c <xQueueGenericSend+0xa4>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d10a      	bne.n	8008a76 <xQueueGenericSend+0xbe>
	__asm volatile
 8008a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a64:	f383 8811 	msr	BASEPRI, r3
 8008a68:	f3bf 8f6f 	isb	sy
 8008a6c:	f3bf 8f4f 	dsb	sy
 8008a70:	61fb      	str	r3, [r7, #28]
}
 8008a72:	bf00      	nop
 8008a74:	e7fe      	b.n	8008a74 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a76:	f001 fefd 	bl	800a874 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d302      	bcc.n	8008a8c <xQueueGenericSend+0xd4>
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2b02      	cmp	r3, #2
 8008a8a:	d129      	bne.n	8008ae0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a8c:	683a      	ldr	r2, [r7, #0]
 8008a8e:	68b9      	ldr	r1, [r7, #8]
 8008a90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a92:	f000 fa0b 	bl	8008eac <prvCopyDataToQueue>
 8008a96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d010      	beq.n	8008ac2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa2:	3324      	adds	r3, #36	; 0x24
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f000 ffcf 	bl	8009a48 <xTaskRemoveFromEventList>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d013      	beq.n	8008ad8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008ab0:	4b3f      	ldr	r3, [pc, #252]	; (8008bb0 <xQueueGenericSend+0x1f8>)
 8008ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ab6:	601a      	str	r2, [r3, #0]
 8008ab8:	f3bf 8f4f 	dsb	sy
 8008abc:	f3bf 8f6f 	isb	sy
 8008ac0:	e00a      	b.n	8008ad8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d007      	beq.n	8008ad8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008ac8:	4b39      	ldr	r3, [pc, #228]	; (8008bb0 <xQueueGenericSend+0x1f8>)
 8008aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ace:	601a      	str	r2, [r3, #0]
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ad8:	f001 fefc 	bl	800a8d4 <vPortExitCritical>
				return pdPASS;
 8008adc:	2301      	movs	r3, #1
 8008ade:	e063      	b.n	8008ba8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d103      	bne.n	8008aee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ae6:	f001 fef5 	bl	800a8d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008aea:	2300      	movs	r3, #0
 8008aec:	e05c      	b.n	8008ba8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d106      	bne.n	8008b02 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008af4:	f107 0314 	add.w	r3, r7, #20
 8008af8:	4618      	mov	r0, r3
 8008afa:	f001 f809 	bl	8009b10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008afe:	2301      	movs	r3, #1
 8008b00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b02:	f001 fee7 	bl	800a8d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b06:	f000 fd7b 	bl	8009600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b0a:	f001 feb3 	bl	800a874 <vPortEnterCritical>
 8008b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b14:	b25b      	sxtb	r3, r3
 8008b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b1a:	d103      	bne.n	8008b24 <xQueueGenericSend+0x16c>
 8008b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b2a:	b25b      	sxtb	r3, r3
 8008b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b30:	d103      	bne.n	8008b3a <xQueueGenericSend+0x182>
 8008b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b3a:	f001 fecb 	bl	800a8d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b3e:	1d3a      	adds	r2, r7, #4
 8008b40:	f107 0314 	add.w	r3, r7, #20
 8008b44:	4611      	mov	r1, r2
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 fff8 	bl	8009b3c <xTaskCheckForTimeOut>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d124      	bne.n	8008b9c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008b52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b54:	f000 faa2 	bl	800909c <prvIsQueueFull>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d018      	beq.n	8008b90 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b60:	3310      	adds	r3, #16
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	4611      	mov	r1, r2
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 ff1e 	bl	80099a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008b6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b6e:	f000 fa2d 	bl	8008fcc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008b72:	f000 fd53 	bl	800961c <xTaskResumeAll>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f47f af7c 	bne.w	8008a76 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008b7e:	4b0c      	ldr	r3, [pc, #48]	; (8008bb0 <xQueueGenericSend+0x1f8>)
 8008b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	f3bf 8f6f 	isb	sy
 8008b8e:	e772      	b.n	8008a76 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008b90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b92:	f000 fa1b 	bl	8008fcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b96:	f000 fd41 	bl	800961c <xTaskResumeAll>
 8008b9a:	e76c      	b.n	8008a76 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008b9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b9e:	f000 fa15 	bl	8008fcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ba2:	f000 fd3b 	bl	800961c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008ba6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3738      	adds	r7, #56	; 0x38
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}
 8008bb0:	e000ed04 	.word	0xe000ed04

08008bb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b090      	sub	sp, #64	; 0x40
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
 8008bc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d10a      	bne.n	8008be2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008bde:	bf00      	nop
 8008be0:	e7fe      	b.n	8008be0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d103      	bne.n	8008bf0 <xQueueGenericSendFromISR+0x3c>
 8008be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <xQueueGenericSendFromISR+0x40>
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e000      	b.n	8008bf6 <xQueueGenericSendFromISR+0x42>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10a      	bne.n	8008c10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008c0c:	bf00      	nop
 8008c0e:	e7fe      	b.n	8008c0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d103      	bne.n	8008c1e <xQueueGenericSendFromISR+0x6a>
 8008c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d101      	bne.n	8008c22 <xQueueGenericSendFromISR+0x6e>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e000      	b.n	8008c24 <xQueueGenericSendFromISR+0x70>
 8008c22:	2300      	movs	r3, #0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10a      	bne.n	8008c3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2c:	f383 8811 	msr	BASEPRI, r3
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	623b      	str	r3, [r7, #32]
}
 8008c3a:	bf00      	nop
 8008c3c:	e7fe      	b.n	8008c3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c3e:	f001 fefb 	bl	800aa38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008c42:	f3ef 8211 	mrs	r2, BASEPRI
 8008c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4a:	f383 8811 	msr	BASEPRI, r3
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f3bf 8f4f 	dsb	sy
 8008c56:	61fa      	str	r2, [r7, #28]
 8008c58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008c5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d302      	bcc.n	8008c70 <xQueueGenericSendFromISR+0xbc>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d12f      	bne.n	8008cd0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c80:	683a      	ldr	r2, [r7, #0]
 8008c82:	68b9      	ldr	r1, [r7, #8]
 8008c84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008c86:	f000 f911 	bl	8008eac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008c8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c92:	d112      	bne.n	8008cba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d016      	beq.n	8008cca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9e:	3324      	adds	r3, #36	; 0x24
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f000 fed1 	bl	8009a48 <xTaskRemoveFromEventList>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00e      	beq.n	8008cca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00b      	beq.n	8008cca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2201      	movs	r2, #1
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	e007      	b.n	8008cca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008cba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	b25a      	sxtb	r2, r3
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008cce:	e001      	b.n	8008cd4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008cde:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3740      	adds	r7, #64	; 0x40
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
	...

08008cec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b08c      	sub	sp, #48	; 0x30
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10a      	bne.n	8008d1c <xQueueReceive+0x30>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	623b      	str	r3, [r7, #32]
}
 8008d18:	bf00      	nop
 8008d1a:	e7fe      	b.n	8008d1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d103      	bne.n	8008d2a <xQueueReceive+0x3e>
 8008d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d101      	bne.n	8008d2e <xQueueReceive+0x42>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e000      	b.n	8008d30 <xQueueReceive+0x44>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10a      	bne.n	8008d4a <xQueueReceive+0x5e>
	__asm volatile
 8008d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	61fb      	str	r3, [r7, #28]
}
 8008d46:	bf00      	nop
 8008d48:	e7fe      	b.n	8008d48 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d4a:	f001 f83b 	bl	8009dc4 <xTaskGetSchedulerState>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d102      	bne.n	8008d5a <xQueueReceive+0x6e>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d101      	bne.n	8008d5e <xQueueReceive+0x72>
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e000      	b.n	8008d60 <xQueueReceive+0x74>
 8008d5e:	2300      	movs	r3, #0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10a      	bne.n	8008d7a <xQueueReceive+0x8e>
	__asm volatile
 8008d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d68:	f383 8811 	msr	BASEPRI, r3
 8008d6c:	f3bf 8f6f 	isb	sy
 8008d70:	f3bf 8f4f 	dsb	sy
 8008d74:	61bb      	str	r3, [r7, #24]
}
 8008d76:	bf00      	nop
 8008d78:	e7fe      	b.n	8008d78 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d7a:	f001 fd7b 	bl	800a874 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d82:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d01f      	beq.n	8008dca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d8a:	68b9      	ldr	r1, [r7, #8]
 8008d8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d8e:	f000 f8f7 	bl	8008f80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d94:	1e5a      	subs	r2, r3, #1
 8008d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d98:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00f      	beq.n	8008dc2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008da4:	3310      	adds	r3, #16
 8008da6:	4618      	mov	r0, r3
 8008da8:	f000 fe4e 	bl	8009a48 <xTaskRemoveFromEventList>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d007      	beq.n	8008dc2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008db2:	4b3d      	ldr	r3, [pc, #244]	; (8008ea8 <xQueueReceive+0x1bc>)
 8008db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008dc2:	f001 fd87 	bl	800a8d4 <vPortExitCritical>
				return pdPASS;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e069      	b.n	8008e9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d103      	bne.n	8008dd8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008dd0:	f001 fd80 	bl	800a8d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e062      	b.n	8008e9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d106      	bne.n	8008dec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dde:	f107 0310 	add.w	r3, r7, #16
 8008de2:	4618      	mov	r0, r3
 8008de4:	f000 fe94 	bl	8009b10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008de8:	2301      	movs	r3, #1
 8008dea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dec:	f001 fd72 	bl	800a8d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008df0:	f000 fc06 	bl	8009600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008df4:	f001 fd3e 	bl	800a874 <vPortEnterCritical>
 8008df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008dfe:	b25b      	sxtb	r3, r3
 8008e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e04:	d103      	bne.n	8008e0e <xQueueReceive+0x122>
 8008e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e14:	b25b      	sxtb	r3, r3
 8008e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e1a:	d103      	bne.n	8008e24 <xQueueReceive+0x138>
 8008e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e24:	f001 fd56 	bl	800a8d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e28:	1d3a      	adds	r2, r7, #4
 8008e2a:	f107 0310 	add.w	r3, r7, #16
 8008e2e:	4611      	mov	r1, r2
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 fe83 	bl	8009b3c <xTaskCheckForTimeOut>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d123      	bne.n	8008e84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e3e:	f000 f917 	bl	8009070 <prvIsQueueEmpty>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d017      	beq.n	8008e78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4a:	3324      	adds	r3, #36	; 0x24
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	4611      	mov	r1, r2
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 fda9 	bl	80099a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e58:	f000 f8b8 	bl	8008fcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e5c:	f000 fbde 	bl	800961c <xTaskResumeAll>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d189      	bne.n	8008d7a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008e66:	4b10      	ldr	r3, [pc, #64]	; (8008ea8 <xQueueReceive+0x1bc>)
 8008e68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	e780      	b.n	8008d7a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e7a:	f000 f8a7 	bl	8008fcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e7e:	f000 fbcd 	bl	800961c <xTaskResumeAll>
 8008e82:	e77a      	b.n	8008d7a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008e84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e86:	f000 f8a1 	bl	8008fcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e8a:	f000 fbc7 	bl	800961c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e90:	f000 f8ee 	bl	8009070 <prvIsQueueEmpty>
 8008e94:	4603      	mov	r3, r0
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f43f af6f 	beq.w	8008d7a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3730      	adds	r7, #48	; 0x30
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	e000ed04 	.word	0xe000ed04

08008eac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b086      	sub	sp, #24
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ec0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10d      	bne.n	8008ee6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d14d      	bne.n	8008f6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 ff92 	bl	8009e00 <xTaskPriorityDisinherit>
 8008edc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	609a      	str	r2, [r3, #8]
 8008ee4:	e043      	b.n	8008f6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d119      	bne.n	8008f20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6858      	ldr	r0, [r3, #4]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	68b9      	ldr	r1, [r7, #8]
 8008ef8:	f001 ffec 	bl	800aed4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f04:	441a      	add	r2, r3
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	685a      	ldr	r2, [r3, #4]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d32b      	bcc.n	8008f6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	605a      	str	r2, [r3, #4]
 8008f1e:	e026      	b.n	8008f6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	68d8      	ldr	r0, [r3, #12]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f28:	461a      	mov	r2, r3
 8008f2a:	68b9      	ldr	r1, [r7, #8]
 8008f2c:	f001 ffd2 	bl	800aed4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	68da      	ldr	r2, [r3, #12]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f38:	425b      	negs	r3, r3
 8008f3a:	441a      	add	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	68da      	ldr	r2, [r3, #12]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d207      	bcs.n	8008f5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	689a      	ldr	r2, [r3, #8]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f54:	425b      	negs	r3, r3
 8008f56:	441a      	add	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	d105      	bne.n	8008f6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d002      	beq.n	8008f6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	1c5a      	adds	r2, r3, #1
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008f76:	697b      	ldr	r3, [r7, #20]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3718      	adds	r7, #24
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d018      	beq.n	8008fc4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	68da      	ldr	r2, [r3, #12]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f9a:	441a      	add	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68da      	ldr	r2, [r3, #12]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d303      	bcc.n	8008fb4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	68d9      	ldr	r1, [r3, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	6838      	ldr	r0, [r7, #0]
 8008fc0:	f001 ff88 	bl	800aed4 <memcpy>
	}
}
 8008fc4:	bf00      	nop
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008fd4:	f001 fc4e 	bl	800a874 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fe0:	e011      	b.n	8009006 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d012      	beq.n	8009010 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3324      	adds	r3, #36	; 0x24
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f000 fd2a 	bl	8009a48 <xTaskRemoveFromEventList>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d001      	beq.n	8008ffe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ffa:	f000 fe01 	bl	8009c00 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
 8009000:	3b01      	subs	r3, #1
 8009002:	b2db      	uxtb	r3, r3
 8009004:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800900a:	2b00      	cmp	r3, #0
 800900c:	dce9      	bgt.n	8008fe2 <prvUnlockQueue+0x16>
 800900e:	e000      	b.n	8009012 <prvUnlockQueue+0x46>
					break;
 8009010:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	22ff      	movs	r2, #255	; 0xff
 8009016:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800901a:	f001 fc5b 	bl	800a8d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800901e:	f001 fc29 	bl	800a874 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009028:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800902a:	e011      	b.n	8009050 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d012      	beq.n	800905a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	3310      	adds	r3, #16
 8009038:	4618      	mov	r0, r3
 800903a:	f000 fd05 	bl	8009a48 <xTaskRemoveFromEventList>
 800903e:	4603      	mov	r3, r0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d001      	beq.n	8009048 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009044:	f000 fddc 	bl	8009c00 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009048:	7bbb      	ldrb	r3, [r7, #14]
 800904a:	3b01      	subs	r3, #1
 800904c:	b2db      	uxtb	r3, r3
 800904e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009050:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009054:	2b00      	cmp	r3, #0
 8009056:	dce9      	bgt.n	800902c <prvUnlockQueue+0x60>
 8009058:	e000      	b.n	800905c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800905a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	22ff      	movs	r2, #255	; 0xff
 8009060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009064:	f001 fc36 	bl	800a8d4 <vPortExitCritical>
}
 8009068:	bf00      	nop
 800906a:	3710      	adds	r7, #16
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009078:	f001 fbfc 	bl	800a874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009080:	2b00      	cmp	r3, #0
 8009082:	d102      	bne.n	800908a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009084:	2301      	movs	r3, #1
 8009086:	60fb      	str	r3, [r7, #12]
 8009088:	e001      	b.n	800908e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800908a:	2300      	movs	r3, #0
 800908c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800908e:	f001 fc21 	bl	800a8d4 <vPortExitCritical>

	return xReturn;
 8009092:	68fb      	ldr	r3, [r7, #12]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090a4:	f001 fbe6 	bl	800a874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d102      	bne.n	80090ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80090b4:	2301      	movs	r3, #1
 80090b6:	60fb      	str	r3, [r7, #12]
 80090b8:	e001      	b.n	80090be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80090ba:	2300      	movs	r3, #0
 80090bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090be:	f001 fc09 	bl	800a8d4 <vPortExitCritical>

	return xReturn;
 80090c2:	68fb      	ldr	r3, [r7, #12]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3710      	adds	r7, #16
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80090d6:	2300      	movs	r3, #0
 80090d8:	60fb      	str	r3, [r7, #12]
 80090da:	e014      	b.n	8009106 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80090dc:	4a0f      	ldr	r2, [pc, #60]	; (800911c <vQueueAddToRegistry+0x50>)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d10b      	bne.n	8009100 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80090e8:	490c      	ldr	r1, [pc, #48]	; (800911c <vQueueAddToRegistry+0x50>)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	683a      	ldr	r2, [r7, #0]
 80090ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80090f2:	4a0a      	ldr	r2, [pc, #40]	; (800911c <vQueueAddToRegistry+0x50>)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	00db      	lsls	r3, r3, #3
 80090f8:	4413      	add	r3, r2
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80090fe:	e006      	b.n	800910e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3301      	adds	r3, #1
 8009104:	60fb      	str	r3, [r7, #12]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2b07      	cmp	r3, #7
 800910a:	d9e7      	bls.n	80090dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	3714      	adds	r7, #20
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	20002678 	.word	0x20002678

08009120 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009130:	f001 fba0 	bl	800a874 <vPortEnterCritical>
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800913a:	b25b      	sxtb	r3, r3
 800913c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009140:	d103      	bne.n	800914a <vQueueWaitForMessageRestricted+0x2a>
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009150:	b25b      	sxtb	r3, r3
 8009152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009156:	d103      	bne.n	8009160 <vQueueWaitForMessageRestricted+0x40>
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	2200      	movs	r2, #0
 800915c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009160:	f001 fbb8 	bl	800a8d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009168:	2b00      	cmp	r3, #0
 800916a:	d106      	bne.n	800917a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	3324      	adds	r3, #36	; 0x24
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	68b9      	ldr	r1, [r7, #8]
 8009174:	4618      	mov	r0, r3
 8009176:	f000 fc3b 	bl	80099f0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800917a:	6978      	ldr	r0, [r7, #20]
 800917c:	f7ff ff26 	bl	8008fcc <prvUnlockQueue>
	}
 8009180:	bf00      	nop
 8009182:	3718      	adds	r7, #24
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009188:	b580      	push	{r7, lr}
 800918a:	b08e      	sub	sp, #56	; 0x38
 800918c:	af04      	add	r7, sp, #16
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
 8009194:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009198:	2b00      	cmp	r3, #0
 800919a:	d10a      	bne.n	80091b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800919c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a0:	f383 8811 	msr	BASEPRI, r3
 80091a4:	f3bf 8f6f 	isb	sy
 80091a8:	f3bf 8f4f 	dsb	sy
 80091ac:	623b      	str	r3, [r7, #32]
}
 80091ae:	bf00      	nop
 80091b0:	e7fe      	b.n	80091b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80091b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d10a      	bne.n	80091ce <xTaskCreateStatic+0x46>
	__asm volatile
 80091b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091bc:	f383 8811 	msr	BASEPRI, r3
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	61fb      	str	r3, [r7, #28]
}
 80091ca:	bf00      	nop
 80091cc:	e7fe      	b.n	80091cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80091ce:	235c      	movs	r3, #92	; 0x5c
 80091d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	2b5c      	cmp	r3, #92	; 0x5c
 80091d6:	d00a      	beq.n	80091ee <xTaskCreateStatic+0x66>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	61bb      	str	r3, [r7, #24]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80091ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80091f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d01e      	beq.n	8009234 <xTaskCreateStatic+0xac>
 80091f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d01b      	beq.n	8009234 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80091fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009202:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009204:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009208:	2202      	movs	r2, #2
 800920a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800920e:	2300      	movs	r3, #0
 8009210:	9303      	str	r3, [sp, #12]
 8009212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009214:	9302      	str	r3, [sp, #8]
 8009216:	f107 0314 	add.w	r3, r7, #20
 800921a:	9301      	str	r3, [sp, #4]
 800921c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921e:	9300      	str	r3, [sp, #0]
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	68b9      	ldr	r1, [r7, #8]
 8009226:	68f8      	ldr	r0, [r7, #12]
 8009228:	f000 f850 	bl	80092cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800922c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800922e:	f000 f8dd 	bl	80093ec <prvAddNewTaskToReadyList>
 8009232:	e001      	b.n	8009238 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009234:	2300      	movs	r3, #0
 8009236:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009238:	697b      	ldr	r3, [r7, #20]
	}
 800923a:	4618      	mov	r0, r3
 800923c:	3728      	adds	r7, #40	; 0x28
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009242:	b580      	push	{r7, lr}
 8009244:	b08c      	sub	sp, #48	; 0x30
 8009246:	af04      	add	r7, sp, #16
 8009248:	60f8      	str	r0, [r7, #12]
 800924a:	60b9      	str	r1, [r7, #8]
 800924c:	603b      	str	r3, [r7, #0]
 800924e:	4613      	mov	r3, r2
 8009250:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009252:	88fb      	ldrh	r3, [r7, #6]
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	4618      	mov	r0, r3
 8009258:	f001 fc2e 	bl	800aab8 <pvPortMalloc>
 800925c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00e      	beq.n	8009282 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009264:	205c      	movs	r0, #92	; 0x5c
 8009266:	f001 fc27 	bl	800aab8 <pvPortMalloc>
 800926a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800926c:	69fb      	ldr	r3, [r7, #28]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d003      	beq.n	800927a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	697a      	ldr	r2, [r7, #20]
 8009276:	631a      	str	r2, [r3, #48]	; 0x30
 8009278:	e005      	b.n	8009286 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800927a:	6978      	ldr	r0, [r7, #20]
 800927c:	f001 fce8 	bl	800ac50 <vPortFree>
 8009280:	e001      	b.n	8009286 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009282:	2300      	movs	r3, #0
 8009284:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d017      	beq.n	80092bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009294:	88fa      	ldrh	r2, [r7, #6]
 8009296:	2300      	movs	r3, #0
 8009298:	9303      	str	r3, [sp, #12]
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	9302      	str	r3, [sp, #8]
 800929e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	68b9      	ldr	r1, [r7, #8]
 80092aa:	68f8      	ldr	r0, [r7, #12]
 80092ac:	f000 f80e 	bl	80092cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092b0:	69f8      	ldr	r0, [r7, #28]
 80092b2:	f000 f89b 	bl	80093ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80092b6:	2301      	movs	r3, #1
 80092b8:	61bb      	str	r3, [r7, #24]
 80092ba:	e002      	b.n	80092c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80092bc:	f04f 33ff 	mov.w	r3, #4294967295
 80092c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80092c2:	69bb      	ldr	r3, [r7, #24]
	}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3720      	adds	r7, #32
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b088      	sub	sp, #32
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	607a      	str	r2, [r7, #4]
 80092d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80092da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	461a      	mov	r2, r3
 80092e4:	21a5      	movs	r1, #165	; 0xa5
 80092e6:	f001 fe03 	bl	800aef0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80092ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80092f4:	3b01      	subs	r3, #1
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	f023 0307 	bic.w	r3, r3, #7
 8009302:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	f003 0307 	and.w	r3, r3, #7
 800930a:	2b00      	cmp	r3, #0
 800930c:	d00a      	beq.n	8009324 <prvInitialiseNewTask+0x58>
	__asm volatile
 800930e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009312:	f383 8811 	msr	BASEPRI, r3
 8009316:	f3bf 8f6f 	isb	sy
 800931a:	f3bf 8f4f 	dsb	sy
 800931e:	617b      	str	r3, [r7, #20]
}
 8009320:	bf00      	nop
 8009322:	e7fe      	b.n	8009322 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d01f      	beq.n	800936a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800932a:	2300      	movs	r3, #0
 800932c:	61fb      	str	r3, [r7, #28]
 800932e:	e012      	b.n	8009356 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009330:	68ba      	ldr	r2, [r7, #8]
 8009332:	69fb      	ldr	r3, [r7, #28]
 8009334:	4413      	add	r3, r2
 8009336:	7819      	ldrb	r1, [r3, #0]
 8009338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800933a:	69fb      	ldr	r3, [r7, #28]
 800933c:	4413      	add	r3, r2
 800933e:	3334      	adds	r3, #52	; 0x34
 8009340:	460a      	mov	r2, r1
 8009342:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009344:	68ba      	ldr	r2, [r7, #8]
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	4413      	add	r3, r2
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d006      	beq.n	800935e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	3301      	adds	r3, #1
 8009354:	61fb      	str	r3, [r7, #28]
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	2b0f      	cmp	r3, #15
 800935a:	d9e9      	bls.n	8009330 <prvInitialiseNewTask+0x64>
 800935c:	e000      	b.n	8009360 <prvInitialiseNewTask+0x94>
			{
				break;
 800935e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009362:	2200      	movs	r2, #0
 8009364:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009368:	e003      	b.n	8009372 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800936a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936c:	2200      	movs	r2, #0
 800936e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009374:	2b37      	cmp	r3, #55	; 0x37
 8009376:	d901      	bls.n	800937c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009378:	2337      	movs	r3, #55	; 0x37
 800937a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800937c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009380:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009386:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938a:	2200      	movs	r2, #0
 800938c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800938e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009390:	3304      	adds	r3, #4
 8009392:	4618      	mov	r0, r3
 8009394:	f7ff f978 	bl	8008688 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939a:	3318      	adds	r3, #24
 800939c:	4618      	mov	r0, r3
 800939e:	f7ff f973 	bl	8008688 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80093a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80093ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80093b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80093b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ba:	2200      	movs	r2, #0
 80093bc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80093be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c0:	2200      	movs	r2, #0
 80093c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	68f9      	ldr	r1, [r7, #12]
 80093ca:	69b8      	ldr	r0, [r7, #24]
 80093cc:	f001 f928 	bl	800a620 <pxPortInitialiseStack>
 80093d0:	4602      	mov	r2, r0
 80093d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80093d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d002      	beq.n	80093e2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80093dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093e2:	bf00      	nop
 80093e4:	3720      	adds	r7, #32
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
	...

080093ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80093f4:	f001 fa3e 	bl	800a874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80093f8:	4b2d      	ldr	r3, [pc, #180]	; (80094b0 <prvAddNewTaskToReadyList+0xc4>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	3301      	adds	r3, #1
 80093fe:	4a2c      	ldr	r2, [pc, #176]	; (80094b0 <prvAddNewTaskToReadyList+0xc4>)
 8009400:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009402:	4b2c      	ldr	r3, [pc, #176]	; (80094b4 <prvAddNewTaskToReadyList+0xc8>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d109      	bne.n	800941e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800940a:	4a2a      	ldr	r2, [pc, #168]	; (80094b4 <prvAddNewTaskToReadyList+0xc8>)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009410:	4b27      	ldr	r3, [pc, #156]	; (80094b0 <prvAddNewTaskToReadyList+0xc4>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2b01      	cmp	r3, #1
 8009416:	d110      	bne.n	800943a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009418:	f000 fc16 	bl	8009c48 <prvInitialiseTaskLists>
 800941c:	e00d      	b.n	800943a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800941e:	4b26      	ldr	r3, [pc, #152]	; (80094b8 <prvAddNewTaskToReadyList+0xcc>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d109      	bne.n	800943a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009426:	4b23      	ldr	r3, [pc, #140]	; (80094b4 <prvAddNewTaskToReadyList+0xc8>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009430:	429a      	cmp	r2, r3
 8009432:	d802      	bhi.n	800943a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009434:	4a1f      	ldr	r2, [pc, #124]	; (80094b4 <prvAddNewTaskToReadyList+0xc8>)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800943a:	4b20      	ldr	r3, [pc, #128]	; (80094bc <prvAddNewTaskToReadyList+0xd0>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	3301      	adds	r3, #1
 8009440:	4a1e      	ldr	r2, [pc, #120]	; (80094bc <prvAddNewTaskToReadyList+0xd0>)
 8009442:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009444:	4b1d      	ldr	r3, [pc, #116]	; (80094bc <prvAddNewTaskToReadyList+0xd0>)
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009450:	4b1b      	ldr	r3, [pc, #108]	; (80094c0 <prvAddNewTaskToReadyList+0xd4>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	429a      	cmp	r2, r3
 8009456:	d903      	bls.n	8009460 <prvAddNewTaskToReadyList+0x74>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945c:	4a18      	ldr	r2, [pc, #96]	; (80094c0 <prvAddNewTaskToReadyList+0xd4>)
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009464:	4613      	mov	r3, r2
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4413      	add	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	4a15      	ldr	r2, [pc, #84]	; (80094c4 <prvAddNewTaskToReadyList+0xd8>)
 800946e:	441a      	add	r2, r3
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	3304      	adds	r3, #4
 8009474:	4619      	mov	r1, r3
 8009476:	4610      	mov	r0, r2
 8009478:	f7ff f913 	bl	80086a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800947c:	f001 fa2a 	bl	800a8d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009480:	4b0d      	ldr	r3, [pc, #52]	; (80094b8 <prvAddNewTaskToReadyList+0xcc>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00e      	beq.n	80094a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009488:	4b0a      	ldr	r3, [pc, #40]	; (80094b4 <prvAddNewTaskToReadyList+0xc8>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009492:	429a      	cmp	r2, r3
 8009494:	d207      	bcs.n	80094a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009496:	4b0c      	ldr	r3, [pc, #48]	; (80094c8 <prvAddNewTaskToReadyList+0xdc>)
 8009498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800949c:	601a      	str	r2, [r3, #0]
 800949e:	f3bf 8f4f 	dsb	sy
 80094a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094a6:	bf00      	nop
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	20002b8c 	.word	0x20002b8c
 80094b4:	200026b8 	.word	0x200026b8
 80094b8:	20002b98 	.word	0x20002b98
 80094bc:	20002ba8 	.word	0x20002ba8
 80094c0:	20002b94 	.word	0x20002b94
 80094c4:	200026bc 	.word	0x200026bc
 80094c8:	e000ed04 	.word	0xe000ed04

080094cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b084      	sub	sp, #16
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80094d4:	2300      	movs	r3, #0
 80094d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d017      	beq.n	800950e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80094de:	4b13      	ldr	r3, [pc, #76]	; (800952c <vTaskDelay+0x60>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d00a      	beq.n	80094fc <vTaskDelay+0x30>
	__asm volatile
 80094e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ea:	f383 8811 	msr	BASEPRI, r3
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	f3bf 8f4f 	dsb	sy
 80094f6:	60bb      	str	r3, [r7, #8]
}
 80094f8:	bf00      	nop
 80094fa:	e7fe      	b.n	80094fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80094fc:	f000 f880 	bl	8009600 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009500:	2100      	movs	r1, #0
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fcea 	bl	8009edc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009508:	f000 f888 	bl	800961c <xTaskResumeAll>
 800950c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d107      	bne.n	8009524 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009514:	4b06      	ldr	r3, [pc, #24]	; (8009530 <vTaskDelay+0x64>)
 8009516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800951a:	601a      	str	r2, [r3, #0]
 800951c:	f3bf 8f4f 	dsb	sy
 8009520:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009524:	bf00      	nop
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	20002bb4 	.word	0x20002bb4
 8009530:	e000ed04 	.word	0xe000ed04

08009534 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b08a      	sub	sp, #40	; 0x28
 8009538:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800953a:	2300      	movs	r3, #0
 800953c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800953e:	2300      	movs	r3, #0
 8009540:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009542:	463a      	mov	r2, r7
 8009544:	1d39      	adds	r1, r7, #4
 8009546:	f107 0308 	add.w	r3, r7, #8
 800954a:	4618      	mov	r0, r3
 800954c:	f7ff f848 	bl	80085e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009550:	6839      	ldr	r1, [r7, #0]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	9202      	str	r2, [sp, #8]
 8009558:	9301      	str	r3, [sp, #4]
 800955a:	2300      	movs	r3, #0
 800955c:	9300      	str	r3, [sp, #0]
 800955e:	2300      	movs	r3, #0
 8009560:	460a      	mov	r2, r1
 8009562:	4921      	ldr	r1, [pc, #132]	; (80095e8 <vTaskStartScheduler+0xb4>)
 8009564:	4821      	ldr	r0, [pc, #132]	; (80095ec <vTaskStartScheduler+0xb8>)
 8009566:	f7ff fe0f 	bl	8009188 <xTaskCreateStatic>
 800956a:	4603      	mov	r3, r0
 800956c:	4a20      	ldr	r2, [pc, #128]	; (80095f0 <vTaskStartScheduler+0xbc>)
 800956e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009570:	4b1f      	ldr	r3, [pc, #124]	; (80095f0 <vTaskStartScheduler+0xbc>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009578:	2301      	movs	r3, #1
 800957a:	617b      	str	r3, [r7, #20]
 800957c:	e001      	b.n	8009582 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800957e:	2300      	movs	r3, #0
 8009580:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b01      	cmp	r3, #1
 8009586:	d102      	bne.n	800958e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009588:	f000 fcfc 	bl	8009f84 <xTimerCreateTimerTask>
 800958c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	2b01      	cmp	r3, #1
 8009592:	d116      	bne.n	80095c2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	613b      	str	r3, [r7, #16]
}
 80095a6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80095a8:	4b12      	ldr	r3, [pc, #72]	; (80095f4 <vTaskStartScheduler+0xc0>)
 80095aa:	f04f 32ff 	mov.w	r2, #4294967295
 80095ae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80095b0:	4b11      	ldr	r3, [pc, #68]	; (80095f8 <vTaskStartScheduler+0xc4>)
 80095b2:	2201      	movs	r2, #1
 80095b4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80095b6:	4b11      	ldr	r3, [pc, #68]	; (80095fc <vTaskStartScheduler+0xc8>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80095bc:	f001 f8b8 	bl	800a730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80095c0:	e00e      	b.n	80095e0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095c8:	d10a      	bne.n	80095e0 <vTaskStartScheduler+0xac>
	__asm volatile
 80095ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ce:	f383 8811 	msr	BASEPRI, r3
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	f3bf 8f4f 	dsb	sy
 80095da:	60fb      	str	r3, [r7, #12]
}
 80095dc:	bf00      	nop
 80095de:	e7fe      	b.n	80095de <vTaskStartScheduler+0xaa>
}
 80095e0:	bf00      	nop
 80095e2:	3718      	adds	r7, #24
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	0800af88 	.word	0x0800af88
 80095ec:	08009c19 	.word	0x08009c19
 80095f0:	20002bb0 	.word	0x20002bb0
 80095f4:	20002bac 	.word	0x20002bac
 80095f8:	20002b98 	.word	0x20002b98
 80095fc:	20002b90 	.word	0x20002b90

08009600 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009600:	b480      	push	{r7}
 8009602:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009604:	4b04      	ldr	r3, [pc, #16]	; (8009618 <vTaskSuspendAll+0x18>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	3301      	adds	r3, #1
 800960a:	4a03      	ldr	r2, [pc, #12]	; (8009618 <vTaskSuspendAll+0x18>)
 800960c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800960e:	bf00      	nop
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr
 8009618:	20002bb4 	.word	0x20002bb4

0800961c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b084      	sub	sp, #16
 8009620:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009622:	2300      	movs	r3, #0
 8009624:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009626:	2300      	movs	r3, #0
 8009628:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800962a:	4b42      	ldr	r3, [pc, #264]	; (8009734 <xTaskResumeAll+0x118>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d10a      	bne.n	8009648 <xTaskResumeAll+0x2c>
	__asm volatile
 8009632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009636:	f383 8811 	msr	BASEPRI, r3
 800963a:	f3bf 8f6f 	isb	sy
 800963e:	f3bf 8f4f 	dsb	sy
 8009642:	603b      	str	r3, [r7, #0]
}
 8009644:	bf00      	nop
 8009646:	e7fe      	b.n	8009646 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009648:	f001 f914 	bl	800a874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800964c:	4b39      	ldr	r3, [pc, #228]	; (8009734 <xTaskResumeAll+0x118>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3b01      	subs	r3, #1
 8009652:	4a38      	ldr	r2, [pc, #224]	; (8009734 <xTaskResumeAll+0x118>)
 8009654:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009656:	4b37      	ldr	r3, [pc, #220]	; (8009734 <xTaskResumeAll+0x118>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d162      	bne.n	8009724 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800965e:	4b36      	ldr	r3, [pc, #216]	; (8009738 <xTaskResumeAll+0x11c>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d05e      	beq.n	8009724 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009666:	e02f      	b.n	80096c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009668:	4b34      	ldr	r3, [pc, #208]	; (800973c <xTaskResumeAll+0x120>)
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	3318      	adds	r3, #24
 8009674:	4618      	mov	r0, r3
 8009676:	f7ff f871 	bl	800875c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	3304      	adds	r3, #4
 800967e:	4618      	mov	r0, r3
 8009680:	f7ff f86c 	bl	800875c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009688:	4b2d      	ldr	r3, [pc, #180]	; (8009740 <xTaskResumeAll+0x124>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	429a      	cmp	r2, r3
 800968e:	d903      	bls.n	8009698 <xTaskResumeAll+0x7c>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009694:	4a2a      	ldr	r2, [pc, #168]	; (8009740 <xTaskResumeAll+0x124>)
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800969c:	4613      	mov	r3, r2
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4a27      	ldr	r2, [pc, #156]	; (8009744 <xTaskResumeAll+0x128>)
 80096a6:	441a      	add	r2, r3
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	3304      	adds	r3, #4
 80096ac:	4619      	mov	r1, r3
 80096ae:	4610      	mov	r0, r2
 80096b0:	f7fe fff7 	bl	80086a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096b8:	4b23      	ldr	r3, [pc, #140]	; (8009748 <xTaskResumeAll+0x12c>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096be:	429a      	cmp	r2, r3
 80096c0:	d302      	bcc.n	80096c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80096c2:	4b22      	ldr	r3, [pc, #136]	; (800974c <xTaskResumeAll+0x130>)
 80096c4:	2201      	movs	r2, #1
 80096c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096c8:	4b1c      	ldr	r3, [pc, #112]	; (800973c <xTaskResumeAll+0x120>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1cb      	bne.n	8009668 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d001      	beq.n	80096da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80096d6:	f000 fb55 	bl	8009d84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80096da:	4b1d      	ldr	r3, [pc, #116]	; (8009750 <xTaskResumeAll+0x134>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d010      	beq.n	8009708 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80096e6:	f000 f847 	bl	8009778 <xTaskIncrementTick>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80096f0:	4b16      	ldr	r3, [pc, #88]	; (800974c <xTaskResumeAll+0x130>)
 80096f2:	2201      	movs	r2, #1
 80096f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	3b01      	subs	r3, #1
 80096fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1f1      	bne.n	80096e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009702:	4b13      	ldr	r3, [pc, #76]	; (8009750 <xTaskResumeAll+0x134>)
 8009704:	2200      	movs	r2, #0
 8009706:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009708:	4b10      	ldr	r3, [pc, #64]	; (800974c <xTaskResumeAll+0x130>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d009      	beq.n	8009724 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009710:	2301      	movs	r3, #1
 8009712:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009714:	4b0f      	ldr	r3, [pc, #60]	; (8009754 <xTaskResumeAll+0x138>)
 8009716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800971a:	601a      	str	r2, [r3, #0]
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009724:	f001 f8d6 	bl	800a8d4 <vPortExitCritical>

	return xAlreadyYielded;
 8009728:	68bb      	ldr	r3, [r7, #8]
}
 800972a:	4618      	mov	r0, r3
 800972c:	3710      	adds	r7, #16
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	20002bb4 	.word	0x20002bb4
 8009738:	20002b8c 	.word	0x20002b8c
 800973c:	20002b4c 	.word	0x20002b4c
 8009740:	20002b94 	.word	0x20002b94
 8009744:	200026bc 	.word	0x200026bc
 8009748:	200026b8 	.word	0x200026b8
 800974c:	20002ba0 	.word	0x20002ba0
 8009750:	20002b9c 	.word	0x20002b9c
 8009754:	e000ed04 	.word	0xe000ed04

08009758 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800975e:	4b05      	ldr	r3, [pc, #20]	; (8009774 <xTaskGetTickCount+0x1c>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009764:	687b      	ldr	r3, [r7, #4]
}
 8009766:	4618      	mov	r0, r3
 8009768:	370c      	adds	r7, #12
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	20002b90 	.word	0x20002b90

08009778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800977e:	2300      	movs	r3, #0
 8009780:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009782:	4b4f      	ldr	r3, [pc, #316]	; (80098c0 <xTaskIncrementTick+0x148>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	f040 808f 	bne.w	80098aa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800978c:	4b4d      	ldr	r3, [pc, #308]	; (80098c4 <xTaskIncrementTick+0x14c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	3301      	adds	r3, #1
 8009792:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009794:	4a4b      	ldr	r2, [pc, #300]	; (80098c4 <xTaskIncrementTick+0x14c>)
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d120      	bne.n	80097e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80097a0:	4b49      	ldr	r3, [pc, #292]	; (80098c8 <xTaskIncrementTick+0x150>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <xTaskIncrementTick+0x48>
	__asm volatile
 80097aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	603b      	str	r3, [r7, #0]
}
 80097bc:	bf00      	nop
 80097be:	e7fe      	b.n	80097be <xTaskIncrementTick+0x46>
 80097c0:	4b41      	ldr	r3, [pc, #260]	; (80098c8 <xTaskIncrementTick+0x150>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	60fb      	str	r3, [r7, #12]
 80097c6:	4b41      	ldr	r3, [pc, #260]	; (80098cc <xTaskIncrementTick+0x154>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a3f      	ldr	r2, [pc, #252]	; (80098c8 <xTaskIncrementTick+0x150>)
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	4a3f      	ldr	r2, [pc, #252]	; (80098cc <xTaskIncrementTick+0x154>)
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	6013      	str	r3, [r2, #0]
 80097d4:	4b3e      	ldr	r3, [pc, #248]	; (80098d0 <xTaskIncrementTick+0x158>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	3301      	adds	r3, #1
 80097da:	4a3d      	ldr	r2, [pc, #244]	; (80098d0 <xTaskIncrementTick+0x158>)
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	f000 fad1 	bl	8009d84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80097e2:	4b3c      	ldr	r3, [pc, #240]	; (80098d4 <xTaskIncrementTick+0x15c>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	693a      	ldr	r2, [r7, #16]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d349      	bcc.n	8009880 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097ec:	4b36      	ldr	r3, [pc, #216]	; (80098c8 <xTaskIncrementTick+0x150>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d104      	bne.n	8009800 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097f6:	4b37      	ldr	r3, [pc, #220]	; (80098d4 <xTaskIncrementTick+0x15c>)
 80097f8:	f04f 32ff 	mov.w	r2, #4294967295
 80097fc:	601a      	str	r2, [r3, #0]
					break;
 80097fe:	e03f      	b.n	8009880 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009800:	4b31      	ldr	r3, [pc, #196]	; (80098c8 <xTaskIncrementTick+0x150>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009810:	693a      	ldr	r2, [r7, #16]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	429a      	cmp	r2, r3
 8009816:	d203      	bcs.n	8009820 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009818:	4a2e      	ldr	r2, [pc, #184]	; (80098d4 <xTaskIncrementTick+0x15c>)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800981e:	e02f      	b.n	8009880 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	3304      	adds	r3, #4
 8009824:	4618      	mov	r0, r3
 8009826:	f7fe ff99 	bl	800875c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800982e:	2b00      	cmp	r3, #0
 8009830:	d004      	beq.n	800983c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	3318      	adds	r3, #24
 8009836:	4618      	mov	r0, r3
 8009838:	f7fe ff90 	bl	800875c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009840:	4b25      	ldr	r3, [pc, #148]	; (80098d8 <xTaskIncrementTick+0x160>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	429a      	cmp	r2, r3
 8009846:	d903      	bls.n	8009850 <xTaskIncrementTick+0xd8>
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800984c:	4a22      	ldr	r2, [pc, #136]	; (80098d8 <xTaskIncrementTick+0x160>)
 800984e:	6013      	str	r3, [r2, #0]
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009854:	4613      	mov	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	4413      	add	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4a1f      	ldr	r2, [pc, #124]	; (80098dc <xTaskIncrementTick+0x164>)
 800985e:	441a      	add	r2, r3
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	3304      	adds	r3, #4
 8009864:	4619      	mov	r1, r3
 8009866:	4610      	mov	r0, r2
 8009868:	f7fe ff1b 	bl	80086a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009870:	4b1b      	ldr	r3, [pc, #108]	; (80098e0 <xTaskIncrementTick+0x168>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009876:	429a      	cmp	r2, r3
 8009878:	d3b8      	bcc.n	80097ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800987a:	2301      	movs	r3, #1
 800987c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800987e:	e7b5      	b.n	80097ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009880:	4b17      	ldr	r3, [pc, #92]	; (80098e0 <xTaskIncrementTick+0x168>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009886:	4915      	ldr	r1, [pc, #84]	; (80098dc <xTaskIncrementTick+0x164>)
 8009888:	4613      	mov	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	440b      	add	r3, r1
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	2b01      	cmp	r3, #1
 8009896:	d901      	bls.n	800989c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009898:	2301      	movs	r3, #1
 800989a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800989c:	4b11      	ldr	r3, [pc, #68]	; (80098e4 <xTaskIncrementTick+0x16c>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d007      	beq.n	80098b4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80098a4:	2301      	movs	r3, #1
 80098a6:	617b      	str	r3, [r7, #20]
 80098a8:	e004      	b.n	80098b4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80098aa:	4b0f      	ldr	r3, [pc, #60]	; (80098e8 <xTaskIncrementTick+0x170>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3301      	adds	r3, #1
 80098b0:	4a0d      	ldr	r2, [pc, #52]	; (80098e8 <xTaskIncrementTick+0x170>)
 80098b2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80098b4:	697b      	ldr	r3, [r7, #20]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	20002bb4 	.word	0x20002bb4
 80098c4:	20002b90 	.word	0x20002b90
 80098c8:	20002b44 	.word	0x20002b44
 80098cc:	20002b48 	.word	0x20002b48
 80098d0:	20002ba4 	.word	0x20002ba4
 80098d4:	20002bac 	.word	0x20002bac
 80098d8:	20002b94 	.word	0x20002b94
 80098dc:	200026bc 	.word	0x200026bc
 80098e0:	200026b8 	.word	0x200026b8
 80098e4:	20002ba0 	.word	0x20002ba0
 80098e8:	20002b9c 	.word	0x20002b9c

080098ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80098ec:	b480      	push	{r7}
 80098ee:	b085      	sub	sp, #20
 80098f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80098f2:	4b28      	ldr	r3, [pc, #160]	; (8009994 <vTaskSwitchContext+0xa8>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d003      	beq.n	8009902 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80098fa:	4b27      	ldr	r3, [pc, #156]	; (8009998 <vTaskSwitchContext+0xac>)
 80098fc:	2201      	movs	r2, #1
 80098fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009900:	e041      	b.n	8009986 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009902:	4b25      	ldr	r3, [pc, #148]	; (8009998 <vTaskSwitchContext+0xac>)
 8009904:	2200      	movs	r2, #0
 8009906:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009908:	4b24      	ldr	r3, [pc, #144]	; (800999c <vTaskSwitchContext+0xb0>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	60fb      	str	r3, [r7, #12]
 800990e:	e010      	b.n	8009932 <vTaskSwitchContext+0x46>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d10a      	bne.n	800992c <vTaskSwitchContext+0x40>
	__asm volatile
 8009916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991a:	f383 8811 	msr	BASEPRI, r3
 800991e:	f3bf 8f6f 	isb	sy
 8009922:	f3bf 8f4f 	dsb	sy
 8009926:	607b      	str	r3, [r7, #4]
}
 8009928:	bf00      	nop
 800992a:	e7fe      	b.n	800992a <vTaskSwitchContext+0x3e>
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	3b01      	subs	r3, #1
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	491b      	ldr	r1, [pc, #108]	; (80099a0 <vTaskSwitchContext+0xb4>)
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	4613      	mov	r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4413      	add	r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	440b      	add	r3, r1
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0e4      	beq.n	8009910 <vTaskSwitchContext+0x24>
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	4613      	mov	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4413      	add	r3, r2
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	4a13      	ldr	r2, [pc, #76]	; (80099a0 <vTaskSwitchContext+0xb4>)
 8009952:	4413      	add	r3, r2
 8009954:	60bb      	str	r3, [r7, #8]
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	685a      	ldr	r2, [r3, #4]
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	605a      	str	r2, [r3, #4]
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	685a      	ldr	r2, [r3, #4]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	3308      	adds	r3, #8
 8009968:	429a      	cmp	r2, r3
 800996a:	d104      	bne.n	8009976 <vTaskSwitchContext+0x8a>
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	685a      	ldr	r2, [r3, #4]
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	605a      	str	r2, [r3, #4]
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	4a09      	ldr	r2, [pc, #36]	; (80099a4 <vTaskSwitchContext+0xb8>)
 800997e:	6013      	str	r3, [r2, #0]
 8009980:	4a06      	ldr	r2, [pc, #24]	; (800999c <vTaskSwitchContext+0xb0>)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6013      	str	r3, [r2, #0]
}
 8009986:	bf00      	nop
 8009988:	3714      	adds	r7, #20
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop
 8009994:	20002bb4 	.word	0x20002bb4
 8009998:	20002ba0 	.word	0x20002ba0
 800999c:	20002b94 	.word	0x20002b94
 80099a0:	200026bc 	.word	0x200026bc
 80099a4:	200026b8 	.word	0x200026b8

080099a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10a      	bne.n	80099ce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80099b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099bc:	f383 8811 	msr	BASEPRI, r3
 80099c0:	f3bf 8f6f 	isb	sy
 80099c4:	f3bf 8f4f 	dsb	sy
 80099c8:	60fb      	str	r3, [r7, #12]
}
 80099ca:	bf00      	nop
 80099cc:	e7fe      	b.n	80099cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099ce:	4b07      	ldr	r3, [pc, #28]	; (80099ec <vTaskPlaceOnEventList+0x44>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	3318      	adds	r3, #24
 80099d4:	4619      	mov	r1, r3
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7fe fe87 	bl	80086ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80099dc:	2101      	movs	r1, #1
 80099de:	6838      	ldr	r0, [r7, #0]
 80099e0:	f000 fa7c 	bl	8009edc <prvAddCurrentTaskToDelayedList>
}
 80099e4:	bf00      	nop
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	200026b8 	.word	0x200026b8

080099f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d10a      	bne.n	8009a18 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	617b      	str	r3, [r7, #20]
}
 8009a14:	bf00      	nop
 8009a16:	e7fe      	b.n	8009a16 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a18:	4b0a      	ldr	r3, [pc, #40]	; (8009a44 <vTaskPlaceOnEventListRestricted+0x54>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	3318      	adds	r3, #24
 8009a1e:	4619      	mov	r1, r3
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f7fe fe3e 	bl	80086a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a30:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009a32:	6879      	ldr	r1, [r7, #4]
 8009a34:	68b8      	ldr	r0, [r7, #8]
 8009a36:	f000 fa51 	bl	8009edc <prvAddCurrentTaskToDelayedList>
	}
 8009a3a:	bf00      	nop
 8009a3c:	3718      	adds	r7, #24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	200026b8 	.word	0x200026b8

08009a48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d10a      	bne.n	8009a74 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a62:	f383 8811 	msr	BASEPRI, r3
 8009a66:	f3bf 8f6f 	isb	sy
 8009a6a:	f3bf 8f4f 	dsb	sy
 8009a6e:	60fb      	str	r3, [r7, #12]
}
 8009a70:	bf00      	nop
 8009a72:	e7fe      	b.n	8009a72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	3318      	adds	r3, #24
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f7fe fe6f 	bl	800875c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a7e:	4b1e      	ldr	r3, [pc, #120]	; (8009af8 <xTaskRemoveFromEventList+0xb0>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d11d      	bne.n	8009ac2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	3304      	adds	r3, #4
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7fe fe66 	bl	800875c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a94:	4b19      	ldr	r3, [pc, #100]	; (8009afc <xTaskRemoveFromEventList+0xb4>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d903      	bls.n	8009aa4 <xTaskRemoveFromEventList+0x5c>
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa0:	4a16      	ldr	r2, [pc, #88]	; (8009afc <xTaskRemoveFromEventList+0xb4>)
 8009aa2:	6013      	str	r3, [r2, #0]
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aa8:	4613      	mov	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	4413      	add	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4a13      	ldr	r2, [pc, #76]	; (8009b00 <xTaskRemoveFromEventList+0xb8>)
 8009ab2:	441a      	add	r2, r3
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4610      	mov	r0, r2
 8009abc:	f7fe fdf1 	bl	80086a2 <vListInsertEnd>
 8009ac0:	e005      	b.n	8009ace <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	3318      	adds	r3, #24
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	480e      	ldr	r0, [pc, #56]	; (8009b04 <xTaskRemoveFromEventList+0xbc>)
 8009aca:	f7fe fdea 	bl	80086a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad2:	4b0d      	ldr	r3, [pc, #52]	; (8009b08 <xTaskRemoveFromEventList+0xc0>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d905      	bls.n	8009ae8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009adc:	2301      	movs	r3, #1
 8009ade:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ae0:	4b0a      	ldr	r3, [pc, #40]	; (8009b0c <xTaskRemoveFromEventList+0xc4>)
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	601a      	str	r2, [r3, #0]
 8009ae6:	e001      	b.n	8009aec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009aec:	697b      	ldr	r3, [r7, #20]
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3718      	adds	r7, #24
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	20002bb4 	.word	0x20002bb4
 8009afc:	20002b94 	.word	0x20002b94
 8009b00:	200026bc 	.word	0x200026bc
 8009b04:	20002b4c 	.word	0x20002b4c
 8009b08:	200026b8 	.word	0x200026b8
 8009b0c:	20002ba0 	.word	0x20002ba0

08009b10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009b18:	4b06      	ldr	r3, [pc, #24]	; (8009b34 <vTaskInternalSetTimeOutState+0x24>)
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009b20:	4b05      	ldr	r3, [pc, #20]	; (8009b38 <vTaskInternalSetTimeOutState+0x28>)
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	605a      	str	r2, [r3, #4]
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr
 8009b34:	20002ba4 	.word	0x20002ba4
 8009b38:	20002b90 	.word	0x20002b90

08009b3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b088      	sub	sp, #32
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10a      	bne.n	8009b62 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	613b      	str	r3, [r7, #16]
}
 8009b5e:	bf00      	nop
 8009b60:	e7fe      	b.n	8009b60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d10a      	bne.n	8009b7e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b6c:	f383 8811 	msr	BASEPRI, r3
 8009b70:	f3bf 8f6f 	isb	sy
 8009b74:	f3bf 8f4f 	dsb	sy
 8009b78:	60fb      	str	r3, [r7, #12]
}
 8009b7a:	bf00      	nop
 8009b7c:	e7fe      	b.n	8009b7c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009b7e:	f000 fe79 	bl	800a874 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009b82:	4b1d      	ldr	r3, [pc, #116]	; (8009bf8 <xTaskCheckForTimeOut+0xbc>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	69ba      	ldr	r2, [r7, #24]
 8009b8e:	1ad3      	subs	r3, r2, r3
 8009b90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b9a:	d102      	bne.n	8009ba2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	61fb      	str	r3, [r7, #28]
 8009ba0:	e023      	b.n	8009bea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	4b15      	ldr	r3, [pc, #84]	; (8009bfc <xTaskCheckForTimeOut+0xc0>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d007      	beq.n	8009bbe <xTaskCheckForTimeOut+0x82>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	69ba      	ldr	r2, [r7, #24]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d302      	bcc.n	8009bbe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	61fb      	str	r3, [r7, #28]
 8009bbc:	e015      	b.n	8009bea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d20b      	bcs.n	8009be0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	1ad2      	subs	r2, r2, r3
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f7ff ff9b 	bl	8009b10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	61fb      	str	r3, [r7, #28]
 8009bde:	e004      	b.n	8009bea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009be6:	2301      	movs	r3, #1
 8009be8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009bea:	f000 fe73 	bl	800a8d4 <vPortExitCritical>

	return xReturn;
 8009bee:	69fb      	ldr	r3, [r7, #28]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3720      	adds	r7, #32
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	20002b90 	.word	0x20002b90
 8009bfc:	20002ba4 	.word	0x20002ba4

08009c00 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009c00:	b480      	push	{r7}
 8009c02:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009c04:	4b03      	ldr	r3, [pc, #12]	; (8009c14 <vTaskMissedYield+0x14>)
 8009c06:	2201      	movs	r2, #1
 8009c08:	601a      	str	r2, [r3, #0]
}
 8009c0a:	bf00      	nop
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr
 8009c14:	20002ba0 	.word	0x20002ba0

08009c18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009c20:	f000 f852 	bl	8009cc8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c24:	4b06      	ldr	r3, [pc, #24]	; (8009c40 <prvIdleTask+0x28>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d9f9      	bls.n	8009c20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009c2c:	4b05      	ldr	r3, [pc, #20]	; (8009c44 <prvIdleTask+0x2c>)
 8009c2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c32:	601a      	str	r2, [r3, #0]
 8009c34:	f3bf 8f4f 	dsb	sy
 8009c38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009c3c:	e7f0      	b.n	8009c20 <prvIdleTask+0x8>
 8009c3e:	bf00      	nop
 8009c40:	200026bc 	.word	0x200026bc
 8009c44:	e000ed04 	.word	0xe000ed04

08009c48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c4e:	2300      	movs	r3, #0
 8009c50:	607b      	str	r3, [r7, #4]
 8009c52:	e00c      	b.n	8009c6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009c54:	687a      	ldr	r2, [r7, #4]
 8009c56:	4613      	mov	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	4413      	add	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4a12      	ldr	r2, [pc, #72]	; (8009ca8 <prvInitialiseTaskLists+0x60>)
 8009c60:	4413      	add	r3, r2
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7fe fcf0 	bl	8008648 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	607b      	str	r3, [r7, #4]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2b37      	cmp	r3, #55	; 0x37
 8009c72:	d9ef      	bls.n	8009c54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009c74:	480d      	ldr	r0, [pc, #52]	; (8009cac <prvInitialiseTaskLists+0x64>)
 8009c76:	f7fe fce7 	bl	8008648 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c7a:	480d      	ldr	r0, [pc, #52]	; (8009cb0 <prvInitialiseTaskLists+0x68>)
 8009c7c:	f7fe fce4 	bl	8008648 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c80:	480c      	ldr	r0, [pc, #48]	; (8009cb4 <prvInitialiseTaskLists+0x6c>)
 8009c82:	f7fe fce1 	bl	8008648 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009c86:	480c      	ldr	r0, [pc, #48]	; (8009cb8 <prvInitialiseTaskLists+0x70>)
 8009c88:	f7fe fcde 	bl	8008648 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c8c:	480b      	ldr	r0, [pc, #44]	; (8009cbc <prvInitialiseTaskLists+0x74>)
 8009c8e:	f7fe fcdb 	bl	8008648 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c92:	4b0b      	ldr	r3, [pc, #44]	; (8009cc0 <prvInitialiseTaskLists+0x78>)
 8009c94:	4a05      	ldr	r2, [pc, #20]	; (8009cac <prvInitialiseTaskLists+0x64>)
 8009c96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c98:	4b0a      	ldr	r3, [pc, #40]	; (8009cc4 <prvInitialiseTaskLists+0x7c>)
 8009c9a:	4a05      	ldr	r2, [pc, #20]	; (8009cb0 <prvInitialiseTaskLists+0x68>)
 8009c9c:	601a      	str	r2, [r3, #0]
}
 8009c9e:	bf00      	nop
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	200026bc 	.word	0x200026bc
 8009cac:	20002b1c 	.word	0x20002b1c
 8009cb0:	20002b30 	.word	0x20002b30
 8009cb4:	20002b4c 	.word	0x20002b4c
 8009cb8:	20002b60 	.word	0x20002b60
 8009cbc:	20002b78 	.word	0x20002b78
 8009cc0:	20002b44 	.word	0x20002b44
 8009cc4:	20002b48 	.word	0x20002b48

08009cc8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009cce:	e019      	b.n	8009d04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009cd0:	f000 fdd0 	bl	800a874 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cd4:	4b10      	ldr	r3, [pc, #64]	; (8009d18 <prvCheckTasksWaitingTermination+0x50>)
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	3304      	adds	r3, #4
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7fe fd3b 	bl	800875c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009ce6:	4b0d      	ldr	r3, [pc, #52]	; (8009d1c <prvCheckTasksWaitingTermination+0x54>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	3b01      	subs	r3, #1
 8009cec:	4a0b      	ldr	r2, [pc, #44]	; (8009d1c <prvCheckTasksWaitingTermination+0x54>)
 8009cee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009cf0:	4b0b      	ldr	r3, [pc, #44]	; (8009d20 <prvCheckTasksWaitingTermination+0x58>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	4a0a      	ldr	r2, [pc, #40]	; (8009d20 <prvCheckTasksWaitingTermination+0x58>)
 8009cf8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009cfa:	f000 fdeb 	bl	800a8d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f810 	bl	8009d24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d04:	4b06      	ldr	r3, [pc, #24]	; (8009d20 <prvCheckTasksWaitingTermination+0x58>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1e1      	bne.n	8009cd0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
 8009d10:	3708      	adds	r7, #8
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	20002b60 	.word	0x20002b60
 8009d1c:	20002b8c 	.word	0x20002b8c
 8009d20:	20002b74 	.word	0x20002b74

08009d24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d108      	bne.n	8009d48 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f000 ff88 	bl	800ac50 <vPortFree>
				vPortFree( pxTCB );
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 ff85 	bl	800ac50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009d46:	e018      	b.n	8009d7a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d103      	bne.n	8009d5a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 ff7c 	bl	800ac50 <vPortFree>
	}
 8009d58:	e00f      	b.n	8009d7a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	d00a      	beq.n	8009d7a <prvDeleteTCB+0x56>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	60fb      	str	r3, [r7, #12]
}
 8009d76:	bf00      	nop
 8009d78:	e7fe      	b.n	8009d78 <prvDeleteTCB+0x54>
	}
 8009d7a:	bf00      	nop
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
	...

08009d84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d8a:	4b0c      	ldr	r3, [pc, #48]	; (8009dbc <prvResetNextTaskUnblockTime+0x38>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d104      	bne.n	8009d9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d94:	4b0a      	ldr	r3, [pc, #40]	; (8009dc0 <prvResetNextTaskUnblockTime+0x3c>)
 8009d96:	f04f 32ff 	mov.w	r2, #4294967295
 8009d9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009d9c:	e008      	b.n	8009db0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d9e:	4b07      	ldr	r3, [pc, #28]	; (8009dbc <prvResetNextTaskUnblockTime+0x38>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	4a04      	ldr	r2, [pc, #16]	; (8009dc0 <prvResetNextTaskUnblockTime+0x3c>)
 8009dae:	6013      	str	r3, [r2, #0]
}
 8009db0:	bf00      	nop
 8009db2:	370c      	adds	r7, #12
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	20002b44 	.word	0x20002b44
 8009dc0:	20002bac 	.word	0x20002bac

08009dc4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009dca:	4b0b      	ldr	r3, [pc, #44]	; (8009df8 <xTaskGetSchedulerState+0x34>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d102      	bne.n	8009dd8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	607b      	str	r3, [r7, #4]
 8009dd6:	e008      	b.n	8009dea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dd8:	4b08      	ldr	r3, [pc, #32]	; (8009dfc <xTaskGetSchedulerState+0x38>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d102      	bne.n	8009de6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009de0:	2302      	movs	r3, #2
 8009de2:	607b      	str	r3, [r7, #4]
 8009de4:	e001      	b.n	8009dea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009de6:	2300      	movs	r3, #0
 8009de8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009dea:	687b      	ldr	r3, [r7, #4]
	}
 8009dec:	4618      	mov	r0, r3
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr
 8009df8:	20002b98 	.word	0x20002b98
 8009dfc:	20002bb4 	.word	0x20002bb4

08009e00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d056      	beq.n	8009ec4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009e16:	4b2e      	ldr	r3, [pc, #184]	; (8009ed0 <xTaskPriorityDisinherit+0xd0>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d00a      	beq.n	8009e36 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	60fb      	str	r3, [r7, #12]
}
 8009e32:	bf00      	nop
 8009e34:	e7fe      	b.n	8009e34 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d10a      	bne.n	8009e54 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	60bb      	str	r3, [r7, #8]
}
 8009e50:	bf00      	nop
 8009e52:	e7fe      	b.n	8009e52 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e58:	1e5a      	subs	r2, r3, #1
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d02c      	beq.n	8009ec4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d128      	bne.n	8009ec4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	3304      	adds	r3, #4
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7fe fc70 	bl	800875c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e88:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e94:	4b0f      	ldr	r3, [pc, #60]	; (8009ed4 <xTaskPriorityDisinherit+0xd4>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d903      	bls.n	8009ea4 <xTaskPriorityDisinherit+0xa4>
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea0:	4a0c      	ldr	r2, [pc, #48]	; (8009ed4 <xTaskPriorityDisinherit+0xd4>)
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ea8:	4613      	mov	r3, r2
 8009eaa:	009b      	lsls	r3, r3, #2
 8009eac:	4413      	add	r3, r2
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4a09      	ldr	r2, [pc, #36]	; (8009ed8 <xTaskPriorityDisinherit+0xd8>)
 8009eb2:	441a      	add	r2, r3
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	3304      	adds	r3, #4
 8009eb8:	4619      	mov	r1, r3
 8009eba:	4610      	mov	r0, r2
 8009ebc:	f7fe fbf1 	bl	80086a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ec4:	697b      	ldr	r3, [r7, #20]
	}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3718      	adds	r7, #24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	200026b8 	.word	0x200026b8
 8009ed4:	20002b94 	.word	0x20002b94
 8009ed8:	200026bc 	.word	0x200026bc

08009edc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009ee6:	4b21      	ldr	r3, [pc, #132]	; (8009f6c <prvAddCurrentTaskToDelayedList+0x90>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009eec:	4b20      	ldr	r3, [pc, #128]	; (8009f70 <prvAddCurrentTaskToDelayedList+0x94>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3304      	adds	r3, #4
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7fe fc32 	bl	800875c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009efe:	d10a      	bne.n	8009f16 <prvAddCurrentTaskToDelayedList+0x3a>
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d007      	beq.n	8009f16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f06:	4b1a      	ldr	r3, [pc, #104]	; (8009f70 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	4819      	ldr	r0, [pc, #100]	; (8009f74 <prvAddCurrentTaskToDelayedList+0x98>)
 8009f10:	f7fe fbc7 	bl	80086a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009f14:	e026      	b.n	8009f64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	4413      	add	r3, r2
 8009f1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009f1e:	4b14      	ldr	r3, [pc, #80]	; (8009f70 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009f26:	68ba      	ldr	r2, [r7, #8]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d209      	bcs.n	8009f42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f2e:	4b12      	ldr	r3, [pc, #72]	; (8009f78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009f30:	681a      	ldr	r2, [r3, #0]
 8009f32:	4b0f      	ldr	r3, [pc, #60]	; (8009f70 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	3304      	adds	r3, #4
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4610      	mov	r0, r2
 8009f3c:	f7fe fbd5 	bl	80086ea <vListInsert>
}
 8009f40:	e010      	b.n	8009f64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f42:	4b0e      	ldr	r3, [pc, #56]	; (8009f7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	4b0a      	ldr	r3, [pc, #40]	; (8009f70 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	4610      	mov	r0, r2
 8009f50:	f7fe fbcb 	bl	80086ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f54:	4b0a      	ldr	r3, [pc, #40]	; (8009f80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d202      	bcs.n	8009f64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009f5e:	4a08      	ldr	r2, [pc, #32]	; (8009f80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	6013      	str	r3, [r2, #0]
}
 8009f64:	bf00      	nop
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	20002b90 	.word	0x20002b90
 8009f70:	200026b8 	.word	0x200026b8
 8009f74:	20002b78 	.word	0x20002b78
 8009f78:	20002b48 	.word	0x20002b48
 8009f7c:	20002b44 	.word	0x20002b44
 8009f80:	20002bac 	.word	0x20002bac

08009f84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b08a      	sub	sp, #40	; 0x28
 8009f88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009f8e:	f000 fb07 	bl	800a5a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009f92:	4b1c      	ldr	r3, [pc, #112]	; (800a004 <xTimerCreateTimerTask+0x80>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d021      	beq.n	8009fde <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009fa2:	1d3a      	adds	r2, r7, #4
 8009fa4:	f107 0108 	add.w	r1, r7, #8
 8009fa8:	f107 030c 	add.w	r3, r7, #12
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7fe fb31 	bl	8008614 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009fb2:	6879      	ldr	r1, [r7, #4]
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	68fa      	ldr	r2, [r7, #12]
 8009fb8:	9202      	str	r2, [sp, #8]
 8009fba:	9301      	str	r3, [sp, #4]
 8009fbc:	2302      	movs	r3, #2
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	460a      	mov	r2, r1
 8009fc4:	4910      	ldr	r1, [pc, #64]	; (800a008 <xTimerCreateTimerTask+0x84>)
 8009fc6:	4811      	ldr	r0, [pc, #68]	; (800a00c <xTimerCreateTimerTask+0x88>)
 8009fc8:	f7ff f8de 	bl	8009188 <xTaskCreateStatic>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	4a10      	ldr	r2, [pc, #64]	; (800a010 <xTimerCreateTimerTask+0x8c>)
 8009fd0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009fd2:	4b0f      	ldr	r3, [pc, #60]	; (800a010 <xTimerCreateTimerTask+0x8c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d10a      	bne.n	8009ffa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe8:	f383 8811 	msr	BASEPRI, r3
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	613b      	str	r3, [r7, #16]
}
 8009ff6:	bf00      	nop
 8009ff8:	e7fe      	b.n	8009ff8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009ffa:	697b      	ldr	r3, [r7, #20]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	20002be8 	.word	0x20002be8
 800a008:	0800af90 	.word	0x0800af90
 800a00c:	0800a149 	.word	0x0800a149
 800a010:	20002bec 	.word	0x20002bec

0800a014 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b08a      	sub	sp, #40	; 0x28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
 800a020:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a022:	2300      	movs	r3, #0
 800a024:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10a      	bne.n	800a042 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a02c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a030:	f383 8811 	msr	BASEPRI, r3
 800a034:	f3bf 8f6f 	isb	sy
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	623b      	str	r3, [r7, #32]
}
 800a03e:	bf00      	nop
 800a040:	e7fe      	b.n	800a040 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a042:	4b1a      	ldr	r3, [pc, #104]	; (800a0ac <xTimerGenericCommand+0x98>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d02a      	beq.n	800a0a0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	2b05      	cmp	r3, #5
 800a05a:	dc18      	bgt.n	800a08e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a05c:	f7ff feb2 	bl	8009dc4 <xTaskGetSchedulerState>
 800a060:	4603      	mov	r3, r0
 800a062:	2b02      	cmp	r3, #2
 800a064:	d109      	bne.n	800a07a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a066:	4b11      	ldr	r3, [pc, #68]	; (800a0ac <xTimerGenericCommand+0x98>)
 800a068:	6818      	ldr	r0, [r3, #0]
 800a06a:	f107 0110 	add.w	r1, r7, #16
 800a06e:	2300      	movs	r3, #0
 800a070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a072:	f7fe fca1 	bl	80089b8 <xQueueGenericSend>
 800a076:	6278      	str	r0, [r7, #36]	; 0x24
 800a078:	e012      	b.n	800a0a0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a07a:	4b0c      	ldr	r3, [pc, #48]	; (800a0ac <xTimerGenericCommand+0x98>)
 800a07c:	6818      	ldr	r0, [r3, #0]
 800a07e:	f107 0110 	add.w	r1, r7, #16
 800a082:	2300      	movs	r3, #0
 800a084:	2200      	movs	r2, #0
 800a086:	f7fe fc97 	bl	80089b8 <xQueueGenericSend>
 800a08a:	6278      	str	r0, [r7, #36]	; 0x24
 800a08c:	e008      	b.n	800a0a0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a08e:	4b07      	ldr	r3, [pc, #28]	; (800a0ac <xTimerGenericCommand+0x98>)
 800a090:	6818      	ldr	r0, [r3, #0]
 800a092:	f107 0110 	add.w	r1, r7, #16
 800a096:	2300      	movs	r3, #0
 800a098:	683a      	ldr	r2, [r7, #0]
 800a09a:	f7fe fd8b 	bl	8008bb4 <xQueueGenericSendFromISR>
 800a09e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3728      	adds	r7, #40	; 0x28
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20002be8 	.word	0x20002be8

0800a0b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b088      	sub	sp, #32
 800a0b4:	af02      	add	r7, sp, #8
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ba:	4b22      	ldr	r3, [pc, #136]	; (800a144 <prvProcessExpiredTimer+0x94>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68db      	ldr	r3, [r3, #12]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	3304      	adds	r3, #4
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f7fe fb47 	bl	800875c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0d4:	f003 0304 	and.w	r3, r3, #4
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d022      	beq.n	800a122 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	699a      	ldr	r2, [r3, #24]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	18d1      	adds	r1, r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	6978      	ldr	r0, [r7, #20]
 800a0ea:	f000 f8d1 	bl	800a290 <prvInsertTimerInActiveList>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d01f      	beq.n	800a134 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	9300      	str	r3, [sp, #0]
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	6978      	ldr	r0, [r7, #20]
 800a100:	f7ff ff88 	bl	800a014 <xTimerGenericCommand>
 800a104:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d113      	bne.n	800a134 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a110:	f383 8811 	msr	BASEPRI, r3
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	60fb      	str	r3, [r7, #12]
}
 800a11e:	bf00      	nop
 800a120:	e7fe      	b.n	800a120 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a128:	f023 0301 	bic.w	r3, r3, #1
 800a12c:	b2da      	uxtb	r2, r3
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	6a1b      	ldr	r3, [r3, #32]
 800a138:	6978      	ldr	r0, [r7, #20]
 800a13a:	4798      	blx	r3
}
 800a13c:	bf00      	nop
 800a13e:	3718      	adds	r7, #24
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	20002be0 	.word	0x20002be0

0800a148 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a150:	f107 0308 	add.w	r3, r7, #8
 800a154:	4618      	mov	r0, r3
 800a156:	f000 f857 	bl	800a208 <prvGetNextExpireTime>
 800a15a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	4619      	mov	r1, r3
 800a160:	68f8      	ldr	r0, [r7, #12]
 800a162:	f000 f803 	bl	800a16c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a166:	f000 f8d5 	bl	800a314 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a16a:	e7f1      	b.n	800a150 <prvTimerTask+0x8>

0800a16c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a176:	f7ff fa43 	bl	8009600 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a17a:	f107 0308 	add.w	r3, r7, #8
 800a17e:	4618      	mov	r0, r3
 800a180:	f000 f866 	bl	800a250 <prvSampleTimeNow>
 800a184:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d130      	bne.n	800a1ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d10a      	bne.n	800a1a8 <prvProcessTimerOrBlockTask+0x3c>
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	429a      	cmp	r2, r3
 800a198:	d806      	bhi.n	800a1a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a19a:	f7ff fa3f 	bl	800961c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a19e:	68f9      	ldr	r1, [r7, #12]
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7ff ff85 	bl	800a0b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a1a6:	e024      	b.n	800a1f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d008      	beq.n	800a1c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a1ae:	4b13      	ldr	r3, [pc, #76]	; (800a1fc <prvProcessTimerOrBlockTask+0x90>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d101      	bne.n	800a1bc <prvProcessTimerOrBlockTask+0x50>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e000      	b.n	800a1be <prvProcessTimerOrBlockTask+0x52>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a1c0:	4b0f      	ldr	r3, [pc, #60]	; (800a200 <prvProcessTimerOrBlockTask+0x94>)
 800a1c2:	6818      	ldr	r0, [r3, #0]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	f7fe ffa7 	bl	8009120 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a1d2:	f7ff fa23 	bl	800961c <xTaskResumeAll>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10a      	bne.n	800a1f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a1dc:	4b09      	ldr	r3, [pc, #36]	; (800a204 <prvProcessTimerOrBlockTask+0x98>)
 800a1de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1e2:	601a      	str	r2, [r3, #0]
 800a1e4:	f3bf 8f4f 	dsb	sy
 800a1e8:	f3bf 8f6f 	isb	sy
}
 800a1ec:	e001      	b.n	800a1f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a1ee:	f7ff fa15 	bl	800961c <xTaskResumeAll>
}
 800a1f2:	bf00      	nop
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20002be4 	.word	0x20002be4
 800a200:	20002be8 	.word	0x20002be8
 800a204:	e000ed04 	.word	0xe000ed04

0800a208 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a208:	b480      	push	{r7}
 800a20a:	b085      	sub	sp, #20
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a210:	4b0e      	ldr	r3, [pc, #56]	; (800a24c <prvGetNextExpireTime+0x44>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d101      	bne.n	800a21e <prvGetNextExpireTime+0x16>
 800a21a:	2201      	movs	r2, #1
 800a21c:	e000      	b.n	800a220 <prvGetNextExpireTime+0x18>
 800a21e:	2200      	movs	r2, #0
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d105      	bne.n	800a238 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a22c:	4b07      	ldr	r3, [pc, #28]	; (800a24c <prvGetNextExpireTime+0x44>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	68db      	ldr	r3, [r3, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	60fb      	str	r3, [r7, #12]
 800a236:	e001      	b.n	800a23c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a23c:	68fb      	ldr	r3, [r7, #12]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3714      	adds	r7, #20
 800a242:	46bd      	mov	sp, r7
 800a244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a248:	4770      	bx	lr
 800a24a:	bf00      	nop
 800a24c:	20002be0 	.word	0x20002be0

0800a250 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a258:	f7ff fa7e 	bl	8009758 <xTaskGetTickCount>
 800a25c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a25e:	4b0b      	ldr	r3, [pc, #44]	; (800a28c <prvSampleTimeNow+0x3c>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	429a      	cmp	r2, r3
 800a266:	d205      	bcs.n	800a274 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a268:	f000 f936 	bl	800a4d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2201      	movs	r2, #1
 800a270:	601a      	str	r2, [r3, #0]
 800a272:	e002      	b.n	800a27a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2200      	movs	r2, #0
 800a278:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a27a:	4a04      	ldr	r2, [pc, #16]	; (800a28c <prvSampleTimeNow+0x3c>)
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a280:	68fb      	ldr	r3, [r7, #12]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20002bf0 	.word	0x20002bf0

0800a290 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b086      	sub	sp, #24
 800a294:	af00      	add	r7, sp, #0
 800a296:	60f8      	str	r0, [r7, #12]
 800a298:	60b9      	str	r1, [r7, #8]
 800a29a:	607a      	str	r2, [r7, #4]
 800a29c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	68ba      	ldr	r2, [r7, #8]
 800a2a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d812      	bhi.n	800a2dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	1ad2      	subs	r2, r2, r3
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d302      	bcc.n	800a2ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	617b      	str	r3, [r7, #20]
 800a2c8:	e01b      	b.n	800a302 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a2ca:	4b10      	ldr	r3, [pc, #64]	; (800a30c <prvInsertTimerInActiveList+0x7c>)
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	f7fe fa08 	bl	80086ea <vListInsert>
 800a2da:	e012      	b.n	800a302 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a2dc:	687a      	ldr	r2, [r7, #4]
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d206      	bcs.n	800a2f2 <prvInsertTimerInActiveList+0x62>
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d302      	bcc.n	800a2f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	617b      	str	r3, [r7, #20]
 800a2f0:	e007      	b.n	800a302 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2f2:	4b07      	ldr	r3, [pc, #28]	; (800a310 <prvInsertTimerInActiveList+0x80>)
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	f7fe f9f4 	bl	80086ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a302:	697b      	ldr	r3, [r7, #20]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3718      	adds	r7, #24
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20002be4 	.word	0x20002be4
 800a310:	20002be0 	.word	0x20002be0

0800a314 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b08e      	sub	sp, #56	; 0x38
 800a318:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a31a:	e0ca      	b.n	800a4b2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	da18      	bge.n	800a354 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a322:	1d3b      	adds	r3, r7, #4
 800a324:	3304      	adds	r3, #4
 800a326:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d10a      	bne.n	800a344 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a332:	f383 8811 	msr	BASEPRI, r3
 800a336:	f3bf 8f6f 	isb	sy
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	61fb      	str	r3, [r7, #28]
}
 800a340:	bf00      	nop
 800a342:	e7fe      	b.n	800a342 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a34a:	6850      	ldr	r0, [r2, #4]
 800a34c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a34e:	6892      	ldr	r2, [r2, #8]
 800a350:	4611      	mov	r1, r2
 800a352:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	f2c0 80aa 	blt.w	800a4b0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a362:	695b      	ldr	r3, [r3, #20]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d004      	beq.n	800a372 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36a:	3304      	adds	r3, #4
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7fe f9f5 	bl	800875c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a372:	463b      	mov	r3, r7
 800a374:	4618      	mov	r0, r3
 800a376:	f7ff ff6b 	bl	800a250 <prvSampleTimeNow>
 800a37a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b09      	cmp	r3, #9
 800a380:	f200 8097 	bhi.w	800a4b2 <prvProcessReceivedCommands+0x19e>
 800a384:	a201      	add	r2, pc, #4	; (adr r2, 800a38c <prvProcessReceivedCommands+0x78>)
 800a386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a38a:	bf00      	nop
 800a38c:	0800a3b5 	.word	0x0800a3b5
 800a390:	0800a3b5 	.word	0x0800a3b5
 800a394:	0800a3b5 	.word	0x0800a3b5
 800a398:	0800a429 	.word	0x0800a429
 800a39c:	0800a43d 	.word	0x0800a43d
 800a3a0:	0800a487 	.word	0x0800a487
 800a3a4:	0800a3b5 	.word	0x0800a3b5
 800a3a8:	0800a3b5 	.word	0x0800a3b5
 800a3ac:	0800a429 	.word	0x0800a429
 800a3b0:	0800a43d 	.word	0x0800a43d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3ba:	f043 0301 	orr.w	r3, r3, #1
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3c6:	68ba      	ldr	r2, [r7, #8]
 800a3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	18d1      	adds	r1, r2, r3
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3d4:	f7ff ff5c 	bl	800a290 <prvInsertTimerInActiveList>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d069      	beq.n	800a4b2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a3e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3ec:	f003 0304 	and.w	r3, r3, #4
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d05e      	beq.n	800a4b2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a3f4:	68ba      	ldr	r2, [r7, #8]
 800a3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	441a      	add	r2, r3
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	2300      	movs	r3, #0
 800a402:	2100      	movs	r1, #0
 800a404:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a406:	f7ff fe05 	bl	800a014 <xTimerGenericCommand>
 800a40a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a40c:	6a3b      	ldr	r3, [r7, #32]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d14f      	bne.n	800a4b2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	61bb      	str	r3, [r7, #24]
}
 800a424:	bf00      	nop
 800a426:	e7fe      	b.n	800a426 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a42e:	f023 0301 	bic.w	r3, r3, #1
 800a432:	b2da      	uxtb	r2, r3
 800a434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a436:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a43a:	e03a      	b.n	800a4b2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a43e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a442:	f043 0301 	orr.w	r3, r3, #1
 800a446:	b2da      	uxtb	r2, r3
 800a448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a44a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a452:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10a      	bne.n	800a472 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	617b      	str	r3, [r7, #20]
}
 800a46e:	bf00      	nop
 800a470:	e7fe      	b.n	800a470 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a474:	699a      	ldr	r2, [r3, #24]
 800a476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a478:	18d1      	adds	r1, r2, r3
 800a47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a47e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a480:	f7ff ff06 	bl	800a290 <prvInsertTimerInActiveList>
					break;
 800a484:	e015      	b.n	800a4b2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a488:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a48c:	f003 0302 	and.w	r3, r3, #2
 800a490:	2b00      	cmp	r3, #0
 800a492:	d103      	bne.n	800a49c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a496:	f000 fbdb 	bl	800ac50 <vPortFree>
 800a49a:	e00a      	b.n	800a4b2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a4a2:	f023 0301 	bic.w	r3, r3, #1
 800a4a6:	b2da      	uxtb	r2, r3
 800a4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a4ae:	e000      	b.n	800a4b2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a4b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a4b2:	4b08      	ldr	r3, [pc, #32]	; (800a4d4 <prvProcessReceivedCommands+0x1c0>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	1d39      	adds	r1, r7, #4
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7fe fc16 	bl	8008cec <xQueueReceive>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	f47f af2a 	bne.w	800a31c <prvProcessReceivedCommands+0x8>
	}
}
 800a4c8:	bf00      	nop
 800a4ca:	bf00      	nop
 800a4cc:	3730      	adds	r7, #48	; 0x30
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}
 800a4d2:	bf00      	nop
 800a4d4:	20002be8 	.word	0x20002be8

0800a4d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b088      	sub	sp, #32
 800a4dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4de:	e048      	b.n	800a572 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4e0:	4b2d      	ldr	r3, [pc, #180]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ea:	4b2b      	ldr	r3, [pc, #172]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	68db      	ldr	r3, [r3, #12]
 800a4f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	3304      	adds	r3, #4
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f7fe f92f 	bl	800875c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	6a1b      	ldr	r3, [r3, #32]
 800a502:	68f8      	ldr	r0, [r7, #12]
 800a504:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a50c:	f003 0304 	and.w	r3, r3, #4
 800a510:	2b00      	cmp	r3, #0
 800a512:	d02e      	beq.n	800a572 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	699b      	ldr	r3, [r3, #24]
 800a518:	693a      	ldr	r2, [r7, #16]
 800a51a:	4413      	add	r3, r2
 800a51c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	429a      	cmp	r2, r3
 800a524:	d90e      	bls.n	800a544 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a532:	4b19      	ldr	r3, [pc, #100]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	3304      	adds	r3, #4
 800a53a:	4619      	mov	r1, r3
 800a53c:	4610      	mov	r0, r2
 800a53e:	f7fe f8d4 	bl	80086ea <vListInsert>
 800a542:	e016      	b.n	800a572 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a544:	2300      	movs	r3, #0
 800a546:	9300      	str	r3, [sp, #0]
 800a548:	2300      	movs	r3, #0
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	2100      	movs	r1, #0
 800a54e:	68f8      	ldr	r0, [r7, #12]
 800a550:	f7ff fd60 	bl	800a014 <xTimerGenericCommand>
 800a554:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d10a      	bne.n	800a572 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a560:	f383 8811 	msr	BASEPRI, r3
 800a564:	f3bf 8f6f 	isb	sy
 800a568:	f3bf 8f4f 	dsb	sy
 800a56c:	603b      	str	r3, [r7, #0]
}
 800a56e:	bf00      	nop
 800a570:	e7fe      	b.n	800a570 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a572:	4b09      	ldr	r3, [pc, #36]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d1b1      	bne.n	800a4e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a57c:	4b06      	ldr	r3, [pc, #24]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a582:	4b06      	ldr	r3, [pc, #24]	; (800a59c <prvSwitchTimerLists+0xc4>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a04      	ldr	r2, [pc, #16]	; (800a598 <prvSwitchTimerLists+0xc0>)
 800a588:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a58a:	4a04      	ldr	r2, [pc, #16]	; (800a59c <prvSwitchTimerLists+0xc4>)
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	6013      	str	r3, [r2, #0]
}
 800a590:	bf00      	nop
 800a592:	3718      	adds	r7, #24
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	20002be0 	.word	0x20002be0
 800a59c:	20002be4 	.word	0x20002be4

0800a5a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a5a6:	f000 f965 	bl	800a874 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a5aa:	4b15      	ldr	r3, [pc, #84]	; (800a600 <prvCheckForValidListAndQueue+0x60>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d120      	bne.n	800a5f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a5b2:	4814      	ldr	r0, [pc, #80]	; (800a604 <prvCheckForValidListAndQueue+0x64>)
 800a5b4:	f7fe f848 	bl	8008648 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a5b8:	4813      	ldr	r0, [pc, #76]	; (800a608 <prvCheckForValidListAndQueue+0x68>)
 800a5ba:	f7fe f845 	bl	8008648 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a5be:	4b13      	ldr	r3, [pc, #76]	; (800a60c <prvCheckForValidListAndQueue+0x6c>)
 800a5c0:	4a10      	ldr	r2, [pc, #64]	; (800a604 <prvCheckForValidListAndQueue+0x64>)
 800a5c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a5c4:	4b12      	ldr	r3, [pc, #72]	; (800a610 <prvCheckForValidListAndQueue+0x70>)
 800a5c6:	4a10      	ldr	r2, [pc, #64]	; (800a608 <prvCheckForValidListAndQueue+0x68>)
 800a5c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9300      	str	r3, [sp, #0]
 800a5ce:	4b11      	ldr	r3, [pc, #68]	; (800a614 <prvCheckForValidListAndQueue+0x74>)
 800a5d0:	4a11      	ldr	r2, [pc, #68]	; (800a618 <prvCheckForValidListAndQueue+0x78>)
 800a5d2:	2110      	movs	r1, #16
 800a5d4:	200a      	movs	r0, #10
 800a5d6:	f7fe f953 	bl	8008880 <xQueueGenericCreateStatic>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	4a08      	ldr	r2, [pc, #32]	; (800a600 <prvCheckForValidListAndQueue+0x60>)
 800a5de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a5e0:	4b07      	ldr	r3, [pc, #28]	; (800a600 <prvCheckForValidListAndQueue+0x60>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d005      	beq.n	800a5f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a5e8:	4b05      	ldr	r3, [pc, #20]	; (800a600 <prvCheckForValidListAndQueue+0x60>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	490b      	ldr	r1, [pc, #44]	; (800a61c <prvCheckForValidListAndQueue+0x7c>)
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f7fe fd6c 	bl	80090cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5f4:	f000 f96e 	bl	800a8d4 <vPortExitCritical>
}
 800a5f8:	bf00      	nop
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	20002be8 	.word	0x20002be8
 800a604:	20002bb8 	.word	0x20002bb8
 800a608:	20002bcc 	.word	0x20002bcc
 800a60c:	20002be0 	.word	0x20002be0
 800a610:	20002be4 	.word	0x20002be4
 800a614:	20002c94 	.word	0x20002c94
 800a618:	20002bf4 	.word	0x20002bf4
 800a61c:	0800af98 	.word	0x0800af98

0800a620 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a620:	b480      	push	{r7}
 800a622:	b085      	sub	sp, #20
 800a624:	af00      	add	r7, sp, #0
 800a626:	60f8      	str	r0, [r7, #12]
 800a628:	60b9      	str	r1, [r7, #8]
 800a62a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3b04      	subs	r3, #4
 800a630:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a638:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	3b04      	subs	r3, #4
 800a63e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	f023 0201 	bic.w	r2, r3, #1
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	3b04      	subs	r3, #4
 800a64e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a650:	4a0c      	ldr	r2, [pc, #48]	; (800a684 <pxPortInitialiseStack+0x64>)
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	3b14      	subs	r3, #20
 800a65a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	3b04      	subs	r3, #4
 800a666:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f06f 0202 	mvn.w	r2, #2
 800a66e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3b20      	subs	r3, #32
 800a674:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a676:	68fb      	ldr	r3, [r7, #12]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr
 800a684:	0800a689 	.word	0x0800a689

0800a688 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a68e:	2300      	movs	r3, #0
 800a690:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a692:	4b12      	ldr	r3, [pc, #72]	; (800a6dc <prvTaskExitError+0x54>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a69a:	d00a      	beq.n	800a6b2 <prvTaskExitError+0x2a>
	__asm volatile
 800a69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a0:	f383 8811 	msr	BASEPRI, r3
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	60fb      	str	r3, [r7, #12]
}
 800a6ae:	bf00      	nop
 800a6b0:	e7fe      	b.n	800a6b0 <prvTaskExitError+0x28>
	__asm volatile
 800a6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b6:	f383 8811 	msr	BASEPRI, r3
 800a6ba:	f3bf 8f6f 	isb	sy
 800a6be:	f3bf 8f4f 	dsb	sy
 800a6c2:	60bb      	str	r3, [r7, #8]
}
 800a6c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6c6:	bf00      	nop
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d0fc      	beq.n	800a6c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6ce:	bf00      	nop
 800a6d0:	bf00      	nop
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	2000002c 	.word	0x2000002c

0800a6e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a6e0:	4b07      	ldr	r3, [pc, #28]	; (800a700 <pxCurrentTCBConst2>)
 800a6e2:	6819      	ldr	r1, [r3, #0]
 800a6e4:	6808      	ldr	r0, [r1, #0]
 800a6e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ea:	f380 8809 	msr	PSP, r0
 800a6ee:	f3bf 8f6f 	isb	sy
 800a6f2:	f04f 0000 	mov.w	r0, #0
 800a6f6:	f380 8811 	msr	BASEPRI, r0
 800a6fa:	4770      	bx	lr
 800a6fc:	f3af 8000 	nop.w

0800a700 <pxCurrentTCBConst2>:
 800a700:	200026b8 	.word	0x200026b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop

0800a708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a708:	4808      	ldr	r0, [pc, #32]	; (800a72c <prvPortStartFirstTask+0x24>)
 800a70a:	6800      	ldr	r0, [r0, #0]
 800a70c:	6800      	ldr	r0, [r0, #0]
 800a70e:	f380 8808 	msr	MSP, r0
 800a712:	f04f 0000 	mov.w	r0, #0
 800a716:	f380 8814 	msr	CONTROL, r0
 800a71a:	b662      	cpsie	i
 800a71c:	b661      	cpsie	f
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	f3bf 8f6f 	isb	sy
 800a726:	df00      	svc	0
 800a728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a72a:	bf00      	nop
 800a72c:	e000ed08 	.word	0xe000ed08

0800a730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b086      	sub	sp, #24
 800a734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a736:	4b46      	ldr	r3, [pc, #280]	; (800a850 <xPortStartScheduler+0x120>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a46      	ldr	r2, [pc, #280]	; (800a854 <xPortStartScheduler+0x124>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d10a      	bne.n	800a756 <xPortStartScheduler+0x26>
	__asm volatile
 800a740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a744:	f383 8811 	msr	BASEPRI, r3
 800a748:	f3bf 8f6f 	isb	sy
 800a74c:	f3bf 8f4f 	dsb	sy
 800a750:	613b      	str	r3, [r7, #16]
}
 800a752:	bf00      	nop
 800a754:	e7fe      	b.n	800a754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a756:	4b3e      	ldr	r3, [pc, #248]	; (800a850 <xPortStartScheduler+0x120>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a3f      	ldr	r2, [pc, #252]	; (800a858 <xPortStartScheduler+0x128>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d10a      	bne.n	800a776 <xPortStartScheduler+0x46>
	__asm volatile
 800a760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a764:	f383 8811 	msr	BASEPRI, r3
 800a768:	f3bf 8f6f 	isb	sy
 800a76c:	f3bf 8f4f 	dsb	sy
 800a770:	60fb      	str	r3, [r7, #12]
}
 800a772:	bf00      	nop
 800a774:	e7fe      	b.n	800a774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a776:	4b39      	ldr	r3, [pc, #228]	; (800a85c <xPortStartScheduler+0x12c>)
 800a778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	b2db      	uxtb	r3, r3
 800a780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	22ff      	movs	r2, #255	; 0xff
 800a786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	781b      	ldrb	r3, [r3, #0]
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a790:	78fb      	ldrb	r3, [r7, #3]
 800a792:	b2db      	uxtb	r3, r3
 800a794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a798:	b2da      	uxtb	r2, r3
 800a79a:	4b31      	ldr	r3, [pc, #196]	; (800a860 <xPortStartScheduler+0x130>)
 800a79c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a79e:	4b31      	ldr	r3, [pc, #196]	; (800a864 <xPortStartScheduler+0x134>)
 800a7a0:	2207      	movs	r2, #7
 800a7a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7a4:	e009      	b.n	800a7ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a7a6:	4b2f      	ldr	r3, [pc, #188]	; (800a864 <xPortStartScheduler+0x134>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	4a2d      	ldr	r2, [pc, #180]	; (800a864 <xPortStartScheduler+0x134>)
 800a7ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a7b0:	78fb      	ldrb	r3, [r7, #3]
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7ba:	78fb      	ldrb	r3, [r7, #3]
 800a7bc:	b2db      	uxtb	r3, r3
 800a7be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c2:	2b80      	cmp	r3, #128	; 0x80
 800a7c4:	d0ef      	beq.n	800a7a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a7c6:	4b27      	ldr	r3, [pc, #156]	; (800a864 <xPortStartScheduler+0x134>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f1c3 0307 	rsb	r3, r3, #7
 800a7ce:	2b04      	cmp	r3, #4
 800a7d0:	d00a      	beq.n	800a7e8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d6:	f383 8811 	msr	BASEPRI, r3
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	60bb      	str	r3, [r7, #8]
}
 800a7e4:	bf00      	nop
 800a7e6:	e7fe      	b.n	800a7e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a7e8:	4b1e      	ldr	r3, [pc, #120]	; (800a864 <xPortStartScheduler+0x134>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	021b      	lsls	r3, r3, #8
 800a7ee:	4a1d      	ldr	r2, [pc, #116]	; (800a864 <xPortStartScheduler+0x134>)
 800a7f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7f2:	4b1c      	ldr	r3, [pc, #112]	; (800a864 <xPortStartScheduler+0x134>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a7fa:	4a1a      	ldr	r2, [pc, #104]	; (800a864 <xPortStartScheduler+0x134>)
 800a7fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	b2da      	uxtb	r2, r3
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a806:	4b18      	ldr	r3, [pc, #96]	; (800a868 <xPortStartScheduler+0x138>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a17      	ldr	r2, [pc, #92]	; (800a868 <xPortStartScheduler+0x138>)
 800a80c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a812:	4b15      	ldr	r3, [pc, #84]	; (800a868 <xPortStartScheduler+0x138>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4a14      	ldr	r2, [pc, #80]	; (800a868 <xPortStartScheduler+0x138>)
 800a818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a81c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a81e:	f000 f8dd 	bl	800a9dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a822:	4b12      	ldr	r3, [pc, #72]	; (800a86c <xPortStartScheduler+0x13c>)
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a828:	f000 f8fc 	bl	800aa24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a82c:	4b10      	ldr	r3, [pc, #64]	; (800a870 <xPortStartScheduler+0x140>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a0f      	ldr	r2, [pc, #60]	; (800a870 <xPortStartScheduler+0x140>)
 800a832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a838:	f7ff ff66 	bl	800a708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a83c:	f7ff f856 	bl	80098ec <vTaskSwitchContext>
	prvTaskExitError();
 800a840:	f7ff ff22 	bl	800a688 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	3718      	adds	r7, #24
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	e000ed00 	.word	0xe000ed00
 800a854:	410fc271 	.word	0x410fc271
 800a858:	410fc270 	.word	0x410fc270
 800a85c:	e000e400 	.word	0xe000e400
 800a860:	20002ce4 	.word	0x20002ce4
 800a864:	20002ce8 	.word	0x20002ce8
 800a868:	e000ed20 	.word	0xe000ed20
 800a86c:	2000002c 	.word	0x2000002c
 800a870:	e000ef34 	.word	0xe000ef34

0800a874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
	__asm volatile
 800a87a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87e:	f383 8811 	msr	BASEPRI, r3
 800a882:	f3bf 8f6f 	isb	sy
 800a886:	f3bf 8f4f 	dsb	sy
 800a88a:	607b      	str	r3, [r7, #4]
}
 800a88c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a88e:	4b0f      	ldr	r3, [pc, #60]	; (800a8cc <vPortEnterCritical+0x58>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3301      	adds	r3, #1
 800a894:	4a0d      	ldr	r2, [pc, #52]	; (800a8cc <vPortEnterCritical+0x58>)
 800a896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a898:	4b0c      	ldr	r3, [pc, #48]	; (800a8cc <vPortEnterCritical+0x58>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d10f      	bne.n	800a8c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a8a0:	4b0b      	ldr	r3, [pc, #44]	; (800a8d0 <vPortEnterCritical+0x5c>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d00a      	beq.n	800a8c0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	603b      	str	r3, [r7, #0]
}
 800a8bc:	bf00      	nop
 800a8be:	e7fe      	b.n	800a8be <vPortEnterCritical+0x4a>
	}
}
 800a8c0:	bf00      	nop
 800a8c2:	370c      	adds	r7, #12
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr
 800a8cc:	2000002c 	.word	0x2000002c
 800a8d0:	e000ed04 	.word	0xe000ed04

0800a8d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a8da:	4b12      	ldr	r3, [pc, #72]	; (800a924 <vPortExitCritical+0x50>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d10a      	bne.n	800a8f8 <vPortExitCritical+0x24>
	__asm volatile
 800a8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e6:	f383 8811 	msr	BASEPRI, r3
 800a8ea:	f3bf 8f6f 	isb	sy
 800a8ee:	f3bf 8f4f 	dsb	sy
 800a8f2:	607b      	str	r3, [r7, #4]
}
 800a8f4:	bf00      	nop
 800a8f6:	e7fe      	b.n	800a8f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a8f8:	4b0a      	ldr	r3, [pc, #40]	; (800a924 <vPortExitCritical+0x50>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	4a09      	ldr	r2, [pc, #36]	; (800a924 <vPortExitCritical+0x50>)
 800a900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a902:	4b08      	ldr	r3, [pc, #32]	; (800a924 <vPortExitCritical+0x50>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d105      	bne.n	800a916 <vPortExitCritical+0x42>
 800a90a:	2300      	movs	r3, #0
 800a90c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	f383 8811 	msr	BASEPRI, r3
}
 800a914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a916:	bf00      	nop
 800a918:	370c      	adds	r7, #12
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop
 800a924:	2000002c 	.word	0x2000002c
	...

0800a930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a930:	f3ef 8009 	mrs	r0, PSP
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	4b15      	ldr	r3, [pc, #84]	; (800a990 <pxCurrentTCBConst>)
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	f01e 0f10 	tst.w	lr, #16
 800a940:	bf08      	it	eq
 800a942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94a:	6010      	str	r0, [r2, #0]
 800a94c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a950:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a954:	f380 8811 	msr	BASEPRI, r0
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	f3bf 8f6f 	isb	sy
 800a960:	f7fe ffc4 	bl	80098ec <vTaskSwitchContext>
 800a964:	f04f 0000 	mov.w	r0, #0
 800a968:	f380 8811 	msr	BASEPRI, r0
 800a96c:	bc09      	pop	{r0, r3}
 800a96e:	6819      	ldr	r1, [r3, #0]
 800a970:	6808      	ldr	r0, [r1, #0]
 800a972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a976:	f01e 0f10 	tst.w	lr, #16
 800a97a:	bf08      	it	eq
 800a97c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a980:	f380 8809 	msr	PSP, r0
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	4770      	bx	lr
 800a98a:	bf00      	nop
 800a98c:	f3af 8000 	nop.w

0800a990 <pxCurrentTCBConst>:
 800a990:	200026b8 	.word	0x200026b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a994:	bf00      	nop
 800a996:	bf00      	nop

0800a998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
	__asm volatile
 800a99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a2:	f383 8811 	msr	BASEPRI, r3
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	f3bf 8f4f 	dsb	sy
 800a9ae:	607b      	str	r3, [r7, #4]
}
 800a9b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a9b2:	f7fe fee1 	bl	8009778 <xTaskIncrementTick>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d003      	beq.n	800a9c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9bc:	4b06      	ldr	r3, [pc, #24]	; (800a9d8 <xPortSysTickHandler+0x40>)
 800a9be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9c2:	601a      	str	r2, [r3, #0]
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	f383 8811 	msr	BASEPRI, r3
}
 800a9ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a9d0:	bf00      	nop
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	e000ed04 	.word	0xe000ed04

0800a9dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a9dc:	b480      	push	{r7}
 800a9de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a9e0:	4b0b      	ldr	r3, [pc, #44]	; (800aa10 <vPortSetupTimerInterrupt+0x34>)
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a9e6:	4b0b      	ldr	r3, [pc, #44]	; (800aa14 <vPortSetupTimerInterrupt+0x38>)
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9ec:	4b0a      	ldr	r3, [pc, #40]	; (800aa18 <vPortSetupTimerInterrupt+0x3c>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a0a      	ldr	r2, [pc, #40]	; (800aa1c <vPortSetupTimerInterrupt+0x40>)
 800a9f2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9f6:	099b      	lsrs	r3, r3, #6
 800a9f8:	4a09      	ldr	r2, [pc, #36]	; (800aa20 <vPortSetupTimerInterrupt+0x44>)
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9fe:	4b04      	ldr	r3, [pc, #16]	; (800aa10 <vPortSetupTimerInterrupt+0x34>)
 800aa00:	2207      	movs	r2, #7
 800aa02:	601a      	str	r2, [r3, #0]
}
 800aa04:	bf00      	nop
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	e000e010 	.word	0xe000e010
 800aa14:	e000e018 	.word	0xe000e018
 800aa18:	20000000 	.word	0x20000000
 800aa1c:	10624dd3 	.word	0x10624dd3
 800aa20:	e000e014 	.word	0xe000e014

0800aa24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aa34 <vPortEnableVFP+0x10>
 800aa28:	6801      	ldr	r1, [r0, #0]
 800aa2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aa2e:	6001      	str	r1, [r0, #0]
 800aa30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa32:	bf00      	nop
 800aa34:	e000ed88 	.word	0xe000ed88

0800aa38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa38:	b480      	push	{r7}
 800aa3a:	b085      	sub	sp, #20
 800aa3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa3e:	f3ef 8305 	mrs	r3, IPSR
 800aa42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b0f      	cmp	r3, #15
 800aa48:	d914      	bls.n	800aa74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa4a:	4a17      	ldr	r2, [pc, #92]	; (800aaa8 <vPortValidateInterruptPriority+0x70>)
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	4413      	add	r3, r2
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa54:	4b15      	ldr	r3, [pc, #84]	; (800aaac <vPortValidateInterruptPriority+0x74>)
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	7afa      	ldrb	r2, [r7, #11]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d20a      	bcs.n	800aa74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800aa5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa62:	f383 8811 	msr	BASEPRI, r3
 800aa66:	f3bf 8f6f 	isb	sy
 800aa6a:	f3bf 8f4f 	dsb	sy
 800aa6e:	607b      	str	r3, [r7, #4]
}
 800aa70:	bf00      	nop
 800aa72:	e7fe      	b.n	800aa72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa74:	4b0e      	ldr	r3, [pc, #56]	; (800aab0 <vPortValidateInterruptPriority+0x78>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aa7c:	4b0d      	ldr	r3, [pc, #52]	; (800aab4 <vPortValidateInterruptPriority+0x7c>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d90a      	bls.n	800aa9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800aa84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa88:	f383 8811 	msr	BASEPRI, r3
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	f3bf 8f4f 	dsb	sy
 800aa94:	603b      	str	r3, [r7, #0]
}
 800aa96:	bf00      	nop
 800aa98:	e7fe      	b.n	800aa98 <vPortValidateInterruptPriority+0x60>
	}
 800aa9a:	bf00      	nop
 800aa9c:	3714      	adds	r7, #20
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr
 800aaa6:	bf00      	nop
 800aaa8:	e000e3f0 	.word	0xe000e3f0
 800aaac:	20002ce4 	.word	0x20002ce4
 800aab0:	e000ed0c 	.word	0xe000ed0c
 800aab4:	20002ce8 	.word	0x20002ce8

0800aab8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b08a      	sub	sp, #40	; 0x28
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aac0:	2300      	movs	r3, #0
 800aac2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aac4:	f7fe fd9c 	bl	8009600 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aac8:	4b5b      	ldr	r3, [pc, #364]	; (800ac38 <pvPortMalloc+0x180>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aad0:	f000 f920 	bl	800ad14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aad4:	4b59      	ldr	r3, [pc, #356]	; (800ac3c <pvPortMalloc+0x184>)
 800aad6:	681a      	ldr	r2, [r3, #0]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4013      	ands	r3, r2
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f040 8093 	bne.w	800ac08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d01d      	beq.n	800ab24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800aae8:	2208      	movs	r2, #8
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	4413      	add	r3, r2
 800aaee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f003 0307 	and.w	r3, r3, #7
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d014      	beq.n	800ab24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f023 0307 	bic.w	r3, r3, #7
 800ab00:	3308      	adds	r3, #8
 800ab02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f003 0307 	and.w	r3, r3, #7
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00a      	beq.n	800ab24 <pvPortMalloc+0x6c>
	__asm volatile
 800ab0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	617b      	str	r3, [r7, #20]
}
 800ab20:	bf00      	nop
 800ab22:	e7fe      	b.n	800ab22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d06e      	beq.n	800ac08 <pvPortMalloc+0x150>
 800ab2a:	4b45      	ldr	r3, [pc, #276]	; (800ac40 <pvPortMalloc+0x188>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d869      	bhi.n	800ac08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab34:	4b43      	ldr	r3, [pc, #268]	; (800ac44 <pvPortMalloc+0x18c>)
 800ab36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab38:	4b42      	ldr	r3, [pc, #264]	; (800ac44 <pvPortMalloc+0x18c>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab3e:	e004      	b.n	800ab4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ab40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d903      	bls.n	800ab5c <pvPortMalloc+0xa4>
 800ab54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d1f1      	bne.n	800ab40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab5c:	4b36      	ldr	r3, [pc, #216]	; (800ac38 <pvPortMalloc+0x180>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d050      	beq.n	800ac08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab66:	6a3b      	ldr	r3, [r7, #32]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2208      	movs	r2, #8
 800ab6c:	4413      	add	r3, r2
 800ab6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	6a3b      	ldr	r3, [r7, #32]
 800ab76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	1ad2      	subs	r2, r2, r3
 800ab80:	2308      	movs	r3, #8
 800ab82:	005b      	lsls	r3, r3, #1
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d91f      	bls.n	800abc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	4413      	add	r3, r2
 800ab8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	f003 0307 	and.w	r3, r3, #7
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d00a      	beq.n	800abb0 <pvPortMalloc+0xf8>
	__asm volatile
 800ab9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9e:	f383 8811 	msr	BASEPRI, r3
 800aba2:	f3bf 8f6f 	isb	sy
 800aba6:	f3bf 8f4f 	dsb	sy
 800abaa:	613b      	str	r3, [r7, #16]
}
 800abac:	bf00      	nop
 800abae:	e7fe      	b.n	800abae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800abb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb2:	685a      	ldr	r2, [r3, #4]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	1ad2      	subs	r2, r2, r3
 800abb8:	69bb      	ldr	r3, [r7, #24]
 800abba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800abbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800abc2:	69b8      	ldr	r0, [r7, #24]
 800abc4:	f000 f908 	bl	800add8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800abc8:	4b1d      	ldr	r3, [pc, #116]	; (800ac40 <pvPortMalloc+0x188>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	1ad3      	subs	r3, r2, r3
 800abd2:	4a1b      	ldr	r2, [pc, #108]	; (800ac40 <pvPortMalloc+0x188>)
 800abd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800abd6:	4b1a      	ldr	r3, [pc, #104]	; (800ac40 <pvPortMalloc+0x188>)
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4b1b      	ldr	r3, [pc, #108]	; (800ac48 <pvPortMalloc+0x190>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d203      	bcs.n	800abea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800abe2:	4b17      	ldr	r3, [pc, #92]	; (800ac40 <pvPortMalloc+0x188>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a18      	ldr	r2, [pc, #96]	; (800ac48 <pvPortMalloc+0x190>)
 800abe8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800abea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abec:	685a      	ldr	r2, [r3, #4]
 800abee:	4b13      	ldr	r3, [pc, #76]	; (800ac3c <pvPortMalloc+0x184>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	431a      	orrs	r2, r3
 800abf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800abf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfa:	2200      	movs	r2, #0
 800abfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800abfe:	4b13      	ldr	r3, [pc, #76]	; (800ac4c <pvPortMalloc+0x194>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	3301      	adds	r3, #1
 800ac04:	4a11      	ldr	r2, [pc, #68]	; (800ac4c <pvPortMalloc+0x194>)
 800ac06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac08:	f7fe fd08 	bl	800961c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	f003 0307 	and.w	r3, r3, #7
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00a      	beq.n	800ac2c <pvPortMalloc+0x174>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	60fb      	str	r3, [r7, #12]
}
 800ac28:	bf00      	nop
 800ac2a:	e7fe      	b.n	800ac2a <pvPortMalloc+0x172>
	return pvReturn;
 800ac2c:	69fb      	ldr	r3, [r7, #28]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3728      	adds	r7, #40	; 0x28
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	200068f4 	.word	0x200068f4
 800ac3c:	20006908 	.word	0x20006908
 800ac40:	200068f8 	.word	0x200068f8
 800ac44:	200068ec 	.word	0x200068ec
 800ac48:	200068fc 	.word	0x200068fc
 800ac4c:	20006900 	.word	0x20006900

0800ac50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b086      	sub	sp, #24
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d04d      	beq.n	800acfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac62:	2308      	movs	r3, #8
 800ac64:	425b      	negs	r3, r3
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	4413      	add	r3, r2
 800ac6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	685a      	ldr	r2, [r3, #4]
 800ac74:	4b24      	ldr	r3, [pc, #144]	; (800ad08 <vPortFree+0xb8>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4013      	ands	r3, r2
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d10a      	bne.n	800ac94 <vPortFree+0x44>
	__asm volatile
 800ac7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac82:	f383 8811 	msr	BASEPRI, r3
 800ac86:	f3bf 8f6f 	isb	sy
 800ac8a:	f3bf 8f4f 	dsb	sy
 800ac8e:	60fb      	str	r3, [r7, #12]
}
 800ac90:	bf00      	nop
 800ac92:	e7fe      	b.n	800ac92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00a      	beq.n	800acb2 <vPortFree+0x62>
	__asm volatile
 800ac9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aca0:	f383 8811 	msr	BASEPRI, r3
 800aca4:	f3bf 8f6f 	isb	sy
 800aca8:	f3bf 8f4f 	dsb	sy
 800acac:	60bb      	str	r3, [r7, #8]
}
 800acae:	bf00      	nop
 800acb0:	e7fe      	b.n	800acb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	685a      	ldr	r2, [r3, #4]
 800acb6:	4b14      	ldr	r3, [pc, #80]	; (800ad08 <vPortFree+0xb8>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4013      	ands	r3, r2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d01e      	beq.n	800acfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d11a      	bne.n	800acfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	685a      	ldr	r2, [r3, #4]
 800accc:	4b0e      	ldr	r3, [pc, #56]	; (800ad08 <vPortFree+0xb8>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	43db      	mvns	r3, r3
 800acd2:	401a      	ands	r2, r3
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800acd8:	f7fe fc92 	bl	8009600 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	4b0a      	ldr	r3, [pc, #40]	; (800ad0c <vPortFree+0xbc>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4413      	add	r3, r2
 800ace6:	4a09      	ldr	r2, [pc, #36]	; (800ad0c <vPortFree+0xbc>)
 800ace8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800acea:	6938      	ldr	r0, [r7, #16]
 800acec:	f000 f874 	bl	800add8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800acf0:	4b07      	ldr	r3, [pc, #28]	; (800ad10 <vPortFree+0xc0>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	3301      	adds	r3, #1
 800acf6:	4a06      	ldr	r2, [pc, #24]	; (800ad10 <vPortFree+0xc0>)
 800acf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800acfa:	f7fe fc8f 	bl	800961c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800acfe:	bf00      	nop
 800ad00:	3718      	adds	r7, #24
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20006908 	.word	0x20006908
 800ad0c:	200068f8 	.word	0x200068f8
 800ad10:	20006904 	.word	0x20006904

0800ad14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad14:	b480      	push	{r7}
 800ad16:	b085      	sub	sp, #20
 800ad18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ad1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad20:	4b27      	ldr	r3, [pc, #156]	; (800adc0 <prvHeapInit+0xac>)
 800ad22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f003 0307 	and.w	r3, r3, #7
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00c      	beq.n	800ad48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	3307      	adds	r3, #7
 800ad32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	f023 0307 	bic.w	r3, r3, #7
 800ad3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	1ad3      	subs	r3, r2, r3
 800ad42:	4a1f      	ldr	r2, [pc, #124]	; (800adc0 <prvHeapInit+0xac>)
 800ad44:	4413      	add	r3, r2
 800ad46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad4c:	4a1d      	ldr	r2, [pc, #116]	; (800adc4 <prvHeapInit+0xb0>)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad52:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <prvHeapInit+0xb0>)
 800ad54:	2200      	movs	r2, #0
 800ad56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68ba      	ldr	r2, [r7, #8]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad60:	2208      	movs	r2, #8
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	1a9b      	subs	r3, r3, r2
 800ad66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f023 0307 	bic.w	r3, r3, #7
 800ad6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	4a15      	ldr	r2, [pc, #84]	; (800adc8 <prvHeapInit+0xb4>)
 800ad74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad76:	4b14      	ldr	r3, [pc, #80]	; (800adc8 <prvHeapInit+0xb4>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad7e:	4b12      	ldr	r3, [pc, #72]	; (800adc8 <prvHeapInit+0xb4>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	2200      	movs	r2, #0
 800ad84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	68fa      	ldr	r2, [r7, #12]
 800ad8e:	1ad2      	subs	r2, r2, r3
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad94:	4b0c      	ldr	r3, [pc, #48]	; (800adc8 <prvHeapInit+0xb4>)
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	4a0a      	ldr	r2, [pc, #40]	; (800adcc <prvHeapInit+0xb8>)
 800ada2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	4a09      	ldr	r2, [pc, #36]	; (800add0 <prvHeapInit+0xbc>)
 800adaa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800adac:	4b09      	ldr	r3, [pc, #36]	; (800add4 <prvHeapInit+0xc0>)
 800adae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800adb2:	601a      	str	r2, [r3, #0]
}
 800adb4:	bf00      	nop
 800adb6:	3714      	adds	r7, #20
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr
 800adc0:	20002cec 	.word	0x20002cec
 800adc4:	200068ec 	.word	0x200068ec
 800adc8:	200068f4 	.word	0x200068f4
 800adcc:	200068fc 	.word	0x200068fc
 800add0:	200068f8 	.word	0x200068f8
 800add4:	20006908 	.word	0x20006908

0800add8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ade0:	4b28      	ldr	r3, [pc, #160]	; (800ae84 <prvInsertBlockIntoFreeList+0xac>)
 800ade2:	60fb      	str	r3, [r7, #12]
 800ade4:	e002      	b.n	800adec <prvInsertBlockIntoFreeList+0x14>
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	60fb      	str	r3, [r7, #12]
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d8f7      	bhi.n	800ade6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	4413      	add	r3, r2
 800ae02:	687a      	ldr	r2, [r7, #4]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d108      	bne.n	800ae1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	685a      	ldr	r2, [r3, #4]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	441a      	add	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	68ba      	ldr	r2, [r7, #8]
 800ae24:	441a      	add	r2, r3
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d118      	bne.n	800ae60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	4b15      	ldr	r3, [pc, #84]	; (800ae88 <prvInsertBlockIntoFreeList+0xb0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d00d      	beq.n	800ae56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	685a      	ldr	r2, [r3, #4]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	441a      	add	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	681a      	ldr	r2, [r3, #0]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	601a      	str	r2, [r3, #0]
 800ae54:	e008      	b.n	800ae68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae56:	4b0c      	ldr	r3, [pc, #48]	; (800ae88 <prvInsertBlockIntoFreeList+0xb0>)
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	601a      	str	r2, [r3, #0]
 800ae5e:	e003      	b.n	800ae68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681a      	ldr	r2, [r3, #0]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae68:	68fa      	ldr	r2, [r7, #12]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d002      	beq.n	800ae76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae76:	bf00      	nop
 800ae78:	3714      	adds	r7, #20
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop
 800ae84:	200068ec 	.word	0x200068ec
 800ae88:	200068f4 	.word	0x200068f4

0800ae8c <__libc_init_array>:
 800ae8c:	b570      	push	{r4, r5, r6, lr}
 800ae8e:	4d0d      	ldr	r5, [pc, #52]	; (800aec4 <__libc_init_array+0x38>)
 800ae90:	4c0d      	ldr	r4, [pc, #52]	; (800aec8 <__libc_init_array+0x3c>)
 800ae92:	1b64      	subs	r4, r4, r5
 800ae94:	10a4      	asrs	r4, r4, #2
 800ae96:	2600      	movs	r6, #0
 800ae98:	42a6      	cmp	r6, r4
 800ae9a:	d109      	bne.n	800aeb0 <__libc_init_array+0x24>
 800ae9c:	4d0b      	ldr	r5, [pc, #44]	; (800aecc <__libc_init_array+0x40>)
 800ae9e:	4c0c      	ldr	r4, [pc, #48]	; (800aed0 <__libc_init_array+0x44>)
 800aea0:	f000 f82e 	bl	800af00 <_init>
 800aea4:	1b64      	subs	r4, r4, r5
 800aea6:	10a4      	asrs	r4, r4, #2
 800aea8:	2600      	movs	r6, #0
 800aeaa:	42a6      	cmp	r6, r4
 800aeac:	d105      	bne.n	800aeba <__libc_init_array+0x2e>
 800aeae:	bd70      	pop	{r4, r5, r6, pc}
 800aeb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeb4:	4798      	blx	r3
 800aeb6:	3601      	adds	r6, #1
 800aeb8:	e7ee      	b.n	800ae98 <__libc_init_array+0xc>
 800aeba:	f855 3b04 	ldr.w	r3, [r5], #4
 800aebe:	4798      	blx	r3
 800aec0:	3601      	adds	r6, #1
 800aec2:	e7f2      	b.n	800aeaa <__libc_init_array+0x1e>
 800aec4:	0800b118 	.word	0x0800b118
 800aec8:	0800b118 	.word	0x0800b118
 800aecc:	0800b118 	.word	0x0800b118
 800aed0:	0800b124 	.word	0x0800b124

0800aed4 <memcpy>:
 800aed4:	440a      	add	r2, r1
 800aed6:	4291      	cmp	r1, r2
 800aed8:	f100 33ff 	add.w	r3, r0, #4294967295
 800aedc:	d100      	bne.n	800aee0 <memcpy+0xc>
 800aede:	4770      	bx	lr
 800aee0:	b510      	push	{r4, lr}
 800aee2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aee6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aeea:	4291      	cmp	r1, r2
 800aeec:	d1f9      	bne.n	800aee2 <memcpy+0xe>
 800aeee:	bd10      	pop	{r4, pc}

0800aef0 <memset>:
 800aef0:	4402      	add	r2, r0
 800aef2:	4603      	mov	r3, r0
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d100      	bne.n	800aefa <memset+0xa>
 800aef8:	4770      	bx	lr
 800aefa:	f803 1b01 	strb.w	r1, [r3], #1
 800aefe:	e7f9      	b.n	800aef4 <memset+0x4>

0800af00 <_init>:
 800af00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af02:	bf00      	nop
 800af04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af06:	bc08      	pop	{r3}
 800af08:	469e      	mov	lr, r3
 800af0a:	4770      	bx	lr

0800af0c <_fini>:
 800af0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0e:	bf00      	nop
 800af10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af12:	bc08      	pop	{r3}
 800af14:	469e      	mov	lr, r3
 800af16:	4770      	bx	lr
