#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DE */
#define DE__0__INTTYPE CYREG_PICU15_INTTYPE4
#define DE__0__MASK 0x10u
#define DE__0__PC CYREG_IO_PC_PRT15_PC4
#define DE__0__PORT 15u
#define DE__0__SHIFT 4
#define DE__AG CYREG_PRT15_AG
#define DE__AMUX CYREG_PRT15_AMUX
#define DE__BIE CYREG_PRT15_BIE
#define DE__BIT_MASK CYREG_PRT15_BIT_MASK
#define DE__BYP CYREG_PRT15_BYP
#define DE__CTL CYREG_PRT15_CTL
#define DE__DM0 CYREG_PRT15_DM0
#define DE__DM1 CYREG_PRT15_DM1
#define DE__DM2 CYREG_PRT15_DM2
#define DE__DR CYREG_PRT15_DR
#define DE__INP_DIS CYREG_PRT15_INP_DIS
#define DE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DE__LCD_EN CYREG_PRT15_LCD_EN
#define DE__MASK 0x10u
#define DE__PORT 15u
#define DE__PRT CYREG_PRT15_PRT
#define DE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DE__PS CYREG_PRT15_PS
#define DE__SHIFT 4
#define DE__SLW CYREG_PRT15_SLW

/* DI */
#define DI__0__INTTYPE CYREG_PICU6_INTTYPE3
#define DI__0__MASK 0x08u
#define DI__0__PC CYREG_PRT6_PC3
#define DI__0__PORT 6u
#define DI__0__SHIFT 3
#define DI__AG CYREG_PRT6_AG
#define DI__AMUX CYREG_PRT6_AMUX
#define DI__BIE CYREG_PRT6_BIE
#define DI__BIT_MASK CYREG_PRT6_BIT_MASK
#define DI__BYP CYREG_PRT6_BYP
#define DI__CTL CYREG_PRT6_CTL
#define DI__DM0 CYREG_PRT6_DM0
#define DI__DM1 CYREG_PRT6_DM1
#define DI__DM2 CYREG_PRT6_DM2
#define DI__DR CYREG_PRT6_DR
#define DI__INP_DIS CYREG_PRT6_INP_DIS
#define DI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DI__LCD_EN CYREG_PRT6_LCD_EN
#define DI__MASK 0x08u
#define DI__PORT 6u
#define DI__PRT CYREG_PRT6_PRT
#define DI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DI__PS CYREG_PRT6_PS
#define DI__SHIFT 3
#define DI__SLW CYREG_PRT6_SLW

/* RO */
#define RO__0__INTTYPE CYREG_PICU2_INTTYPE0
#define RO__0__MASK 0x01u
#define RO__0__PC CYREG_PRT2_PC0
#define RO__0__PORT 2u
#define RO__0__SHIFT 0
#define RO__AG CYREG_PRT2_AG
#define RO__AMUX CYREG_PRT2_AMUX
#define RO__BIE CYREG_PRT2_BIE
#define RO__BIT_MASK CYREG_PRT2_BIT_MASK
#define RO__BYP CYREG_PRT2_BYP
#define RO__CTL CYREG_PRT2_CTL
#define RO__DM0 CYREG_PRT2_DM0
#define RO__DM1 CYREG_PRT2_DM1
#define RO__DM2 CYREG_PRT2_DM2
#define RO__DR CYREG_PRT2_DR
#define RO__INP_DIS CYREG_PRT2_INP_DIS
#define RO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RO__LCD_EN CYREG_PRT2_LCD_EN
#define RO__MASK 0x01u
#define RO__PORT 2u
#define RO__PRT CYREG_PRT2_PRT
#define RO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RO__PS CYREG_PRT2_PS
#define RO__SHIFT 0
#define RO__SLW CYREG_PRT2_SLW

/* C8M */
#define C8M__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define C8M__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define C8M__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define C8M__CFG2_SRC_SEL_MASK 0x07u
#define C8M__INDEX 0x05u
#define C8M__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define C8M__PM_ACT_MSK 0x20u
#define C8M__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define C8M__PM_STBY_MSK 0x20u

/* CS1 */
#define CS1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define CS1__0__MASK 0x08u
#define CS1__0__PC CYREG_PRT3_PC3
#define CS1__0__PORT 3u
#define CS1__0__SHIFT 3
#define CS1__AG CYREG_PRT3_AG
#define CS1__AMUX CYREG_PRT3_AMUX
#define CS1__BIE CYREG_PRT3_BIE
#define CS1__BIT_MASK CYREG_PRT3_BIT_MASK
#define CS1__BYP CYREG_PRT3_BYP
#define CS1__CTL CYREG_PRT3_CTL
#define CS1__DM0 CYREG_PRT3_DM0
#define CS1__DM1 CYREG_PRT3_DM1
#define CS1__DM2 CYREG_PRT3_DM2
#define CS1__DR CYREG_PRT3_DR
#define CS1__INP_DIS CYREG_PRT3_INP_DIS
#define CS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CS1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CS1__LCD_EN CYREG_PRT3_LCD_EN
#define CS1__MASK 0x08u
#define CS1__PORT 3u
#define CS1__PRT CYREG_PRT3_PRT
#define CS1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CS1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CS1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CS1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CS1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CS1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CS1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CS1__PS CYREG_PRT3_PS
#define CS1__SHIFT 3
#define CS1__SLW CYREG_PRT3_SLW

/* CS2 */
#define CS2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define CS2__0__MASK 0x04u
#define CS2__0__PC CYREG_PRT3_PC2
#define CS2__0__PORT 3u
#define CS2__0__SHIFT 2
#define CS2__AG CYREG_PRT3_AG
#define CS2__AMUX CYREG_PRT3_AMUX
#define CS2__BIE CYREG_PRT3_BIE
#define CS2__BIT_MASK CYREG_PRT3_BIT_MASK
#define CS2__BYP CYREG_PRT3_BYP
#define CS2__CTL CYREG_PRT3_CTL
#define CS2__DM0 CYREG_PRT3_DM0
#define CS2__DM1 CYREG_PRT3_DM1
#define CS2__DM2 CYREG_PRT3_DM2
#define CS2__DR CYREG_PRT3_DR
#define CS2__INP_DIS CYREG_PRT3_INP_DIS
#define CS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CS2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CS2__LCD_EN CYREG_PRT3_LCD_EN
#define CS2__MASK 0x04u
#define CS2__PORT 3u
#define CS2__PRT CYREG_PRT3_PRT
#define CS2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CS2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CS2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CS2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CS2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CS2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CS2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CS2__PS CYREG_PRT3_PS
#define CS2__SHIFT 2
#define CS2__SLW CYREG_PRT3_SLW

/* CS3 */
#define CS3__0__INTTYPE CYREG_PICU3_INTTYPE0
#define CS3__0__MASK 0x01u
#define CS3__0__PC CYREG_PRT3_PC0
#define CS3__0__PORT 3u
#define CS3__0__SHIFT 0
#define CS3__AG CYREG_PRT3_AG
#define CS3__AMUX CYREG_PRT3_AMUX
#define CS3__BIE CYREG_PRT3_BIE
#define CS3__BIT_MASK CYREG_PRT3_BIT_MASK
#define CS3__BYP CYREG_PRT3_BYP
#define CS3__CTL CYREG_PRT3_CTL
#define CS3__DM0 CYREG_PRT3_DM0
#define CS3__DM1 CYREG_PRT3_DM1
#define CS3__DM2 CYREG_PRT3_DM2
#define CS3__DR CYREG_PRT3_DR
#define CS3__INP_DIS CYREG_PRT3_INP_DIS
#define CS3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CS3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CS3__LCD_EN CYREG_PRT3_LCD_EN
#define CS3__MASK 0x01u
#define CS3__PORT 3u
#define CS3__PRT CYREG_PRT3_PRT
#define CS3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CS3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CS3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CS3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CS3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CS3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CS3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CS3__PS CYREG_PRT3_PS
#define CS3__SHIFT 0
#define CS3__SLW CYREG_PRT3_SLW

/* DE2 */
#define DE2__0__INTTYPE CYREG_PICU6_INTTYPE0
#define DE2__0__MASK 0x01u
#define DE2__0__PC CYREG_PRT6_PC0
#define DE2__0__PORT 6u
#define DE2__0__SHIFT 0
#define DE2__AG CYREG_PRT6_AG
#define DE2__AMUX CYREG_PRT6_AMUX
#define DE2__BIE CYREG_PRT6_BIE
#define DE2__BIT_MASK CYREG_PRT6_BIT_MASK
#define DE2__BYP CYREG_PRT6_BYP
#define DE2__CTL CYREG_PRT6_CTL
#define DE2__DM0 CYREG_PRT6_DM0
#define DE2__DM1 CYREG_PRT6_DM1
#define DE2__DM2 CYREG_PRT6_DM2
#define DE2__DR CYREG_PRT6_DR
#define DE2__INP_DIS CYREG_PRT6_INP_DIS
#define DE2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DE2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DE2__LCD_EN CYREG_PRT6_LCD_EN
#define DE2__MASK 0x01u
#define DE2__PORT 6u
#define DE2__PRT CYREG_PRT6_PRT
#define DE2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DE2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DE2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DE2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DE2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DE2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DE2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DE2__PS CYREG_PRT6_PS
#define DE2__SHIFT 0
#define DE2__SLW CYREG_PRT6_SLW

/* DE3 */
#define DE3__0__INTTYPE CYREG_PICU6_INTTYPE4
#define DE3__0__MASK 0x10u
#define DE3__0__PC CYREG_PRT6_PC4
#define DE3__0__PORT 6u
#define DE3__0__SHIFT 4
#define DE3__AG CYREG_PRT6_AG
#define DE3__AMUX CYREG_PRT6_AMUX
#define DE3__BIE CYREG_PRT6_BIE
#define DE3__BIT_MASK CYREG_PRT6_BIT_MASK
#define DE3__BYP CYREG_PRT6_BYP
#define DE3__CTL CYREG_PRT6_CTL
#define DE3__DM0 CYREG_PRT6_DM0
#define DE3__DM1 CYREG_PRT6_DM1
#define DE3__DM2 CYREG_PRT6_DM2
#define DE3__DR CYREG_PRT6_DR
#define DE3__INP_DIS CYREG_PRT6_INP_DIS
#define DE3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DE3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DE3__LCD_EN CYREG_PRT6_LCD_EN
#define DE3__MASK 0x10u
#define DE3__PORT 6u
#define DE3__PRT CYREG_PRT6_PRT
#define DE3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DE3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DE3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DE3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DE3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DE3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DE3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DE3__PS CYREG_PRT6_PS
#define DE3__SHIFT 4
#define DE3__SLW CYREG_PRT6_SLW

/* EX0 */
#define EX0__0__INTTYPE CYREG_PICU4_INTTYPE4
#define EX0__0__MASK 0x10u
#define EX0__0__PC CYREG_PRT4_PC4
#define EX0__0__PORT 4u
#define EX0__0__SHIFT 4
#define EX0__AG CYREG_PRT4_AG
#define EX0__AMUX CYREG_PRT4_AMUX
#define EX0__BIE CYREG_PRT4_BIE
#define EX0__BIT_MASK CYREG_PRT4_BIT_MASK
#define EX0__BYP CYREG_PRT4_BYP
#define EX0__CTL CYREG_PRT4_CTL
#define EX0__DM0 CYREG_PRT4_DM0
#define EX0__DM1 CYREG_PRT4_DM1
#define EX0__DM2 CYREG_PRT4_DM2
#define EX0__DR CYREG_PRT4_DR
#define EX0__INP_DIS CYREG_PRT4_INP_DIS
#define EX0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define EX0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define EX0__LCD_EN CYREG_PRT4_LCD_EN
#define EX0__MASK 0x10u
#define EX0__PORT 4u
#define EX0__PRT CYREG_PRT4_PRT
#define EX0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define EX0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define EX0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define EX0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define EX0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define EX0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define EX0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define EX0__PS CYREG_PRT4_PS
#define EX0__SHIFT 4
#define EX0__SLW CYREG_PRT4_SLW

/* EX1 */
#define EX1__0__INTTYPE CYREG_PICU4_INTTYPE5
#define EX1__0__MASK 0x20u
#define EX1__0__PC CYREG_PRT4_PC5
#define EX1__0__PORT 4u
#define EX1__0__SHIFT 5
#define EX1__AG CYREG_PRT4_AG
#define EX1__AMUX CYREG_PRT4_AMUX
#define EX1__BIE CYREG_PRT4_BIE
#define EX1__BIT_MASK CYREG_PRT4_BIT_MASK
#define EX1__BYP CYREG_PRT4_BYP
#define EX1__CTL CYREG_PRT4_CTL
#define EX1__DM0 CYREG_PRT4_DM0
#define EX1__DM1 CYREG_PRT4_DM1
#define EX1__DM2 CYREG_PRT4_DM2
#define EX1__DR CYREG_PRT4_DR
#define EX1__INP_DIS CYREG_PRT4_INP_DIS
#define EX1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define EX1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define EX1__LCD_EN CYREG_PRT4_LCD_EN
#define EX1__MASK 0x20u
#define EX1__PORT 4u
#define EX1__PRT CYREG_PRT4_PRT
#define EX1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define EX1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define EX1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define EX1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define EX1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define EX1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define EX1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define EX1__PS CYREG_PRT4_PS
#define EX1__SHIFT 5
#define EX1__SLW CYREG_PRT4_SLW

/* EX2 */
#define EX2__0__INTTYPE CYREG_PICU4_INTTYPE3
#define EX2__0__MASK 0x08u
#define EX2__0__PC CYREG_PRT4_PC3
#define EX2__0__PORT 4u
#define EX2__0__SHIFT 3
#define EX2__AG CYREG_PRT4_AG
#define EX2__AMUX CYREG_PRT4_AMUX
#define EX2__BIE CYREG_PRT4_BIE
#define EX2__BIT_MASK CYREG_PRT4_BIT_MASK
#define EX2__BYP CYREG_PRT4_BYP
#define EX2__CTL CYREG_PRT4_CTL
#define EX2__DM0 CYREG_PRT4_DM0
#define EX2__DM1 CYREG_PRT4_DM1
#define EX2__DM2 CYREG_PRT4_DM2
#define EX2__DR CYREG_PRT4_DR
#define EX2__INP_DIS CYREG_PRT4_INP_DIS
#define EX2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define EX2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define EX2__LCD_EN CYREG_PRT4_LCD_EN
#define EX2__MASK 0x08u
#define EX2__PORT 4u
#define EX2__PRT CYREG_PRT4_PRT
#define EX2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define EX2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define EX2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define EX2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define EX2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define EX2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define EX2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define EX2__PS CYREG_PRT4_PS
#define EX2__SHIFT 3
#define EX2__SLW CYREG_PRT4_SLW

/* EX3 */
#define EX3__0__INTTYPE CYREG_PICU4_INTTYPE6
#define EX3__0__MASK 0x40u
#define EX3__0__PC CYREG_PRT4_PC6
#define EX3__0__PORT 4u
#define EX3__0__SHIFT 6
#define EX3__AG CYREG_PRT4_AG
#define EX3__AMUX CYREG_PRT4_AMUX
#define EX3__BIE CYREG_PRT4_BIE
#define EX3__BIT_MASK CYREG_PRT4_BIT_MASK
#define EX3__BYP CYREG_PRT4_BYP
#define EX3__CTL CYREG_PRT4_CTL
#define EX3__DM0 CYREG_PRT4_DM0
#define EX3__DM1 CYREG_PRT4_DM1
#define EX3__DM2 CYREG_PRT4_DM2
#define EX3__DR CYREG_PRT4_DR
#define EX3__INP_DIS CYREG_PRT4_INP_DIS
#define EX3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define EX3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define EX3__LCD_EN CYREG_PRT4_LCD_EN
#define EX3__MASK 0x40u
#define EX3__PORT 4u
#define EX3__PRT CYREG_PRT4_PRT
#define EX3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define EX3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define EX3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define EX3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define EX3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define EX3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define EX3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define EX3__PS CYREG_PRT4_PS
#define EX3__SHIFT 6
#define EX3__SLW CYREG_PRT4_SLW

/* EX4 */
#define EX4__0__INTTYPE CYREG_PICU5_INTTYPE1
#define EX4__0__MASK 0x02u
#define EX4__0__PC CYREG_PRT5_PC1
#define EX4__0__PORT 5u
#define EX4__0__SHIFT 1
#define EX4__AG CYREG_PRT5_AG
#define EX4__AMUX CYREG_PRT5_AMUX
#define EX4__BIE CYREG_PRT5_BIE
#define EX4__BIT_MASK CYREG_PRT5_BIT_MASK
#define EX4__BYP CYREG_PRT5_BYP
#define EX4__CTL CYREG_PRT5_CTL
#define EX4__DM0 CYREG_PRT5_DM0
#define EX4__DM1 CYREG_PRT5_DM1
#define EX4__DM2 CYREG_PRT5_DM2
#define EX4__DR CYREG_PRT5_DR
#define EX4__INP_DIS CYREG_PRT5_INP_DIS
#define EX4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define EX4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define EX4__LCD_EN CYREG_PRT5_LCD_EN
#define EX4__MASK 0x02u
#define EX4__PORT 5u
#define EX4__PRT CYREG_PRT5_PRT
#define EX4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define EX4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define EX4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define EX4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define EX4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define EX4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define EX4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define EX4__PS CYREG_PRT5_PS
#define EX4__SHIFT 1
#define EX4__SLW CYREG_PRT5_SLW

/* EX5 */
#define EX5__0__INTTYPE CYREG_PICU4_INTTYPE7
#define EX5__0__MASK 0x80u
#define EX5__0__PC CYREG_PRT4_PC7
#define EX5__0__PORT 4u
#define EX5__0__SHIFT 7
#define EX5__AG CYREG_PRT4_AG
#define EX5__AMUX CYREG_PRT4_AMUX
#define EX5__BIE CYREG_PRT4_BIE
#define EX5__BIT_MASK CYREG_PRT4_BIT_MASK
#define EX5__BYP CYREG_PRT4_BYP
#define EX5__CTL CYREG_PRT4_CTL
#define EX5__DM0 CYREG_PRT4_DM0
#define EX5__DM1 CYREG_PRT4_DM1
#define EX5__DM2 CYREG_PRT4_DM2
#define EX5__DR CYREG_PRT4_DR
#define EX5__INP_DIS CYREG_PRT4_INP_DIS
#define EX5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define EX5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define EX5__LCD_EN CYREG_PRT4_LCD_EN
#define EX5__MASK 0x80u
#define EX5__PORT 4u
#define EX5__PRT CYREG_PRT4_PRT
#define EX5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define EX5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define EX5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define EX5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define EX5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define EX5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define EX5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define EX5__PS CYREG_PRT4_PS
#define EX5__SHIFT 7
#define EX5__SLW CYREG_PRT4_SLW

/* EX6 */
#define EX6__0__INTTYPE CYREG_PICU5_INTTYPE2
#define EX6__0__MASK 0x04u
#define EX6__0__PC CYREG_PRT5_PC2
#define EX6__0__PORT 5u
#define EX6__0__SHIFT 2
#define EX6__AG CYREG_PRT5_AG
#define EX6__AMUX CYREG_PRT5_AMUX
#define EX6__BIE CYREG_PRT5_BIE
#define EX6__BIT_MASK CYREG_PRT5_BIT_MASK
#define EX6__BYP CYREG_PRT5_BYP
#define EX6__CTL CYREG_PRT5_CTL
#define EX6__DM0 CYREG_PRT5_DM0
#define EX6__DM1 CYREG_PRT5_DM1
#define EX6__DM2 CYREG_PRT5_DM2
#define EX6__DR CYREG_PRT5_DR
#define EX6__INP_DIS CYREG_PRT5_INP_DIS
#define EX6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define EX6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define EX6__LCD_EN CYREG_PRT5_LCD_EN
#define EX6__MASK 0x04u
#define EX6__PORT 5u
#define EX6__PRT CYREG_PRT5_PRT
#define EX6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define EX6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define EX6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define EX6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define EX6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define EX6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define EX6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define EX6__PS CYREG_PRT5_PS
#define EX6__SHIFT 2
#define EX6__SLW CYREG_PRT5_SLW

/* EX7 */
#define EX7__0__INTTYPE CYREG_PICU5_INTTYPE0
#define EX7__0__MASK 0x01u
#define EX7__0__PC CYREG_PRT5_PC0
#define EX7__0__PORT 5u
#define EX7__0__SHIFT 0
#define EX7__AG CYREG_PRT5_AG
#define EX7__AMUX CYREG_PRT5_AMUX
#define EX7__BIE CYREG_PRT5_BIE
#define EX7__BIT_MASK CYREG_PRT5_BIT_MASK
#define EX7__BYP CYREG_PRT5_BYP
#define EX7__CTL CYREG_PRT5_CTL
#define EX7__DM0 CYREG_PRT5_DM0
#define EX7__DM1 CYREG_PRT5_DM1
#define EX7__DM2 CYREG_PRT5_DM2
#define EX7__DR CYREG_PRT5_DR
#define EX7__INP_DIS CYREG_PRT5_INP_DIS
#define EX7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define EX7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define EX7__LCD_EN CYREG_PRT5_LCD_EN
#define EX7__MASK 0x01u
#define EX7__PORT 5u
#define EX7__PRT CYREG_PRT5_PRT
#define EX7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define EX7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define EX7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define EX7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define EX7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define EX7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define EX7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define EX7__PS CYREG_PRT5_PS
#define EX7__SHIFT 0
#define EX7__SLW CYREG_PRT5_SLW

/* EX8 */
#define EX8__0__INTTYPE CYREG_PICU5_INTTYPE3
#define EX8__0__MASK 0x08u
#define EX8__0__PC CYREG_PRT5_PC3
#define EX8__0__PORT 5u
#define EX8__0__SHIFT 3
#define EX8__AG CYREG_PRT5_AG
#define EX8__AMUX CYREG_PRT5_AMUX
#define EX8__BIE CYREG_PRT5_BIE
#define EX8__BIT_MASK CYREG_PRT5_BIT_MASK
#define EX8__BYP CYREG_PRT5_BYP
#define EX8__CTL CYREG_PRT5_CTL
#define EX8__DM0 CYREG_PRT5_DM0
#define EX8__DM1 CYREG_PRT5_DM1
#define EX8__DM2 CYREG_PRT5_DM2
#define EX8__DR CYREG_PRT5_DR
#define EX8__INP_DIS CYREG_PRT5_INP_DIS
#define EX8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define EX8__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define EX8__LCD_EN CYREG_PRT5_LCD_EN
#define EX8__MASK 0x08u
#define EX8__PORT 5u
#define EX8__PRT CYREG_PRT5_PRT
#define EX8__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define EX8__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define EX8__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define EX8__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define EX8__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define EX8__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define EX8__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define EX8__PS CYREG_PRT5_PS
#define EX8__SHIFT 3
#define EX8__SLW CYREG_PRT5_SLW

/* EX9 */
#define EX9__0__INTTYPE CYREG_PICU5_INTTYPE7
#define EX9__0__MASK 0x80u
#define EX9__0__PC CYREG_PRT5_PC7
#define EX9__0__PORT 5u
#define EX9__0__SHIFT 7
#define EX9__AG CYREG_PRT5_AG
#define EX9__AMUX CYREG_PRT5_AMUX
#define EX9__BIE CYREG_PRT5_BIE
#define EX9__BIT_MASK CYREG_PRT5_BIT_MASK
#define EX9__BYP CYREG_PRT5_BYP
#define EX9__CTL CYREG_PRT5_CTL
#define EX9__DM0 CYREG_PRT5_DM0
#define EX9__DM1 CYREG_PRT5_DM1
#define EX9__DM2 CYREG_PRT5_DM2
#define EX9__DR CYREG_PRT5_DR
#define EX9__INP_DIS CYREG_PRT5_INP_DIS
#define EX9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define EX9__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define EX9__LCD_EN CYREG_PRT5_LCD_EN
#define EX9__MASK 0x80u
#define EX9__PORT 5u
#define EX9__PRT CYREG_PRT5_PRT
#define EX9__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define EX9__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define EX9__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define EX9__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define EX9__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define EX9__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define EX9__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define EX9__PS CYREG_PRT5_PS
#define EX9__SHIFT 7
#define EX9__SLW CYREG_PRT5_SLW

/* MV1 */
#define MV1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define MV1__0__MASK 0x20u
#define MV1__0__PC CYREG_PRT0_PC5
#define MV1__0__PORT 0u
#define MV1__0__SHIFT 5
#define MV1__AG CYREG_PRT0_AG
#define MV1__AMUX CYREG_PRT0_AMUX
#define MV1__BIE CYREG_PRT0_BIE
#define MV1__BIT_MASK CYREG_PRT0_BIT_MASK
#define MV1__BYP CYREG_PRT0_BYP
#define MV1__CTL CYREG_PRT0_CTL
#define MV1__DM0 CYREG_PRT0_DM0
#define MV1__DM1 CYREG_PRT0_DM1
#define MV1__DM2 CYREG_PRT0_DM2
#define MV1__DR CYREG_PRT0_DR
#define MV1__INP_DIS CYREG_PRT0_INP_DIS
#define MV1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MV1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MV1__LCD_EN CYREG_PRT0_LCD_EN
#define MV1__MASK 0x20u
#define MV1__PORT 0u
#define MV1__PRT CYREG_PRT0_PRT
#define MV1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MV1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MV1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MV1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MV1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MV1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MV1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MV1__PS CYREG_PRT0_PS
#define MV1__SHIFT 5
#define MV1__SLW CYREG_PRT0_SLW

/* MV2 */
#define MV2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define MV2__0__MASK 0x01u
#define MV2__0__PC CYREG_PRT0_PC0
#define MV2__0__PORT 0u
#define MV2__0__SHIFT 0
#define MV2__AG CYREG_PRT0_AG
#define MV2__AMUX CYREG_PRT0_AMUX
#define MV2__BIE CYREG_PRT0_BIE
#define MV2__BIT_MASK CYREG_PRT0_BIT_MASK
#define MV2__BYP CYREG_PRT0_BYP
#define MV2__CTL CYREG_PRT0_CTL
#define MV2__DM0 CYREG_PRT0_DM0
#define MV2__DM1 CYREG_PRT0_DM1
#define MV2__DM2 CYREG_PRT0_DM2
#define MV2__DR CYREG_PRT0_DR
#define MV2__INP_DIS CYREG_PRT0_INP_DIS
#define MV2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MV2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MV2__LCD_EN CYREG_PRT0_LCD_EN
#define MV2__MASK 0x01u
#define MV2__PORT 0u
#define MV2__PRT CYREG_PRT0_PRT
#define MV2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MV2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MV2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MV2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MV2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MV2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MV2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MV2__PS CYREG_PRT0_PS
#define MV2__SHIFT 0
#define MV2__SLW CYREG_PRT0_SLW

/* MV3 */
#define MV3__0__INTTYPE CYREG_PICU4_INTTYPE0
#define MV3__0__MASK 0x01u
#define MV3__0__PC CYREG_PRT4_PC0
#define MV3__0__PORT 4u
#define MV3__0__SHIFT 0
#define MV3__AG CYREG_PRT4_AG
#define MV3__AMUX CYREG_PRT4_AMUX
#define MV3__BIE CYREG_PRT4_BIE
#define MV3__BIT_MASK CYREG_PRT4_BIT_MASK
#define MV3__BYP CYREG_PRT4_BYP
#define MV3__CTL CYREG_PRT4_CTL
#define MV3__DM0 CYREG_PRT4_DM0
#define MV3__DM1 CYREG_PRT4_DM1
#define MV3__DM2 CYREG_PRT4_DM2
#define MV3__DR CYREG_PRT4_DR
#define MV3__INP_DIS CYREG_PRT4_INP_DIS
#define MV3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MV3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MV3__LCD_EN CYREG_PRT4_LCD_EN
#define MV3__MASK 0x01u
#define MV3__PORT 4u
#define MV3__PRT CYREG_PRT4_PRT
#define MV3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MV3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MV3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MV3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MV3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MV3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MV3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MV3__PS CYREG_PRT4_PS
#define MV3__SHIFT 0
#define MV3__SLW CYREG_PRT4_SLW

/* PWR */
#define PWR__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PWR__0__MASK 0x20u
#define PWR__0__PC CYREG_PRT1_PC5
#define PWR__0__PORT 1u
#define PWR__0__SHIFT 5
#define PWR__AG CYREG_PRT1_AG
#define PWR__AMUX CYREG_PRT1_AMUX
#define PWR__BIE CYREG_PRT1_BIE
#define PWR__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWR__BYP CYREG_PRT1_BYP
#define PWR__CTL CYREG_PRT1_CTL
#define PWR__DM0 CYREG_PRT1_DM0
#define PWR__DM1 CYREG_PRT1_DM1
#define PWR__DM2 CYREG_PRT1_DM2
#define PWR__DR CYREG_PRT1_DR
#define PWR__INP_DIS CYREG_PRT1_INP_DIS
#define PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWR__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWR__LCD_EN CYREG_PRT1_LCD_EN
#define PWR__MASK 0x20u
#define PWR__PORT 1u
#define PWR__PRT CYREG_PRT1_PRT
#define PWR__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWR__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWR__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWR__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWR__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWR__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWR__PS CYREG_PRT1_PS
#define PWR__SHIFT 5
#define PWR__SLW CYREG_PRT1_SLW

/* RX2 */
#define RX2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define RX2__0__MASK 0x04u
#define RX2__0__PC CYREG_PRT6_PC2
#define RX2__0__PORT 6u
#define RX2__0__SHIFT 2
#define RX2__AG CYREG_PRT6_AG
#define RX2__AMUX CYREG_PRT6_AMUX
#define RX2__BIE CYREG_PRT6_BIE
#define RX2__BIT_MASK CYREG_PRT6_BIT_MASK
#define RX2__BYP CYREG_PRT6_BYP
#define RX2__CTL CYREG_PRT6_CTL
#define RX2__DM0 CYREG_PRT6_DM0
#define RX2__DM1 CYREG_PRT6_DM1
#define RX2__DM2 CYREG_PRT6_DM2
#define RX2__DR CYREG_PRT6_DR
#define RX2__INP_DIS CYREG_PRT6_INP_DIS
#define RX2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RX2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RX2__LCD_EN CYREG_PRT6_LCD_EN
#define RX2__MASK 0x04u
#define RX2__PORT 6u
#define RX2__PRT CYREG_PRT6_PRT
#define RX2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RX2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RX2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RX2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RX2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RX2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RX2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RX2__PS CYREG_PRT6_PS
#define RX2__SHIFT 2
#define RX2__SLW CYREG_PRT6_SLW

/* RX3 */
#define RX3__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RX3__0__MASK 0x40u
#define RX3__0__PC CYREG_PRT2_PC6
#define RX3__0__PORT 2u
#define RX3__0__SHIFT 6
#define RX3__AG CYREG_PRT2_AG
#define RX3__AMUX CYREG_PRT2_AMUX
#define RX3__BIE CYREG_PRT2_BIE
#define RX3__BIT_MASK CYREG_PRT2_BIT_MASK
#define RX3__BYP CYREG_PRT2_BYP
#define RX3__CTL CYREG_PRT2_CTL
#define RX3__DM0 CYREG_PRT2_DM0
#define RX3__DM1 CYREG_PRT2_DM1
#define RX3__DM2 CYREG_PRT2_DM2
#define RX3__DR CYREG_PRT2_DR
#define RX3__INP_DIS CYREG_PRT2_INP_DIS
#define RX3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RX3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RX3__LCD_EN CYREG_PRT2_LCD_EN
#define RX3__MASK 0x40u
#define RX3__PORT 2u
#define RX3__PRT CYREG_PRT2_PRT
#define RX3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RX3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RX3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RX3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RX3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RX3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RX3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RX3__PS CYREG_PRT2_PS
#define RX3__SHIFT 6
#define RX3__SLW CYREG_PRT2_SLW

/* TX2 */
#define TX2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define TX2__0__MASK 0x20u
#define TX2__0__PC CYREG_PRT2_PC5
#define TX2__0__PORT 2u
#define TX2__0__SHIFT 5
#define TX2__AG CYREG_PRT2_AG
#define TX2__AMUX CYREG_PRT2_AMUX
#define TX2__BIE CYREG_PRT2_BIE
#define TX2__BIT_MASK CYREG_PRT2_BIT_MASK
#define TX2__BYP CYREG_PRT2_BYP
#define TX2__CTL CYREG_PRT2_CTL
#define TX2__DM0 CYREG_PRT2_DM0
#define TX2__DM1 CYREG_PRT2_DM1
#define TX2__DM2 CYREG_PRT2_DM2
#define TX2__DR CYREG_PRT2_DR
#define TX2__INP_DIS CYREG_PRT2_INP_DIS
#define TX2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TX2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TX2__LCD_EN CYREG_PRT2_LCD_EN
#define TX2__MASK 0x20u
#define TX2__PORT 2u
#define TX2__PRT CYREG_PRT2_PRT
#define TX2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TX2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TX2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TX2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TX2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TX2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TX2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TX2__PS CYREG_PRT2_PS
#define TX2__SHIFT 5
#define TX2__SLW CYREG_PRT2_SLW

/* TX3 */
#define TX3__0__INTTYPE CYREG_PICU6_INTTYPE5
#define TX3__0__MASK 0x20u
#define TX3__0__PC CYREG_PRT6_PC5
#define TX3__0__PORT 6u
#define TX3__0__SHIFT 5
#define TX3__AG CYREG_PRT6_AG
#define TX3__AMUX CYREG_PRT6_AMUX
#define TX3__BIE CYREG_PRT6_BIE
#define TX3__BIT_MASK CYREG_PRT6_BIT_MASK
#define TX3__BYP CYREG_PRT6_BYP
#define TX3__CTL CYREG_PRT6_CTL
#define TX3__DM0 CYREG_PRT6_DM0
#define TX3__DM1 CYREG_PRT6_DM1
#define TX3__DM2 CYREG_PRT6_DM2
#define TX3__DR CYREG_PRT6_DR
#define TX3__INP_DIS CYREG_PRT6_INP_DIS
#define TX3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define TX3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TX3__LCD_EN CYREG_PRT6_LCD_EN
#define TX3__MASK 0x20u
#define TX3__PORT 6u
#define TX3__PRT CYREG_PRT6_PRT
#define TX3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TX3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TX3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TX3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TX3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TX3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TX3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TX3__PS CYREG_PRT6_PS
#define TX3__SHIFT 5
#define TX3__SLW CYREG_PRT6_SLW

/* VR1 */
#define VR1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define VR1__0__MASK 0x02u
#define VR1__0__PC CYREG_PRT0_PC1
#define VR1__0__PORT 0u
#define VR1__0__SHIFT 1
#define VR1__AG CYREG_PRT0_AG
#define VR1__AMUX CYREG_PRT0_AMUX
#define VR1__BIE CYREG_PRT0_BIE
#define VR1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VR1__BYP CYREG_PRT0_BYP
#define VR1__CTL CYREG_PRT0_CTL
#define VR1__DM0 CYREG_PRT0_DM0
#define VR1__DM1 CYREG_PRT0_DM1
#define VR1__DM2 CYREG_PRT0_DM2
#define VR1__DR CYREG_PRT0_DR
#define VR1__INP_DIS CYREG_PRT0_INP_DIS
#define VR1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VR1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VR1__LCD_EN CYREG_PRT0_LCD_EN
#define VR1__MASK 0x02u
#define VR1__PORT 0u
#define VR1__PRT CYREG_PRT0_PRT
#define VR1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VR1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VR1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VR1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VR1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VR1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VR1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VR1__PS CYREG_PRT0_PS
#define VR1__SHIFT 1
#define VR1__SLW CYREG_PRT0_SLW

/* VR1_PRE */
#define VR1_PRE__0__INTTYPE CYREG_PICU4_INTTYPE1
#define VR1_PRE__0__MASK 0x02u
#define VR1_PRE__0__PC CYREG_PRT4_PC1
#define VR1_PRE__0__PORT 4u
#define VR1_PRE__0__SHIFT 1
#define VR1_PRE__AG CYREG_PRT4_AG
#define VR1_PRE__AMUX CYREG_PRT4_AMUX
#define VR1_PRE__BIE CYREG_PRT4_BIE
#define VR1_PRE__BIT_MASK CYREG_PRT4_BIT_MASK
#define VR1_PRE__BYP CYREG_PRT4_BYP
#define VR1_PRE__CTL CYREG_PRT4_CTL
#define VR1_PRE__DM0 CYREG_PRT4_DM0
#define VR1_PRE__DM1 CYREG_PRT4_DM1
#define VR1_PRE__DM2 CYREG_PRT4_DM2
#define VR1_PRE__DR CYREG_PRT4_DR
#define VR1_PRE__INP_DIS CYREG_PRT4_INP_DIS
#define VR1_PRE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define VR1_PRE__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define VR1_PRE__LCD_EN CYREG_PRT4_LCD_EN
#define VR1_PRE__MASK 0x02u
#define VR1_PRE__PORT 4u
#define VR1_PRE__PRT CYREG_PRT4_PRT
#define VR1_PRE__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define VR1_PRE__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define VR1_PRE__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define VR1_PRE__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define VR1_PRE__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define VR1_PRE__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define VR1_PRE__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define VR1_PRE__PS CYREG_PRT4_PS
#define VR1_PRE__SHIFT 1
#define VR1_PRE__SLW CYREG_PRT4_SLW

/* EX10 */
#define EX10__0__INTTYPE CYREG_PICU1_INTTYPE2
#define EX10__0__MASK 0x04u
#define EX10__0__PC CYREG_PRT1_PC2
#define EX10__0__PORT 1u
#define EX10__0__SHIFT 2
#define EX10__AG CYREG_PRT1_AG
#define EX10__AMUX CYREG_PRT1_AMUX
#define EX10__BIE CYREG_PRT1_BIE
#define EX10__BIT_MASK CYREG_PRT1_BIT_MASK
#define EX10__BYP CYREG_PRT1_BYP
#define EX10__CTL CYREG_PRT1_CTL
#define EX10__DM0 CYREG_PRT1_DM0
#define EX10__DM1 CYREG_PRT1_DM1
#define EX10__DM2 CYREG_PRT1_DM2
#define EX10__DR CYREG_PRT1_DR
#define EX10__INP_DIS CYREG_PRT1_INP_DIS
#define EX10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EX10__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EX10__LCD_EN CYREG_PRT1_LCD_EN
#define EX10__MASK 0x04u
#define EX10__PORT 1u
#define EX10__PRT CYREG_PRT1_PRT
#define EX10__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EX10__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EX10__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EX10__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EX10__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EX10__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EX10__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EX10__PS CYREG_PRT1_PS
#define EX10__SHIFT 2
#define EX10__SLW CYREG_PRT1_SLW

/* EX11 */
#define EX11__0__INTTYPE CYREG_PICU1_INTTYPE4
#define EX11__0__MASK 0x10u
#define EX11__0__PC CYREG_PRT1_PC4
#define EX11__0__PORT 1u
#define EX11__0__SHIFT 4
#define EX11__AG CYREG_PRT1_AG
#define EX11__AMUX CYREG_PRT1_AMUX
#define EX11__BIE CYREG_PRT1_BIE
#define EX11__BIT_MASK CYREG_PRT1_BIT_MASK
#define EX11__BYP CYREG_PRT1_BYP
#define EX11__CTL CYREG_PRT1_CTL
#define EX11__DM0 CYREG_PRT1_DM0
#define EX11__DM1 CYREG_PRT1_DM1
#define EX11__DM2 CYREG_PRT1_DM2
#define EX11__DR CYREG_PRT1_DR
#define EX11__INP_DIS CYREG_PRT1_INP_DIS
#define EX11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EX11__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EX11__LCD_EN CYREG_PRT1_LCD_EN
#define EX11__MASK 0x10u
#define EX11__PORT 1u
#define EX11__PRT CYREG_PRT1_PRT
#define EX11__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EX11__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EX11__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EX11__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EX11__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EX11__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EX11__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EX11__PS CYREG_PRT1_PS
#define EX11__SHIFT 4
#define EX11__SLW CYREG_PRT1_SLW

/* EX12 */
#define EX12__0__INTTYPE CYREG_PICU6_INTTYPE7
#define EX12__0__MASK 0x80u
#define EX12__0__PC CYREG_PRT6_PC7
#define EX12__0__PORT 6u
#define EX12__0__SHIFT 7
#define EX12__AG CYREG_PRT6_AG
#define EX12__AMUX CYREG_PRT6_AMUX
#define EX12__BIE CYREG_PRT6_BIE
#define EX12__BIT_MASK CYREG_PRT6_BIT_MASK
#define EX12__BYP CYREG_PRT6_BYP
#define EX12__CTL CYREG_PRT6_CTL
#define EX12__DM0 CYREG_PRT6_DM0
#define EX12__DM1 CYREG_PRT6_DM1
#define EX12__DM2 CYREG_PRT6_DM2
#define EX12__DR CYREG_PRT6_DR
#define EX12__INP_DIS CYREG_PRT6_INP_DIS
#define EX12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define EX12__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EX12__LCD_EN CYREG_PRT6_LCD_EN
#define EX12__MASK 0x80u
#define EX12__PORT 6u
#define EX12__PRT CYREG_PRT6_PRT
#define EX12__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EX12__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EX12__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EX12__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EX12__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EX12__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EX12__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EX12__PS CYREG_PRT6_PS
#define EX12__SHIFT 7
#define EX12__SLW CYREG_PRT6_SLW

/* EX13 */
#define EX13__0__INTTYPE CYREG_PICU6_INTTYPE6
#define EX13__0__MASK 0x40u
#define EX13__0__PC CYREG_PRT6_PC6
#define EX13__0__PORT 6u
#define EX13__0__SHIFT 6
#define EX13__AG CYREG_PRT6_AG
#define EX13__AMUX CYREG_PRT6_AMUX
#define EX13__BIE CYREG_PRT6_BIE
#define EX13__BIT_MASK CYREG_PRT6_BIT_MASK
#define EX13__BYP CYREG_PRT6_BYP
#define EX13__CTL CYREG_PRT6_CTL
#define EX13__DM0 CYREG_PRT6_DM0
#define EX13__DM1 CYREG_PRT6_DM1
#define EX13__DM2 CYREG_PRT6_DM2
#define EX13__DR CYREG_PRT6_DR
#define EX13__INP_DIS CYREG_PRT6_INP_DIS
#define EX13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define EX13__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EX13__LCD_EN CYREG_PRT6_LCD_EN
#define EX13__MASK 0x40u
#define EX13__PORT 6u
#define EX13__PRT CYREG_PRT6_PRT
#define EX13__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EX13__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EX13__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EX13__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EX13__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EX13__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EX13__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EX13__PS CYREG_PRT6_PS
#define EX13__SHIFT 6
#define EX13__SLW CYREG_PRT6_SLW

/* EX14 */
#define EX14__0__INTTYPE CYREG_PICU12_INTTYPE6
#define EX14__0__MASK 0x40u
#define EX14__0__PC CYREG_PRT12_PC6
#define EX14__0__PORT 12u
#define EX14__0__SHIFT 6
#define EX14__AG CYREG_PRT12_AG
#define EX14__BIE CYREG_PRT12_BIE
#define EX14__BIT_MASK CYREG_PRT12_BIT_MASK
#define EX14__BYP CYREG_PRT12_BYP
#define EX14__DM0 CYREG_PRT12_DM0
#define EX14__DM1 CYREG_PRT12_DM1
#define EX14__DM2 CYREG_PRT12_DM2
#define EX14__DR CYREG_PRT12_DR
#define EX14__INP_DIS CYREG_PRT12_INP_DIS
#define EX14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define EX14__MASK 0x40u
#define EX14__PORT 12u
#define EX14__PRT CYREG_PRT12_PRT
#define EX14__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define EX14__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define EX14__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define EX14__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define EX14__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define EX14__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define EX14__PS CYREG_PRT12_PS
#define EX14__SHIFT 6
#define EX14__SIO_CFG CYREG_PRT12_SIO_CFG
#define EX14__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define EX14__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define EX14__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define EX14__SLW CYREG_PRT12_SLW

/* EX15 */
#define EX15__0__INTTYPE CYREG_PICU12_INTTYPE7
#define EX15__0__MASK 0x80u
#define EX15__0__PC CYREG_PRT12_PC7
#define EX15__0__PORT 12u
#define EX15__0__SHIFT 7
#define EX15__AG CYREG_PRT12_AG
#define EX15__BIE CYREG_PRT12_BIE
#define EX15__BIT_MASK CYREG_PRT12_BIT_MASK
#define EX15__BYP CYREG_PRT12_BYP
#define EX15__DM0 CYREG_PRT12_DM0
#define EX15__DM1 CYREG_PRT12_DM1
#define EX15__DM2 CYREG_PRT12_DM2
#define EX15__DR CYREG_PRT12_DR
#define EX15__INP_DIS CYREG_PRT12_INP_DIS
#define EX15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define EX15__MASK 0x80u
#define EX15__PORT 12u
#define EX15__PRT CYREG_PRT12_PRT
#define EX15__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define EX15__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define EX15__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define EX15__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define EX15__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define EX15__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define EX15__PS CYREG_PRT12_PS
#define EX15__SHIFT 7
#define EX15__SIO_CFG CYREG_PRT12_SIO_CFG
#define EX15__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define EX15__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define EX15__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define EX15__SLW CYREG_PRT12_SLW

/* MUXO */
#define MUXO__0__INTTYPE CYREG_PICU3_INTTYPE1
#define MUXO__0__MASK 0x02u
#define MUXO__0__PC CYREG_PRT3_PC1
#define MUXO__0__PORT 3u
#define MUXO__0__SHIFT 1
#define MUXO__AG CYREG_PRT3_AG
#define MUXO__AMUX CYREG_PRT3_AMUX
#define MUXO__BIE CYREG_PRT3_BIE
#define MUXO__BIT_MASK CYREG_PRT3_BIT_MASK
#define MUXO__BYP CYREG_PRT3_BYP
#define MUXO__CTL CYREG_PRT3_CTL
#define MUXO__DM0 CYREG_PRT3_DM0
#define MUXO__DM1 CYREG_PRT3_DM1
#define MUXO__DM2 CYREG_PRT3_DM2
#define MUXO__DR CYREG_PRT3_DR
#define MUXO__INP_DIS CYREG_PRT3_INP_DIS
#define MUXO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MUXO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MUXO__LCD_EN CYREG_PRT3_LCD_EN
#define MUXO__MASK 0x02u
#define MUXO__PORT 3u
#define MUXO__PRT CYREG_PRT3_PRT
#define MUXO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MUXO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MUXO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MUXO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MUXO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MUXO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MUXO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MUXO__PS CYREG_PRT3_PS
#define MUXO__SHIFT 1
#define MUXO__SLW CYREG_PRT3_SLW

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1__DRQ_NUMBER 3u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 2u
#define DMA_1__TERMIN_EN 0u
#define DMA_1__TERMIN_SEL 0u
#define DMA_1__TERMOUT0_EN 1u
#define DMA_1__TERMOUT0_SEL 3u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* DMA_2 */
#define DMA_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_2__DRQ_NUMBER 10u
#define DMA_2__NUMBEROF_TDS 0u
#define DMA_2__PRIORITY 2u
#define DMA_2__TERMIN_EN 0u
#define DMA_2__TERMIN_SEL 0u
#define DMA_2__TERMOUT0_EN 1u
#define DMA_2__TERMOUT0_SEL 10u
#define DMA_2__TERMOUT1_EN 0u
#define DMA_2__TERMOUT1_SEL 0u

/* DMA_3 */
#define DMA_3__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_3__DRQ_NUMBER 4u
#define DMA_3__NUMBEROF_TDS 0u
#define DMA_3__PRIORITY 2u
#define DMA_3__TERMIN_EN 0u
#define DMA_3__TERMIN_SEL 0u
#define DMA_3__TERMOUT0_EN 1u
#define DMA_3__TERMOUT0_SEL 4u
#define DMA_3__TERMOUT1_EN 0u
#define DMA_3__TERMOUT1_SEL 0u

/* DMA_4 */
#define DMA_4__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_4__DRQ_NUMBER 5u
#define DMA_4__NUMBEROF_TDS 0u
#define DMA_4__PRIORITY 2u
#define DMA_4__TERMIN_EN 0u
#define DMA_4__TERMIN_SEL 0u
#define DMA_4__TERMOUT0_EN 1u
#define DMA_4__TERMOUT0_SEL 5u
#define DMA_4__TERMOUT1_EN 0u
#define DMA_4__TERMOUT1_SEL 0u

/* DMA_5 */
#define DMA_5__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_5__DRQ_NUMBER 6u
#define DMA_5__NUMBEROF_TDS 0u
#define DMA_5__PRIORITY 2u
#define DMA_5__TERMIN_EN 0u
#define DMA_5__TERMIN_SEL 0u
#define DMA_5__TERMOUT0_EN 1u
#define DMA_5__TERMOUT0_SEL 6u
#define DMA_5__TERMOUT1_EN 0u
#define DMA_5__TERMOUT1_SEL 0u

/* I2C_0_I2C_FF */
#define I2C_0_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_0_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_0_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_0_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_0_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_0_I2C_FF__D CYREG_I2C_D
#define I2C_0_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_0_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_0_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_0_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_0_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_0_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_0_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_0_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_0_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_0_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_0_I2C_IRQ */
#define I2C_0_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_0_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_0_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_0_I2C_IRQ__INTC_NUMBER 15u
#define I2C_0_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_0_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_0_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_0_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_1_bI2C_UDB */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B1_UDB04_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B1_UDB04_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B1_UDB04_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B1_UDB04_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B1_UDB04_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B1_UDB04_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B1_UDB07_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B1_UDB07_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B1_UDB07_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B1_UDB07_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B1_UDB07_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B1_UDB07_F1
#define I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x04u
#define I2C_1_I2C_IRQ__INTC_NUMBER 2u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 5u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU4_INTTYPE2
#define LED_2__0__MASK 0x04u
#define LED_2__0__PC CYREG_PRT4_PC2
#define LED_2__0__PORT 4u
#define LED_2__0__SHIFT 2
#define LED_2__AG CYREG_PRT4_AG
#define LED_2__AMUX CYREG_PRT4_AMUX
#define LED_2__BIE CYREG_PRT4_BIE
#define LED_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_2__BYP CYREG_PRT4_BYP
#define LED_2__CTL CYREG_PRT4_CTL
#define LED_2__DM0 CYREG_PRT4_DM0
#define LED_2__DM1 CYREG_PRT4_DM1
#define LED_2__DM2 CYREG_PRT4_DM2
#define LED_2__DR CYREG_PRT4_DR
#define LED_2__INP_DIS CYREG_PRT4_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT4_LCD_EN
#define LED_2__MASK 0x04u
#define LED_2__PORT 4u
#define LED_2__PRT CYREG_PRT4_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_2__PS CYREG_PRT4_PS
#define LED_2__SHIFT 2
#define LED_2__SLW CYREG_PRT4_SLW

/* LED_B */
#define LED_B__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED_B__0__MASK 0x40u
#define LED_B__0__PC CYREG_PRT0_PC6
#define LED_B__0__PORT 0u
#define LED_B__0__SHIFT 6
#define LED_B__AG CYREG_PRT0_AG
#define LED_B__AMUX CYREG_PRT0_AMUX
#define LED_B__BIE CYREG_PRT0_BIE
#define LED_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_B__BYP CYREG_PRT0_BYP
#define LED_B__CTL CYREG_PRT0_CTL
#define LED_B__DM0 CYREG_PRT0_DM0
#define LED_B__DM1 CYREG_PRT0_DM1
#define LED_B__DM2 CYREG_PRT0_DM2
#define LED_B__DR CYREG_PRT0_DR
#define LED_B__INP_DIS CYREG_PRT0_INP_DIS
#define LED_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_B__LCD_EN CYREG_PRT0_LCD_EN
#define LED_B__MASK 0x40u
#define LED_B__PORT 0u
#define LED_B__PRT CYREG_PRT0_PRT
#define LED_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_B__PS CYREG_PRT0_PS
#define LED_B__SHIFT 6
#define LED_B__SLW CYREG_PRT0_SLW

/* LED_G */
#define LED_G__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LED_G__0__MASK 0x04u
#define LED_G__0__PC CYREG_PRT12_PC2
#define LED_G__0__PORT 12u
#define LED_G__0__SHIFT 2
#define LED_G__AG CYREG_PRT12_AG
#define LED_G__BIE CYREG_PRT12_BIE
#define LED_G__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_G__BYP CYREG_PRT12_BYP
#define LED_G__DM0 CYREG_PRT12_DM0
#define LED_G__DM1 CYREG_PRT12_DM1
#define LED_G__DM2 CYREG_PRT12_DM2
#define LED_G__DR CYREG_PRT12_DR
#define LED_G__INP_DIS CYREG_PRT12_INP_DIS
#define LED_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_G__MASK 0x04u
#define LED_G__PORT 12u
#define LED_G__PRT CYREG_PRT12_PRT
#define LED_G__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_G__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_G__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_G__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_G__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_G__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_G__PS CYREG_PRT12_PS
#define LED_G__SHIFT 2
#define LED_G__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_G__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_G__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_G__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_G__SLW CYREG_PRT12_SLW

/* LED_R */
#define LED_R__0__INTTYPE CYREG_PICU12_INTTYPE3
#define LED_R__0__MASK 0x08u
#define LED_R__0__PC CYREG_PRT12_PC3
#define LED_R__0__PORT 12u
#define LED_R__0__SHIFT 3
#define LED_R__AG CYREG_PRT12_AG
#define LED_R__BIE CYREG_PRT12_BIE
#define LED_R__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_R__BYP CYREG_PRT12_BYP
#define LED_R__DM0 CYREG_PRT12_DM0
#define LED_R__DM1 CYREG_PRT12_DM1
#define LED_R__DM2 CYREG_PRT12_DM2
#define LED_R__DR CYREG_PRT12_DR
#define LED_R__INP_DIS CYREG_PRT12_INP_DIS
#define LED_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_R__MASK 0x08u
#define LED_R__PORT 12u
#define LED_R__PRT CYREG_PRT12_PRT
#define LED_R__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_R__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_R__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_R__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_R__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_R__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_R__PS CYREG_PRT12_PS
#define LED_R__SHIFT 3
#define LED_R__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_R__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_R__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_R__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_R__SLW CYREG_PRT12_SLW

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC3_BST
#define PGA_1_SC__CLK CYREG_SC3_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x08u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x08u
#define PGA_1_SC__CR0 CYREG_SC3_CR0
#define PGA_1_SC__CR1 CYREG_SC3_CR1
#define PGA_1_SC__CR2 CYREG_SC3_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x08u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x08u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x08u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x08u
#define PGA_1_SC__SW0 CYREG_SC3_SW0
#define PGA_1_SC__SW10 CYREG_SC3_SW10
#define PGA_1_SC__SW2 CYREG_SC3_SW2
#define PGA_1_SC__SW3 CYREG_SC3_SW3
#define PGA_1_SC__SW4 CYREG_SC3_SW4
#define PGA_1_SC__SW6 CYREG_SC3_SW6
#define PGA_1_SC__SW7 CYREG_SC3_SW7
#define PGA_1_SC__SW8 CYREG_SC3_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x08u

/* PGA_2_SC */
#define PGA_2_SC__BST CYREG_SC2_BST
#define PGA_2_SC__CLK CYREG_SC2_CLK
#define PGA_2_SC__CMPINV CYREG_SC_CMPINV
#define PGA_2_SC__CMPINV_MASK 0x04u
#define PGA_2_SC__CPTR CYREG_SC_CPTR
#define PGA_2_SC__CPTR_MASK 0x04u
#define PGA_2_SC__CR0 CYREG_SC2_CR0
#define PGA_2_SC__CR1 CYREG_SC2_CR1
#define PGA_2_SC__CR2 CYREG_SC2_CR2
#define PGA_2_SC__MSK CYREG_SC_MSK
#define PGA_2_SC__MSK_MASK 0x04u
#define PGA_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_2_SC__PM_ACT_MSK 0x04u
#define PGA_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_2_SC__PM_STBY_MSK 0x04u
#define PGA_2_SC__SR CYREG_SC_SR
#define PGA_2_SC__SR_MASK 0x04u
#define PGA_2_SC__SW0 CYREG_SC2_SW0
#define PGA_2_SC__SW10 CYREG_SC2_SW10
#define PGA_2_SC__SW2 CYREG_SC2_SW2
#define PGA_2_SC__SW3 CYREG_SC2_SW3
#define PGA_2_SC__SW4 CYREG_SC2_SW4
#define PGA_2_SC__SW6 CYREG_SC2_SW6
#define PGA_2_SC__SW7 CYREG_SC2_SW7
#define PGA_2_SC__SW8 CYREG_SC2_SW8
#define PGA_2_SC__WRK1 CYREG_SC_WRK1
#define PGA_2_SC__WRK1_MASK 0x04u

/* PWMH1 */
#define PWMH1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define PWMH1__0__MASK 0x08u
#define PWMH1__0__PC CYREG_IO_PC_PRT15_PC3
#define PWMH1__0__PORT 15u
#define PWMH1__0__SHIFT 3
#define PWMH1__AG CYREG_PRT15_AG
#define PWMH1__AMUX CYREG_PRT15_AMUX
#define PWMH1__BIE CYREG_PRT15_BIE
#define PWMH1__BIT_MASK CYREG_PRT15_BIT_MASK
#define PWMH1__BYP CYREG_PRT15_BYP
#define PWMH1__CTL CYREG_PRT15_CTL
#define PWMH1__DM0 CYREG_PRT15_DM0
#define PWMH1__DM1 CYREG_PRT15_DM1
#define PWMH1__DM2 CYREG_PRT15_DM2
#define PWMH1__DR CYREG_PRT15_DR
#define PWMH1__INP_DIS CYREG_PRT15_INP_DIS
#define PWMH1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PWMH1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PWMH1__LCD_EN CYREG_PRT15_LCD_EN
#define PWMH1__MASK 0x08u
#define PWMH1__PORT 15u
#define PWMH1__PRT CYREG_PRT15_PRT
#define PWMH1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PWMH1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PWMH1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PWMH1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PWMH1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PWMH1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PWMH1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PWMH1__PS CYREG_PRT15_PS
#define PWMH1__SHIFT 3
#define PWMH1__SLW CYREG_PRT15_SLW

/* PWMH2 */
#define PWMH2__0__INTTYPE CYREG_PICU5_INTTYPE5
#define PWMH2__0__MASK 0x20u
#define PWMH2__0__PC CYREG_PRT5_PC5
#define PWMH2__0__PORT 5u
#define PWMH2__0__SHIFT 5
#define PWMH2__AG CYREG_PRT5_AG
#define PWMH2__AMUX CYREG_PRT5_AMUX
#define PWMH2__BIE CYREG_PRT5_BIE
#define PWMH2__BIT_MASK CYREG_PRT5_BIT_MASK
#define PWMH2__BYP CYREG_PRT5_BYP
#define PWMH2__CTL CYREG_PRT5_CTL
#define PWMH2__DM0 CYREG_PRT5_DM0
#define PWMH2__DM1 CYREG_PRT5_DM1
#define PWMH2__DM2 CYREG_PRT5_DM2
#define PWMH2__DR CYREG_PRT5_DR
#define PWMH2__INP_DIS CYREG_PRT5_INP_DIS
#define PWMH2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PWMH2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PWMH2__LCD_EN CYREG_PRT5_LCD_EN
#define PWMH2__MASK 0x20u
#define PWMH2__PORT 5u
#define PWMH2__PRT CYREG_PRT5_PRT
#define PWMH2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PWMH2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PWMH2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PWMH2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PWMH2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PWMH2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PWMH2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PWMH2__PS CYREG_PRT5_PS
#define PWMH2__SHIFT 5
#define PWMH2__SLW CYREG_PRT5_SLW

/* PWMH3 */
#define PWMH3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define PWMH3__0__MASK 0x80u
#define PWMH3__0__PC CYREG_PRT1_PC7
#define PWMH3__0__PORT 1u
#define PWMH3__0__SHIFT 7
#define PWMH3__AG CYREG_PRT1_AG
#define PWMH3__AMUX CYREG_PRT1_AMUX
#define PWMH3__BIE CYREG_PRT1_BIE
#define PWMH3__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWMH3__BYP CYREG_PRT1_BYP
#define PWMH3__CTL CYREG_PRT1_CTL
#define PWMH3__DM0 CYREG_PRT1_DM0
#define PWMH3__DM1 CYREG_PRT1_DM1
#define PWMH3__DM2 CYREG_PRT1_DM2
#define PWMH3__DR CYREG_PRT1_DR
#define PWMH3__INP_DIS CYREG_PRT1_INP_DIS
#define PWMH3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWMH3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWMH3__LCD_EN CYREG_PRT1_LCD_EN
#define PWMH3__MASK 0x80u
#define PWMH3__PORT 1u
#define PWMH3__PRT CYREG_PRT1_PRT
#define PWMH3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWMH3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWMH3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWMH3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWMH3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWMH3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWMH3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWMH3__PS CYREG_PRT1_PS
#define PWMH3__SHIFT 7
#define PWMH3__SLW CYREG_PRT1_SLW

/* PWML1 */
#define PWML1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define PWML1__0__MASK 0x04u
#define PWML1__0__PC CYREG_IO_PC_PRT15_PC2
#define PWML1__0__PORT 15u
#define PWML1__0__SHIFT 2
#define PWML1__AG CYREG_PRT15_AG
#define PWML1__AMUX CYREG_PRT15_AMUX
#define PWML1__BIE CYREG_PRT15_BIE
#define PWML1__BIT_MASK CYREG_PRT15_BIT_MASK
#define PWML1__BYP CYREG_PRT15_BYP
#define PWML1__CTL CYREG_PRT15_CTL
#define PWML1__DM0 CYREG_PRT15_DM0
#define PWML1__DM1 CYREG_PRT15_DM1
#define PWML1__DM2 CYREG_PRT15_DM2
#define PWML1__DR CYREG_PRT15_DR
#define PWML1__INP_DIS CYREG_PRT15_INP_DIS
#define PWML1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PWML1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PWML1__LCD_EN CYREG_PRT15_LCD_EN
#define PWML1__MASK 0x04u
#define PWML1__PORT 15u
#define PWML1__PRT CYREG_PRT15_PRT
#define PWML1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PWML1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PWML1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PWML1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PWML1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PWML1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PWML1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PWML1__PS CYREG_PRT15_PS
#define PWML1__SHIFT 2
#define PWML1__SLW CYREG_PRT15_SLW

/* PWML2 */
#define PWML2__0__INTTYPE CYREG_PICU5_INTTYPE4
#define PWML2__0__MASK 0x10u
#define PWML2__0__PC CYREG_PRT5_PC4
#define PWML2__0__PORT 5u
#define PWML2__0__SHIFT 4
#define PWML2__AG CYREG_PRT5_AG
#define PWML2__AMUX CYREG_PRT5_AMUX
#define PWML2__BIE CYREG_PRT5_BIE
#define PWML2__BIT_MASK CYREG_PRT5_BIT_MASK
#define PWML2__BYP CYREG_PRT5_BYP
#define PWML2__CTL CYREG_PRT5_CTL
#define PWML2__DM0 CYREG_PRT5_DM0
#define PWML2__DM1 CYREG_PRT5_DM1
#define PWML2__DM2 CYREG_PRT5_DM2
#define PWML2__DR CYREG_PRT5_DR
#define PWML2__INP_DIS CYREG_PRT5_INP_DIS
#define PWML2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PWML2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PWML2__LCD_EN CYREG_PRT5_LCD_EN
#define PWML2__MASK 0x10u
#define PWML2__PORT 5u
#define PWML2__PRT CYREG_PRT5_PRT
#define PWML2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PWML2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PWML2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PWML2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PWML2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PWML2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PWML2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PWML2__PS CYREG_PRT5_PS
#define PWML2__SHIFT 4
#define PWML2__SLW CYREG_PRT5_SLW

/* PWML3 */
#define PWML3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PWML3__0__MASK 0x40u
#define PWML3__0__PC CYREG_PRT1_PC6
#define PWML3__0__PORT 1u
#define PWML3__0__SHIFT 6
#define PWML3__AG CYREG_PRT1_AG
#define PWML3__AMUX CYREG_PRT1_AMUX
#define PWML3__BIE CYREG_PRT1_BIE
#define PWML3__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWML3__BYP CYREG_PRT1_BYP
#define PWML3__CTL CYREG_PRT1_CTL
#define PWML3__DM0 CYREG_PRT1_DM0
#define PWML3__DM1 CYREG_PRT1_DM1
#define PWML3__DM2 CYREG_PRT1_DM2
#define PWML3__DR CYREG_PRT1_DR
#define PWML3__INP_DIS CYREG_PRT1_INP_DIS
#define PWML3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWML3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWML3__LCD_EN CYREG_PRT1_LCD_EN
#define PWML3__MASK 0x40u
#define PWML3__PORT 1u
#define PWML3__PRT CYREG_PRT1_PRT
#define PWML3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWML3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWML3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWML3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWML3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWML3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWML3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWML3__PS CYREG_PRT1_PS
#define PWML3__SHIFT 6
#define PWML3__SLW CYREG_PRT1_SLW

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1

/* PWM_2_PWMHW */
#define PWM_2_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x01u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x01u
#define PWM_2_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR0_SR0

/* SCL_0 */
#define SCL_0__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_0__0__MASK 0x10u
#define SCL_0__0__PC CYREG_PRT12_PC4
#define SCL_0__0__PORT 12u
#define SCL_0__0__SHIFT 4
#define SCL_0__AG CYREG_PRT12_AG
#define SCL_0__BIE CYREG_PRT12_BIE
#define SCL_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_0__BYP CYREG_PRT12_BYP
#define SCL_0__DM0 CYREG_PRT12_DM0
#define SCL_0__DM1 CYREG_PRT12_DM1
#define SCL_0__DM2 CYREG_PRT12_DM2
#define SCL_0__DR CYREG_PRT12_DR
#define SCL_0__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_0__MASK 0x10u
#define SCL_0__PORT 12u
#define SCL_0__PRT CYREG_PRT12_PRT
#define SCL_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_0__PS CYREG_PRT12_PS
#define SCL_0__SHIFT 4
#define SCL_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_0__SLW CYREG_PRT12_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_0 */
#define SDA_0__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_0__0__MASK 0x20u
#define SDA_0__0__PC CYREG_PRT12_PC5
#define SDA_0__0__PORT 12u
#define SDA_0__0__SHIFT 5
#define SDA_0__AG CYREG_PRT12_AG
#define SDA_0__BIE CYREG_PRT12_BIE
#define SDA_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_0__BYP CYREG_PRT12_BYP
#define SDA_0__DM0 CYREG_PRT12_DM0
#define SDA_0__DM1 CYREG_PRT12_DM1
#define SDA_0__DM2 CYREG_PRT12_DM2
#define SDA_0__DR CYREG_PRT12_DR
#define SDA_0__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_0__MASK 0x20u
#define SDA_0__PORT 12u
#define SDA_0__PRT CYREG_PRT12_PRT
#define SDA_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_0__PS CYREG_PRT12_PS
#define SDA_0__SHIFT 5
#define SDA_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_0__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* WDCLK */
#define WDCLK__0__INTTYPE CYREG_PICU5_INTTYPE6
#define WDCLK__0__MASK 0x40u
#define WDCLK__0__PC CYREG_PRT5_PC6
#define WDCLK__0__PORT 5u
#define WDCLK__0__SHIFT 6
#define WDCLK__AG CYREG_PRT5_AG
#define WDCLK__AMUX CYREG_PRT5_AMUX
#define WDCLK__BIE CYREG_PRT5_BIE
#define WDCLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define WDCLK__BYP CYREG_PRT5_BYP
#define WDCLK__CTL CYREG_PRT5_CTL
#define WDCLK__DM0 CYREG_PRT5_DM0
#define WDCLK__DM1 CYREG_PRT5_DM1
#define WDCLK__DM2 CYREG_PRT5_DM2
#define WDCLK__DR CYREG_PRT5_DR
#define WDCLK__INP_DIS CYREG_PRT5_INP_DIS
#define WDCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define WDCLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define WDCLK__LCD_EN CYREG_PRT5_LCD_EN
#define WDCLK__MASK 0x40u
#define WDCLK__PORT 5u
#define WDCLK__PRT CYREG_PRT5_PRT
#define WDCLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define WDCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define WDCLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define WDCLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define WDCLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define WDCLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define WDCLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define WDCLK__PS CYREG_PRT5_PS
#define WDCLK__SHIFT 6
#define WDCLK__SLW CYREG_PRT5_SLW

/* AOP_IN */
#define AOP_IN__0__INTTYPE CYREG_PICU3_INTTYPE4
#define AOP_IN__0__MASK 0x10u
#define AOP_IN__0__PC CYREG_PRT3_PC4
#define AOP_IN__0__PORT 3u
#define AOP_IN__0__SHIFT 4
#define AOP_IN__AG CYREG_PRT3_AG
#define AOP_IN__AMUX CYREG_PRT3_AMUX
#define AOP_IN__BIE CYREG_PRT3_BIE
#define AOP_IN__BIT_MASK CYREG_PRT3_BIT_MASK
#define AOP_IN__BYP CYREG_PRT3_BYP
#define AOP_IN__CTL CYREG_PRT3_CTL
#define AOP_IN__DM0 CYREG_PRT3_DM0
#define AOP_IN__DM1 CYREG_PRT3_DM1
#define AOP_IN__DM2 CYREG_PRT3_DM2
#define AOP_IN__DR CYREG_PRT3_DR
#define AOP_IN__INP_DIS CYREG_PRT3_INP_DIS
#define AOP_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AOP_IN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AOP_IN__LCD_EN CYREG_PRT3_LCD_EN
#define AOP_IN__MASK 0x10u
#define AOP_IN__PORT 3u
#define AOP_IN__PRT CYREG_PRT3_PRT
#define AOP_IN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AOP_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AOP_IN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AOP_IN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AOP_IN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AOP_IN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AOP_IN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AOP_IN__PS CYREG_PRT3_PS
#define AOP_IN__SHIFT 4
#define AOP_IN__SLW CYREG_PRT3_SLW

/* LED_HB */
#define LED_HB__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED_HB__0__MASK 0x80u
#define LED_HB__0__PC CYREG_PRT0_PC7
#define LED_HB__0__PORT 0u
#define LED_HB__0__SHIFT 7
#define LED_HB__AG CYREG_PRT0_AG
#define LED_HB__AMUX CYREG_PRT0_AMUX
#define LED_HB__BIE CYREG_PRT0_BIE
#define LED_HB__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_HB__BYP CYREG_PRT0_BYP
#define LED_HB__CTL CYREG_PRT0_CTL
#define LED_HB__DM0 CYREG_PRT0_DM0
#define LED_HB__DM1 CYREG_PRT0_DM1
#define LED_HB__DM2 CYREG_PRT0_DM2
#define LED_HB__DR CYREG_PRT0_DR
#define LED_HB__INP_DIS CYREG_PRT0_INP_DIS
#define LED_HB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_HB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_HB__LCD_EN CYREG_PRT0_LCD_EN
#define LED_HB__MASK 0x80u
#define LED_HB__PORT 0u
#define LED_HB__PRT CYREG_PRT0_PRT
#define LED_HB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_HB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_HB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_HB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_HB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_HB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_HB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_HB__PS CYREG_PRT0_PS
#define LED_HB__SHIFT 7
#define LED_HB__SLW CYREG_PRT0_SLW

/* NOT_RE */
#define NOT_RE__0__INTTYPE CYREG_PICU15_INTTYPE5
#define NOT_RE__0__MASK 0x20u
#define NOT_RE__0__PC CYREG_IO_PC_PRT15_PC5
#define NOT_RE__0__PORT 15u
#define NOT_RE__0__SHIFT 5
#define NOT_RE__AG CYREG_PRT15_AG
#define NOT_RE__AMUX CYREG_PRT15_AMUX
#define NOT_RE__BIE CYREG_PRT15_BIE
#define NOT_RE__BIT_MASK CYREG_PRT15_BIT_MASK
#define NOT_RE__BYP CYREG_PRT15_BYP
#define NOT_RE__CTL CYREG_PRT15_CTL
#define NOT_RE__DM0 CYREG_PRT15_DM0
#define NOT_RE__DM1 CYREG_PRT15_DM1
#define NOT_RE__DM2 CYREG_PRT15_DM2
#define NOT_RE__DR CYREG_PRT15_DR
#define NOT_RE__INP_DIS CYREG_PRT15_INP_DIS
#define NOT_RE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define NOT_RE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define NOT_RE__LCD_EN CYREG_PRT15_LCD_EN
#define NOT_RE__MASK 0x20u
#define NOT_RE__PORT 15u
#define NOT_RE__PRT CYREG_PRT15_PRT
#define NOT_RE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define NOT_RE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define NOT_RE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define NOT_RE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define NOT_RE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define NOT_RE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define NOT_RE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define NOT_RE__PS CYREG_PRT15_PS
#define NOT_RE__SHIFT 5
#define NOT_RE__SLW CYREG_PRT15_SLW

/* SG_VO1 */
#define SG_VO1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define SG_VO1__0__MASK 0x80u
#define SG_VO1__0__PC CYREG_PRT3_PC7
#define SG_VO1__0__PORT 3u
#define SG_VO1__0__SHIFT 7
#define SG_VO1__AG CYREG_PRT3_AG
#define SG_VO1__AMUX CYREG_PRT3_AMUX
#define SG_VO1__BIE CYREG_PRT3_BIE
#define SG_VO1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SG_VO1__BYP CYREG_PRT3_BYP
#define SG_VO1__CTL CYREG_PRT3_CTL
#define SG_VO1__DM0 CYREG_PRT3_DM0
#define SG_VO1__DM1 CYREG_PRT3_DM1
#define SG_VO1__DM2 CYREG_PRT3_DM2
#define SG_VO1__DR CYREG_PRT3_DR
#define SG_VO1__INP_DIS CYREG_PRT3_INP_DIS
#define SG_VO1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SG_VO1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SG_VO1__LCD_EN CYREG_PRT3_LCD_EN
#define SG_VO1__MASK 0x80u
#define SG_VO1__PORT 3u
#define SG_VO1__PRT CYREG_PRT3_PRT
#define SG_VO1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SG_VO1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SG_VO1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SG_VO1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SG_VO1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SG_VO1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SG_VO1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SG_VO1__PS CYREG_PRT3_PS
#define SG_VO1__SHIFT 7
#define SG_VO1__SLW CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__A0_REG CYREG_B1_UDB10_A0
#define SPIM_1_BSPIM_sR16_Dp_u0__A1_REG CYREG_B1_UDB10_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__D0_REG CYREG_B1_UDB10_D0
#define SPIM_1_BSPIM_sR16_Dp_u0__D1_REG CYREG_B1_UDB10_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__F0_REG CYREG_B1_UDB10_F0
#define SPIM_1_BSPIM_sR16_Dp_u0__F1_REG CYREG_B1_UDB10_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SPIM_1_BSPIM_sR16_Dp_u1__A0_REG CYREG_B1_UDB11_A0
#define SPIM_1_BSPIM_sR16_Dp_u1__A1_REG CYREG_B1_UDB11_A1
#define SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SPIM_1_BSPIM_sR16_Dp_u1__D0_REG CYREG_B1_UDB11_D0
#define SPIM_1_BSPIM_sR16_Dp_u1__D1_REG CYREG_B1_UDB11_D1
#define SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SPIM_1_BSPIM_sR16_Dp_u1__F0_REG CYREG_B1_UDB11_F0
#define SPIM_1_BSPIM_sR16_Dp_u1__F1_REG CYREG_B1_UDB11_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST

/* SPIM_2_BSPIM */
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_2_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_2_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_RxStsReg__4__POS 4
#define SPIM_2_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_2_BSPIM_RxStsReg__5__POS 5
#define SPIM_2_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_2_BSPIM_RxStsReg__6__POS 6
#define SPIM_2_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_2_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_2_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB01_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB01_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB01_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB01_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB01_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB01_F1
#define SPIM_2_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_2_BSPIM_TxStsReg__0__POS 0
#define SPIM_2_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_2_BSPIM_TxStsReg__1__POS 1
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_2_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_2_BSPIM_TxStsReg__2__POS 2
#define SPIM_2_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_2_BSPIM_TxStsReg__3__POS 3
#define SPIM_2_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_TxStsReg__4__POS 4
#define SPIM_2_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_2_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_2_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB01_ST

/* SPIM_2_IntClock */
#define SPIM_2_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define SPIM_2_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define SPIM_2_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define SPIM_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_2_IntClock__INDEX 0x06u
#define SPIM_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_2_IntClock__PM_ACT_MSK 0x40u
#define SPIM_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_2_IntClock__PM_STBY_MSK 0x40u

/* SPI_CS */
#define SPI_CS__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SPI_CS__0__MASK 0x10u
#define SPI_CS__0__PC CYREG_PRT2_PC4
#define SPI_CS__0__PORT 2u
#define SPI_CS__0__SHIFT 4
#define SPI_CS__AG CYREG_PRT2_AG
#define SPI_CS__AMUX CYREG_PRT2_AMUX
#define SPI_CS__BIE CYREG_PRT2_BIE
#define SPI_CS__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_CS__BYP CYREG_PRT2_BYP
#define SPI_CS__CTL CYREG_PRT2_CTL
#define SPI_CS__DM0 CYREG_PRT2_DM0
#define SPI_CS__DM1 CYREG_PRT2_DM1
#define SPI_CS__DM2 CYREG_PRT2_DM2
#define SPI_CS__DR CYREG_PRT2_DR
#define SPI_CS__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_CS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_CS__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_CS__MASK 0x10u
#define SPI_CS__PORT 2u
#define SPI_CS__PRT CYREG_PRT2_PRT
#define SPI_CS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_CS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_CS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_CS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_CS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_CS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_CS__PS CYREG_PRT2_PS
#define SPI_CS__SHIFT 4
#define SPI_CS__SLW CYREG_PRT2_SLW

/* UART_2_BUART */
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_2_BUART_sRX_RxSts__3__POS 3
#define UART_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_2_BUART_sRX_RxSts__4__POS 4
#define UART_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_2_BUART_sRX_RxSts__5__POS 5
#define UART_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_2_BUART_sTX_TxSts__0__POS 0
#define UART_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_2_BUART_sTX_TxSts__1__POS 1
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_2_BUART_sTX_TxSts__2__POS 2
#define UART_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_2_BUART_sTX_TxSts__3__POS 3
#define UART_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define UART_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST

/* isr_t1 */
#define isr_t1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_t1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_t1__INTC_MASK 0x40000u
#define isr_t1__INTC_NUMBER 18u
#define isr_t1__INTC_PRIOR_NUM 6u
#define isr_t1__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_t1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_t1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_t2 */
#define isr_t2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_t2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_t2__INTC_MASK 0x80000u
#define isr_t2__INTC_NUMBER 19u
#define isr_t2__INTC_PRIOR_NUM 7u
#define isr_t2__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_t2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_t2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_CLK */
#define ADC_CLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_CLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_CLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_CLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_CLK__INDEX 0x04u
#define ADC_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_CLK__PM_ACT_MSK 0x10u
#define ADC_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_CLK__PM_STBY_MSK 0x10u

/* AOP_OUT */
#define AOP_OUT__0__INTTYPE CYREG_PICU3_INTTYPE6
#define AOP_OUT__0__MASK 0x40u
#define AOP_OUT__0__PC CYREG_PRT3_PC6
#define AOP_OUT__0__PORT 3u
#define AOP_OUT__0__SHIFT 6
#define AOP_OUT__AG CYREG_PRT3_AG
#define AOP_OUT__AMUX CYREG_PRT3_AMUX
#define AOP_OUT__BIE CYREG_PRT3_BIE
#define AOP_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define AOP_OUT__BYP CYREG_PRT3_BYP
#define AOP_OUT__CTL CYREG_PRT3_CTL
#define AOP_OUT__DM0 CYREG_PRT3_DM0
#define AOP_OUT__DM1 CYREG_PRT3_DM1
#define AOP_OUT__DM2 CYREG_PRT3_DM2
#define AOP_OUT__DR CYREG_PRT3_DR
#define AOP_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define AOP_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AOP_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AOP_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define AOP_OUT__MASK 0x40u
#define AOP_OUT__PORT 3u
#define AOP_OUT__PRT CYREG_PRT3_PRT
#define AOP_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AOP_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AOP_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AOP_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AOP_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AOP_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AOP_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AOP_OUT__PS CYREG_PRT3_PS
#define AOP_OUT__SHIFT 6
#define AOP_OUT__SLW CYREG_PRT3_SLW

/* NOT_RE2 */
#define NOT_RE2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define NOT_RE2__0__MASK 0x02u
#define NOT_RE2__0__PC CYREG_PRT6_PC1
#define NOT_RE2__0__PORT 6u
#define NOT_RE2__0__SHIFT 1
#define NOT_RE2__AG CYREG_PRT6_AG
#define NOT_RE2__AMUX CYREG_PRT6_AMUX
#define NOT_RE2__BIE CYREG_PRT6_BIE
#define NOT_RE2__BIT_MASK CYREG_PRT6_BIT_MASK
#define NOT_RE2__BYP CYREG_PRT6_BYP
#define NOT_RE2__CTL CYREG_PRT6_CTL
#define NOT_RE2__DM0 CYREG_PRT6_DM0
#define NOT_RE2__DM1 CYREG_PRT6_DM1
#define NOT_RE2__DM2 CYREG_PRT6_DM2
#define NOT_RE2__DR CYREG_PRT6_DR
#define NOT_RE2__INP_DIS CYREG_PRT6_INP_DIS
#define NOT_RE2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define NOT_RE2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define NOT_RE2__LCD_EN CYREG_PRT6_LCD_EN
#define NOT_RE2__MASK 0x02u
#define NOT_RE2__PORT 6u
#define NOT_RE2__PRT CYREG_PRT6_PRT
#define NOT_RE2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define NOT_RE2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define NOT_RE2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define NOT_RE2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define NOT_RE2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define NOT_RE2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define NOT_RE2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define NOT_RE2__PS CYREG_PRT6_PS
#define NOT_RE2__SHIFT 1
#define NOT_RE2__SLW CYREG_PRT6_SLW

/* NOT_RE3 */
#define NOT_RE3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define NOT_RE3__0__MASK 0x80u
#define NOT_RE3__0__PC CYREG_PRT2_PC7
#define NOT_RE3__0__PORT 2u
#define NOT_RE3__0__SHIFT 7
#define NOT_RE3__AG CYREG_PRT2_AG
#define NOT_RE3__AMUX CYREG_PRT2_AMUX
#define NOT_RE3__BIE CYREG_PRT2_BIE
#define NOT_RE3__BIT_MASK CYREG_PRT2_BIT_MASK
#define NOT_RE3__BYP CYREG_PRT2_BYP
#define NOT_RE3__CTL CYREG_PRT2_CTL
#define NOT_RE3__DM0 CYREG_PRT2_DM0
#define NOT_RE3__DM1 CYREG_PRT2_DM1
#define NOT_RE3__DM2 CYREG_PRT2_DM2
#define NOT_RE3__DR CYREG_PRT2_DR
#define NOT_RE3__INP_DIS CYREG_PRT2_INP_DIS
#define NOT_RE3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define NOT_RE3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NOT_RE3__LCD_EN CYREG_PRT2_LCD_EN
#define NOT_RE3__MASK 0x80u
#define NOT_RE3__PORT 2u
#define NOT_RE3__PRT CYREG_PRT2_PRT
#define NOT_RE3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NOT_RE3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NOT_RE3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NOT_RE3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NOT_RE3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NOT_RE3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NOT_RE3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NOT_RE3__PS CYREG_PRT2_PS
#define NOT_RE3__SHIFT 7
#define NOT_RE3__SLW CYREG_PRT2_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x02u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x02u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
#define Opamp_2_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x01u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x01u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP0_TR1

/* SPI_CLK */
#define SPI_CLK__0__INTTYPE CYREG_PICU2_INTTYPE1
#define SPI_CLK__0__MASK 0x02u
#define SPI_CLK__0__PC CYREG_PRT2_PC1
#define SPI_CLK__0__PORT 2u
#define SPI_CLK__0__SHIFT 1
#define SPI_CLK__AG CYREG_PRT2_AG
#define SPI_CLK__AMUX CYREG_PRT2_AMUX
#define SPI_CLK__BIE CYREG_PRT2_BIE
#define SPI_CLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_CLK__BYP CYREG_PRT2_BYP
#define SPI_CLK__CTL CYREG_PRT2_CTL
#define SPI_CLK__DM0 CYREG_PRT2_DM0
#define SPI_CLK__DM1 CYREG_PRT2_DM1
#define SPI_CLK__DM2 CYREG_PRT2_DM2
#define SPI_CLK__DR CYREG_PRT2_DR
#define SPI_CLK__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_CLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_CLK__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_CLK__MASK 0x02u
#define SPI_CLK__PORT 2u
#define SPI_CLK__PRT CYREG_PRT2_PRT
#define SPI_CLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_CLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_CLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_CLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_CLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_CLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_CLK__PS CYREG_PRT2_PS
#define SPI_CLK__SHIFT 1
#define SPI_CLK__SLW CYREG_PRT2_SLW

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x02u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x02u
#define Timer_1_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR1_SR0

/* Timer_2_TimerHW */
#define Timer_2_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x04u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x04u
#define Timer_2_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR2_SR0

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* SPIM_Clk */
#define SPIM_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIM_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIM_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIM_Clk__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_Clk__INDEX 0x02u
#define SPIM_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_Clk__PM_ACT_MSK 0x04u
#define SPIM_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_Clk__PM_STBY_MSK 0x04u

/* SPI_MISO */
#define SPI_MISO__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SPI_MISO__0__MASK 0x08u
#define SPI_MISO__0__PC CYREG_PRT2_PC3
#define SPI_MISO__0__PORT 2u
#define SPI_MISO__0__SHIFT 3
#define SPI_MISO__AG CYREG_PRT2_AG
#define SPI_MISO__AMUX CYREG_PRT2_AMUX
#define SPI_MISO__BIE CYREG_PRT2_BIE
#define SPI_MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_MISO__BYP CYREG_PRT2_BYP
#define SPI_MISO__CTL CYREG_PRT2_CTL
#define SPI_MISO__DM0 CYREG_PRT2_DM0
#define SPI_MISO__DM1 CYREG_PRT2_DM1
#define SPI_MISO__DM2 CYREG_PRT2_DM2
#define SPI_MISO__DR CYREG_PRT2_DR
#define SPI_MISO__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_MISO__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_MISO__MASK 0x08u
#define SPI_MISO__PORT 2u
#define SPI_MISO__PRT CYREG_PRT2_PRT
#define SPI_MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_MISO__PS CYREG_PRT2_PS
#define SPI_MISO__SHIFT 3
#define SPI_MISO__SLW CYREG_PRT2_SLW

/* SPI_MOSI */
#define SPI_MOSI__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SPI_MOSI__0__MASK 0x04u
#define SPI_MOSI__0__PC CYREG_PRT2_PC2
#define SPI_MOSI__0__PORT 2u
#define SPI_MOSI__0__SHIFT 2
#define SPI_MOSI__AG CYREG_PRT2_AG
#define SPI_MOSI__AMUX CYREG_PRT2_AMUX
#define SPI_MOSI__BIE CYREG_PRT2_BIE
#define SPI_MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_MOSI__BYP CYREG_PRT2_BYP
#define SPI_MOSI__CTL CYREG_PRT2_CTL
#define SPI_MOSI__DM0 CYREG_PRT2_DM0
#define SPI_MOSI__DM1 CYREG_PRT2_DM1
#define SPI_MOSI__DM2 CYREG_PRT2_DM2
#define SPI_MOSI__DR CYREG_PRT2_DR
#define SPI_MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_MOSI__MASK 0x04u
#define SPI_MOSI__PORT 2u
#define SPI_MOSI__PRT CYREG_PRT2_PRT
#define SPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_MOSI__PS CYREG_PRT2_PS
#define SPI_MOSI__SHIFT 2
#define SPI_MOSI__SLW CYREG_PRT2_SLW

/* T2_RESET */
#define T2_RESET_Sync_ctrl_reg__0__MASK 0x01u
#define T2_RESET_Sync_ctrl_reg__0__POS 0
#define T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define T2_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define T2_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define T2_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define T2_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define T2_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define T2_RESET_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define T2_RESET_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define T2_RESET_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define T2_RESET_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define T2_RESET_Sync_ctrl_reg__MASK 0x01u
#define T2_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define T2_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define T2_RESET_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Use_Hall */
#define Use_Hall_Sync_ctrl_reg__0__MASK 0x01u
#define Use_Hall_Sync_ctrl_reg__0__POS 0
#define Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Use_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Use_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Use_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Use_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Use_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Use_Hall_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Use_Hall_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Use_Hall_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Use_Hall_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Use_Hall_Sync_ctrl_reg__MASK 0x01u
#define Use_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Use_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Use_Hall_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_1_bQuadDec */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* QuadDec_1_Cnt16_CounterUDB */
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* QuadDec_1_isr */
#define QuadDec_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_1_isr__INTC_MASK 0x08u
#define QuadDec_1_isr__INTC_NUMBER 3u
#define QuadDec_1_isr__INTC_PRIOR_NUM 7u
#define QuadDec_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define QuadDec_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x10u
#define USBUART_1_ep_1__INTC_NUMBER 4u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x20u
#define USBUART_1_ep_2__INTC_NUMBER 5u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x40u
#define USBUART_1_ep_3__INTC_NUMBER 6u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep1 */
#define USBUART_1_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep1__DRQ_NUMBER 0u
#define USBUART_1_ep1__NUMBEROF_TDS 0u
#define USBUART_1_ep1__PRIORITY 2u
#define USBUART_1_ep1__TERMIN_EN 1u
#define USBUART_1_ep1__TERMIN_SEL 0u
#define USBUART_1_ep1__TERMOUT0_EN 0u
#define USBUART_1_ep1__TERMOUT0_SEL 0u
#define USBUART_1_ep1__TERMOUT1_EN 0u
#define USBUART_1_ep1__TERMOUT1_SEL 0u

/* USBUART_1_ep2 */
#define USBUART_1_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep2__DRQ_NUMBER 1u
#define USBUART_1_ep2__NUMBEROF_TDS 0u
#define USBUART_1_ep2__PRIORITY 2u
#define USBUART_1_ep2__TERMIN_EN 1u
#define USBUART_1_ep2__TERMIN_SEL 0u
#define USBUART_1_ep2__TERMOUT0_EN 0u
#define USBUART_1_ep2__TERMOUT0_SEL 0u
#define USBUART_1_ep2__TERMOUT1_EN 0u
#define USBUART_1_ep2__TERMOUT1_SEL 0u

/* USBUART_1_ep3 */
#define USBUART_1_ep3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep3__DRQ_NUMBER 2u
#define USBUART_1_ep3__NUMBEROF_TDS 0u
#define USBUART_1_ep3__PRIORITY 2u
#define USBUART_1_ep3__TERMIN_EN 1u
#define USBUART_1_ep3__TERMIN_SEL 0u
#define USBUART_1_ep3__TERMOUT0_EN 0u
#define USBUART_1_ep3__TERMOUT0_SEL 0u
#define USBUART_1_ep3__TERMOUT1_EN 0u
#define USBUART_1_ep3__TERMOUT1_SEL 0u

/* USBUART_1_ord_int */
#define USBUART_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ord_int__INTC_MASK 0x2000000u
#define USBUART_1_ord_int__INTC_NUMBER 25u
#define USBUART_1_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* isr_delsig */
#define isr_delsig__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_delsig__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_delsig__INTC_MASK 0x80u
#define isr_delsig__INTC_NUMBER 7u
#define isr_delsig__INTC_PRIOR_NUM 7u
#define isr_delsig__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_delsig__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_delsig__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Coast_Brake */
#define Coast_Brake_Sync_ctrl_reg__0__MASK 0x01u
#define Coast_Brake_Sync_ctrl_reg__0__POS 0
#define Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Coast_Brake_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Coast_Brake_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Coast_Brake_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Coast_Brake_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Coast_Brake_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Coast_Brake_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Coast_Brake_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Coast_Brake_Sync_ctrl_reg__MASK 0x01u
#define Coast_Brake_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Coast_Brake_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Coast_Brake_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x03u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x08u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x08u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG2_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG2_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG2_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG2_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x02u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x04u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x04u

/* Virtual_Hall */
#define Virtual_Hall_Sync_ctrl_reg__0__MASK 0x01u
#define Virtual_Hall_Sync_ctrl_reg__0__POS 0
#define Virtual_Hall_Sync_ctrl_reg__1__MASK 0x02u
#define Virtual_Hall_Sync_ctrl_reg__1__POS 1
#define Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Virtual_Hall_Sync_ctrl_reg__2__MASK 0x04u
#define Virtual_Hall_Sync_ctrl_reg__2__POS 2
#define Virtual_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Virtual_Hall_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Virtual_Hall_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Virtual_Hall_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Virtual_Hall_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Virtual_Hall_Sync_ctrl_reg__MASK 0x07u
#define Virtual_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Virtual_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Virtual_Hall_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* isr_sar1_dma */
#define isr_sar1_dma__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sar1_dma__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sar1_dma__INTC_MASK 0x400u
#define isr_sar1_dma__INTC_NUMBER 10u
#define isr_sar1_dma__INTC_PRIOR_NUM 6u
#define isr_sar1_dma__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_sar1_dma__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sar1_dma__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_sar2_dma */
#define isr_sar2_dma__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sar2_dma__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sar2_dma__INTC_MASK 0x800u
#define isr_sar2_dma__INTC_NUMBER 11u
#define isr_sar2_dma__INTC_PRIOR_NUM 7u
#define isr_sar2_dma__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_sar2_dma__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sar2_dma__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_DMA_XMIT */
#define UART_DMA_XMIT_Sync_ctrl_reg__0__MASK 0x01u
#define UART_DMA_XMIT_Sync_ctrl_reg__0__POS 0
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_DMA_XMIT_Sync_ctrl_reg__MASK 0x01u
#define UART_DMA_XMIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_DMA_XMIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_DMA_XMIT_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* MotorDirection */
#define MotorDirection_Sync_ctrl_reg__0__MASK 0x01u
#define MotorDirection_Sync_ctrl_reg__0__POS 0
#define MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define MotorDirection_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define MotorDirection_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define MotorDirection_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define MotorDirection_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define MotorDirection_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MotorDirection_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define MotorDirection_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define MotorDirection_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define MotorDirection_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define MotorDirection_Sync_ctrl_reg__MASK 0x01u
#define MotorDirection_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define MotorDirection_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define MotorDirection_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* isr_dma_uart_rx */
#define isr_dma_uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_dma_uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_dma_uart_rx__INTC_MASK 0x100u
#define isr_dma_uart_rx__INTC_NUMBER 8u
#define isr_dma_uart_rx__INTC_PRIOR_NUM 7u
#define isr_dma_uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_dma_uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_dma_uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_dma_uart_tx */
#define isr_dma_uart_tx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_dma_uart_tx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_dma_uart_tx__INTC_MASK 0x200u
#define isr_dma_uart_tx__INTC_NUMBER 9u
#define isr_dma_uart_tx__INTC_PRIOR_NUM 7u
#define isr_dma_uart_tx__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_dma_uart_tx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_dma_uart_tx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 80000000U
#define BCLK__BUS_CLK__KHZ 80000U
#define BCLK__BUS_CLK__MHZ 80U
#define CY_PROJECT_NAME "execute_1_0"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CyADCCLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyADCCLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyADCCLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyADCCLK__CFG2_SRC_SEL_MASK 0x07u
#define CyADCCLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyADCCLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyADCCLK__INDEX 0x00u
#define CyADCCLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyADCCLK__PM_ACT_MSK 0x01u
#define CyADCCLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyADCCLK__PM_STBY_MSK 0x01u
#define CyCLK_6M4HZ__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define CyCLK_6M4HZ__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define CyCLK_6M4HZ__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define CyCLK_6M4HZ__CFG2_SRC_SEL_MASK 0x07u
#define CyCLK_6M4HZ__INDEX 0x01u
#define CyCLK_6M4HZ__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyCLK_6M4HZ__PM_ACT_MSK 0x02u
#define CyCLK_6M4HZ__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyCLK_6M4HZ__PM_STBY_MSK 0x02u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000C8F8Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CyHBUS_40MHZ__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CyHBUS_40MHZ__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CyHBUS_40MHZ__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CyHBUS_40MHZ__CFG2_SRC_SEL_MASK 0x07u
#define CyHBUS_40MHZ__INDEX 0x00u
#define CyHBUS_40MHZ__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyHBUS_40MHZ__PM_ACT_MSK 0x01u
#define CyHBUS_40MHZ__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyHBUS_40MHZ__PM_STBY_MSK 0x01u
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000047Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
