{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681357540407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681357540413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 21:45:40 2023 " "Processing started: Wed Apr 12 21:45:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681357540413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357540413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio63 -c Ejercicio63 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio63 -c Ejercicio63" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357540413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681357540884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681357540884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq_FFD " "Found design unit 1: FFD-arq_FFD" {  } { { "FFD.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/FFD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551964 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/FFD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357551964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinacional-arq_combinacional " "Found design unit 1: combinacional-arq_combinacional" {  } { { "combinacional.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/combinacional.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551967 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinacional " "Found entity 1: combinacional" {  } { { "combinacional.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/combinacional.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357551967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejercicio63.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ejercicio63.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ejercicio63-arq_Ejercicio63 " "Found design unit 1: Ejercicio63-arq_Ejercicio63" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ejercicio63 " "Found entity 1: Ejercicio63" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681357551969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357551969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ejercicio63 " "Elaborating entity \"Ejercicio63\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681357552012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "combinacional combinacional:u1 A:arq_combinacional " "Elaborating entity \"combinacional\" using architecture \"A:arq_combinacional\" for hierarchy \"combinacional:u1\"" {  } { { "Ejercicio63.vhd" "u1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681357552020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFD FFD:u2 A:arq_ffd " "Elaborating entity \"FFD\" using architecture \"A:arq_ffd\" for hierarchy \"FFD:u2\"" {  } { { "Ejercicio63.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681357552022 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0 " "Inserted always-enabled tri-state buffer between \"Q0\" and its non-tri-state driver." {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681357552481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q0 " "Inserted always-enabled tri-state buffer between \"Q0\" and its non-tri-state driver." {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681357552481 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681357552481 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Q1 " "bidirectional pin \"Q1\" has no driver" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681357552481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "T0 " "bidirectional pin \"T0\" has no driver" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681357552481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "T1 " "bidirectional pin \"T1\" has no driver" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681357552481 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681357552481 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin Q0 non-tri-state driver \"FFD:u3\|Q\" " "The pin \"Q0\" has multiple drivers due to the non-tri-state driver \"FFD:u3\|Q\"" {  } { { "Ejercicio63.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Ejercicio63/Ejercicio63.vhd" 7 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357552482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681357552531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 12 21:45:52 2023 " "Processing ended: Wed Apr 12 21:45:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681357552531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681357552531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681357552531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357552531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681357553144 ""}
