{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745521755000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745521755000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 14:09:14 2025 " "Processing started: Thu Apr 24 14:09:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745521755000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521755000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521755001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745521755364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745521755364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/oumultiplex/oumultiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/oumultiplex/oumultiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUMultiplex " "Found entity 1: OUMultiplex" {  } { { "../OUMultiplex/OUMultiplex.v" "" { Text "D:/MyCSE2441Labs/OUMultiplex/OUMultiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/two2onemultiplex/two2onemultiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/two2onemultiplex/two2onemultiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2onemultiplex " "Found entity 1: two2onemultiplex" {  } { { "../two2onemultiplex/two2onemultiplex.v" "" { Text "D:/MyCSE2441Labs/two2onemultiplex/two2onemultiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/keypad_decoder/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/add3/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/add3/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../add3/add3.v" "" { Text "D:/MyCSE2441Labs/add3/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../keypad_fsm/keypad_fsm.v" "" { Text "D:/MyCSE2441Labs/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "D:/MyCSE2441Labs/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "../halfADDER/halfADDER.v" "" { Text "D:/MyCSE2441Labs/halfADDER/halfADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../binary2bcd/binary2bcd.v" "" { Text "D:/MyCSE2441Labs/binary2bcd/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/bcd2sevenou/bcd2sevenou.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/bcd2sevenou/bcd2sevenou.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2sevenOU " "Found entity 1: bcd2sevenOU" {  } { { "../bcd2sevenOU/bcd2sevenOU.v" "" { Text "D:/MyCSE2441Labs/bcd2sevenOU/bcd2sevenOU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/twoscomptosignmagnitude/twoscomptosignmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/twoscomptosignmagnitude/twoscomptosignmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosCompToSignMagnitude " "Found entity 1: TwosCompToSignMagnitude" {  } { { "../TwosCompToSignMagnitude/TwosCompToSignMagnitude.v" "" { Text "D:/MyCSE2441Labs/TwosCompToSignMagnitude/TwosCompToSignMagnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/bin2sevhex/bin2sevhex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/bin2sevhex/bin2sevhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2sevHEX " "Found entity 1: bin2sevHEX" {  } { { "../bin2sevHEX/bin2sevHEX.v" "" { Text "D:/MyCSE2441Labs/bin2sevHEX/bin2sevHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/ripplecarryaddsub/ripplecarryaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/ripplecarryaddsub/ripplecarryaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAddSub " "Found entity 1: RippleCarryAddSub" {  } { { "../RippleCarryAddSub/RippleCarryAddSub.v" "" { Text "D:/MyCSE2441Labs/RippleCarryAddSub/RippleCarryAddSub.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/nbitregister/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/nbitregister/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "../NBitRegister/NBitRegister.v" "" { Text "D:/MyCSE2441Labs/NBitRegister/NBitRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/binarysmtotwoscomp/binarysmtotwoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/binarysmtotwoscomp/binarysmtotwoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinarySMToTwosComp " "Found entity 1: BinarySMToTwosComp" {  } { { "../BinarySMToTwosComp/BinarySMToTwosComp.v" "" { Text "D:/MyCSE2441Labs/BinarySMToTwosComp/BinarySMToTwosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../keypad_base/keypad_base.v" "" { Text "D:/MyCSE2441Labs/keypad_base/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../keypad_input/keypad_input.v" "" { Text "D:/MyCSE2441Labs/keypad_input/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(13) " "Verilog HDL information at ControlUnit.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1745521761525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "../InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/eightbittwofunction/eightbittwofunction.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/eightbittwofunction/eightbittwofunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitTwoFunction " "Found entity 1: EightBitTwoFunction" {  } { { "../EightBitTwoFunction/EightBitTwoFunction.v" "" { Text "D:/MyCSE2441Labs/EightBitTwoFunction/EightBitTwoFunction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745521761531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ValidDector InputUnit.v(39) " "Verilog HDL Implicit Net warning at InputUnit.v(39): created implicit net for \"ValidDector\"" {  } { { "../InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745521761600 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clockout Calculator.v(8) " "Output port \"clockout\" at Calculator.v(8) has no driver" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745521761601 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_div_inst " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_div_inst\"" {  } { { "Calculator.v" "clock_div_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit_inst\"" {  } { { "Calculator.v" "ControlUnit_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761603 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub ControlUnit.v(13) " "Verilog HDL Always Construct warning at ControlUnit.v(13): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745521761603 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Clk ControlUnit.v(4) " "Output port \"Clk\" at ControlUnit.v(4) has no driver" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745521761603 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub ControlUnit.v(13) " "Inferred latch for \"AddSub\" at ControlUnit.v(13)" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521761603 "|Calculator|ControlUnit:ControlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:InputUnit_inst " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:InputUnit_inst\"" {  } { { "Calculator.v" "InputUnit_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ValidDector InputUnit.v(39) " "Verilog HDL or VHDL warning at InputUnit.v(39): object \"ValidDector\" assigned a value but never read" {  } { { "../InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745521761605 "|Calculator|InputUnit:InputUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InputUnit.v(39) " "Verilog HDL assignment warning at InputUnit.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745521761605 "|Calculator|InputUnit:InputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ValidDetector InputUnit.v(9) " "Output port \"ValidDetector\" at InputUnit.v(9) has no driver" {  } { { "../InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745521761605 "|Calculator|InputUnit:InputUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input InputUnit:InputUnit_inst\|keypad_input:keypad_input " "Elaborating entity \"keypad_input\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\"" {  } { { "../InputUnit/InputUnit.v" "keypad_input" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\"" {  } { { "../keypad_input/keypad_input.v" "keypad_base" { Text "D:/MyCSE2441Labs/keypad_input/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../keypad_base/keypad_base.v" "keypad_clock_divider" { Text "D:/MyCSE2441Labs/keypad_base/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../keypad_base/keypad_base.v" "keypad_fsm" { Text "D:/MyCSE2441Labs/keypad_base/keypad_base.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../keypad_base/keypad_base.v" "keypad_key_decoder" { Text "D:/MyCSE2441Labs/keypad_base/keypad_base.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:InputUnit_inst\|keypad_input:keypad_input\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input\|shift_reg:shift_reg\"" {  } { { "../keypad_input/keypad_input.v" "shift_reg" { Text "D:/MyCSE2441Labs/keypad_input/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\"" {  } { { "../InputUnit/InputUnit.v" "BCD2BinarySM" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarySMToTwosComp InputUnit:InputUnit_inst\|BinarySMToTwosComp:BinarySMToTwosComp_inst " "Elaborating entity \"BinarySMToTwosComp\" for hierarchy \"InputUnit:InputUnit_inst\|BinarySMToTwosComp:BinarySMToTwosComp_inst\"" {  } { { "../InputUnit/InputUnit.v" "BinarySMToTwosComp_inst" { Text "D:/MyCSE2441Labs/InputUnit/InputUnit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitTwoFunction EightBitTwoFunction:EightBitTwoFunction_inst " "Elaborating entity \"EightBitTwoFunction\" for hierarchy \"EightBitTwoFunction:EightBitTwoFunction_inst\"" {  } { { "Calculator.v" "EightBitTwoFunction_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NEG EightBitTwoFunction.v(11) " "Verilog HDL or VHDL warning at EightBitTwoFunction.v(11): object \"NEG\" assigned a value but never read" {  } { { "../EightBitTwoFunction/EightBitTwoFunction.v" "" { Text "D:/MyCSE2441Labs/EightBitTwoFunction/EightBitTwoFunction.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745521761637 "|Calculator|EightBitTwoFunction:EightBitTwoFunction_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ccout EightBitTwoFunction.v(5) " "Output port \"Ccout\" at EightBitTwoFunction.v(5) has no driver" {  } { { "../EightBitTwoFunction/EightBitTwoFunction.v" "" { Text "D:/MyCSE2441Labs/EightBitTwoFunction/EightBitTwoFunction.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745521761638 "|Calculator|EightBitTwoFunction:EightBitTwoFunction_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister EightBitTwoFunction:EightBitTwoFunction_inst\|NBitRegister:regA " "Elaborating entity \"NBitRegister\" for hierarchy \"EightBitTwoFunction:EightBitTwoFunction_inst\|NBitRegister:regA\"" {  } { { "../EightBitTwoFunction/EightBitTwoFunction.v" "regA" { Text "D:/MyCSE2441Labs/EightBitTwoFunction/EightBitTwoFunction.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAddSub EightBitTwoFunction:EightBitTwoFunction_inst\|RippleCarryAddSub:RippleCarryAddSub " "Elaborating entity \"RippleCarryAddSub\" for hierarchy \"EightBitTwoFunction:EightBitTwoFunction_inst\|RippleCarryAddSub:RippleCarryAddSub\"" {  } { { "../EightBitTwoFunction/EightBitTwoFunction.v" "RippleCarryAddSub" { Text "D:/MyCSE2441Labs/EightBitTwoFunction/EightBitTwoFunction.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav EightBitTwoFunction:EightBitTwoFunction_inst\|RippleCarryAddSub:RippleCarryAddSub\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"EightBitTwoFunction:EightBitTwoFunction_inst\|RippleCarryAddSub:RippleCarryAddSub\|FAbehav:s0\"" {  } { { "../RippleCarryAddSub/RippleCarryAddSub.v" "s0" { Text "D:/MyCSE2441Labs/RippleCarryAddSub/RippleCarryAddSub.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2onemultiplex two2onemultiplex:two2onemultiplex_inst " "Elaborating entity \"two2onemultiplex\" for hierarchy \"two2onemultiplex:two2onemultiplex_inst\"" {  } { { "Calculator.v" "two2onemultiplex_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "Calculator.v" "OutputUnit_inst" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUMultiplex OutputUnit:OutputUnit_inst\|OUMultiplex:OUMultiplexHUNDREDS " "Elaborating entity \"OUMultiplex\" for hierarchy \"OutputUnit:OutputUnit_inst\|OUMultiplex:OUMultiplexHUNDREDS\"" {  } { { "../OutputUnit/OutputUnit.v" "OUMultiplexHUNDREDS" { Text "D:/MyCSE2441Labs/OutputUnit/OutputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosCompToSignMagnitude OutputUnit:OutputUnit_inst\|TwosCompToSignMagnitude:twoscomp " "Elaborating entity \"TwosCompToSignMagnitude\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosCompToSignMagnitude:twoscomp\"" {  } { { "../OutputUnit/OutputUnit.v" "twoscomp" { Text "D:/MyCSE2441Labs/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER OutputUnit:OutputUnit_inst\|TwosCompToSignMagnitude:twoscomp\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosCompToSignMagnitude:twoscomp\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "../TwosCompToSignMagnitude/TwosCompToSignMagnitude.v" "twosFor\[0\].halfADDER_inst1" { Text "D:/MyCSE2441Labs/TwosCompToSignMagnitude/TwosCompToSignMagnitude.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OutputUnit:OutputUnit_inst\|binary2bcd:b2bcd " "Elaborating entity \"binary2bcd\" for hierarchy \"OutputUnit:OutputUnit_inst\|binary2bcd:b2bcd\"" {  } { { "../OutputUnit/OutputUnit.v" "b2bcd" { Text "D:/MyCSE2441Labs/OutputUnit/OutputUnit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OutputUnit:OutputUnit_inst\|binary2bcd:b2bcd\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OutputUnit:OutputUnit_inst\|binary2bcd:b2bcd\|add3:m1\"" {  } { { "../binary2bcd/binary2bcd.v" "m1" { Text "D:/MyCSE2441Labs/binary2bcd/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sevenOU OutputUnit:OutputUnit_inst\|bcd2sevenOU:bcd2sev1 " "Elaborating entity \"bcd2sevenOU\" for hierarchy \"OutputUnit:OutputUnit_inst\|bcd2sevenOU:bcd2sev1\"" {  } { { "../OutputUnit/OutputUnit.v" "bcd2sev1" { Text "D:/MyCSE2441Labs/OutputUnit/OutputUnit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521761657 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/keypad_decoder/keypad_decoder.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1745521762656 "|Calculator|InputUnit:InputUnit_inst|keypad_input:keypad_input|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1745521762656 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|Mult0\"" {  } { { "../BCD2BinarySM/BCD2BinarySM.v" "Mult0" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745521762684 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745521762684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\"" {  } { { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521762731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745521762731 ""}  } { { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745521762731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|multcore:mult_core InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521762762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521762778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521762792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745521762938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit_inst\|AddSub " "Latch ControlUnit:ControlUnit_inst\|AddSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[0\] " "Ports D and ENA on the latch are fed by the same signal row\[0\]" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745521762948 ""}  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745521762948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] VCC " "Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] VCC " "Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] VCC " "Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "statedebug\[3\] GND " "Pin \"statedebug\[3\]\" is stuck at GND" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|statedebug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clockout GND " "Pin \"clockout\" is stuck at GND" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|clockout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Valid GND " "Pin \"Valid\" is stuck at GND" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745521763049 "|Calculator|Valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745521763049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745521763104 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745521763515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Calculator/output_files/Calculator.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Calculator/output_files/Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521763577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745521764398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745521764398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745521765192 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745521765192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745521765192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745521765192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745521766954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 14:09:26 2025 " "Processing ended: Thu Apr 24 14:09:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745521766954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745521766954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745521766954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745521766954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745521769004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745521769004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 14:09:28 2025 " "Processing started: Thu Apr 24 14:09:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745521769004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745521769004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745521769004 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745521769100 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1745521769100 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1745521769100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745521770069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745521770069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745521770075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745521770104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745521770104 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745521770268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745521770274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745521770390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745521770390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745521770392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745521770392 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745521770393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745521770393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745521770393 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745521770393 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745521770394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1745521771064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745521771065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745521771065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521771067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1745521771067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745521771069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745521771070 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745521771070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745521771091 ""}  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Calculator/Calculator.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745521771091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|valid  " "Automatically promoted node InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745521771091 ""}  } { { "../keypad_base/keypad_base.v" "" { Text "D:/MyCSE2441Labs/keypad_base/keypad_base.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745521771091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "Automatically promoted node ControlUnit:ControlUnit_inst\|state.S1_LoadA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|state.S1_ClearIU " "Destination node ControlUnit:ControlUnit_inst\|state.S1_ClearIU" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|WideOr3~0 " "Destination node ControlUnit:ControlUnit_inst\|WideOr3~0" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745521771091 ""}  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745521771091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "Automatically promoted node ControlUnit:ControlUnit_inst\|state.S2_LoadB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|WideOr4~0 " "Destination node ControlUnit:ControlUnit_inst\|WideOr4~0" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|WideOr2 " "Destination node ControlUnit:ControlUnit_inst\|WideOr2" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|WideOr2~0 " "Destination node ControlUnit:ControlUnit_inst\|WideOr2~0" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745521771091 ""}  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745521771091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div:clock_div_inst\|clk_track  " "Automatically promoted node clock_div:clock_div_inst\|clk_track " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit_inst\|state.S1_EnterA " "Destination node ControlUnit:ControlUnit_inst\|state.S1_EnterA" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_div:clock_div_inst\|clk_track~0 " "Destination node clock_div:clock_div_inst\|clk_track~0" {  } { { "../clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/clock_div/clock_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745521771091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745521771091 ""}  } { { "../clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/clock_div/clock_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745521771091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745521777370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745521777370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745521777370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745521777371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745521777372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745521777372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745521777372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745521777373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745521777373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745521777374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745521777374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745521777481 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745521777495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745521781703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745521781801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745521781822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745521783464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745521783464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745521787367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/MyCSE2441Labs/Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745521788675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745521788675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745521790255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745521790255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745521790257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745521794283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745521794291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745521794575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745521794575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745521794997 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745521795860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745521796256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745521814234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 14:10:14 2025 " "Processing ended: Thu Apr 24 14:10:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745521814234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745521814234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745521814234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745521814234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745521816464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745521816465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 14:10:16 2025 " "Processing started: Thu Apr 24 14:10:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745521816465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745521816465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745521816465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745521817234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745521818531 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745521819757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745521832548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 14:10:32 2025 " "Processing ended: Thu Apr 24 14:10:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745521832548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745521832548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745521832548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745521832548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745521833243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745521833724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745521833724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 14:10:33 2025 " "Processing started: Thu Apr 24 14:10:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745521833724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745521833724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745521833724 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745521833819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745521834617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745521834617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521834644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521834644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1745521834831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745521836062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836062 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div:clock_div_inst\|clk_track clock_div:clock_div_inst\|clk_track " "create_clock -period 1.000 -name clock_div:clock_div_inst\|clk_track clock_div:clock_div_inst\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|state.S1_LoadA ControlUnit:ControlUnit_inst\|state.S1_LoadA " "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|state.S1_LoadA ControlUnit:ControlUnit_inst\|state.S1_LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|state.S2_LoadB ControlUnit:ControlUnit_inst\|state.S2_LoadB " "create_clock -period 1.000 -name ControlUnit:ControlUnit_inst\|state.S2_LoadB ControlUnit:ControlUnit_inst\|state.S2_LoadB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745521836064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745521836064 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521836065 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745521836065 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745521836066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745521836067 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745521836068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745521836091 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1745521836111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745521836114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.444 " "Worst-case setup slack is -11.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.444             -85.716 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "  -11.444             -85.716 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.988             -84.622 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "  -10.988             -84.622 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.093            -164.393 Clock  " "   -7.093            -164.393 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282             -42.043 row\[0\]  " "   -4.282             -42.043 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540             -16.809 clock_div:clock_div_inst\|clk_track  " "   -3.540             -16.809 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943             -12.549 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.943             -12.549 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 row\[0\]  " "   -0.010              -0.010 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock_div:clock_div_inst\|clk_track  " "    0.342               0.000 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 Clock  " "    0.622               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.249               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "    5.249               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.461               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "    5.461               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.774 " "Worst-case recovery slack is -1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774             -23.062 row\[0\]  " "   -1.774             -23.062 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.773 " "Worst-case removal slack is 0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 row\[0\]  " "    0.773               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 Clock  " "   -3.000             -95.598 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.205 row\[0\]  " "   -3.000             -72.205 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 clock_div:clock_div_inst\|clk_track  " "   -1.403              -9.821 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521836194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521836194 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745521836220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745521836235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745521836709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521841226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745521841226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745521841227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745521841401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.556 " "Worst-case setup slack is -10.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.556             -79.089 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "  -10.556             -79.089 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.155             -78.251 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "  -10.155             -78.251 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.390            -142.000 Clock  " "   -6.390            -142.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.952             -37.881 row\[0\]  " "   -3.952             -37.881 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.299             -15.229 clock_div:clock_div_inst\|clk_track  " "   -3.299             -15.229 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -11.078 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.725             -11.078 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521841528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 row\[0\]  " "    0.100               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock_div:clock_div_inst\|clk_track  " "    0.308               0.000 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 Clock  " "    0.575               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.004               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "    5.004               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.265               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "    5.265               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521841660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.461 " "Worst-case recovery slack is -1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461             -18.993 row\[0\]  " "   -1.461             -18.993 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521841737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.627 " "Worst-case removal slack is 0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 row\[0\]  " "    0.627               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521841755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 Clock  " "   -3.000             -95.598 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.482 row\[0\]  " "   -3.000             -66.482 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "   -1.403             -11.224 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 clock_div:clock_div_inst\|clk_track  " "   -1.403              -9.821 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521841772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521841772 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745521841798 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout " "Cell: InputUnit_inst\|keypad_input\|keypad_base\|keypad_key_decoder\|WideOr2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745521847604 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745521847604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745521847605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745521847608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.245 " "Worst-case setup slack is -4.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.245             -31.655 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "   -4.245             -31.655 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.002             -30.866 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "   -4.002             -30.866 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321             -29.382 Clock  " "   -2.321             -29.382 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102             -20.211 row\[0\]  " "   -2.102             -20.211 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381              -6.254 clock_div:clock_div_inst\|clk_track  " "   -1.381              -6.254 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875              -3.295 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.875              -3.295 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521847625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.078 " "Worst-case hold slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.078 row\[0\]  " "   -0.078              -0.078 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clock_div:clock_div_inst\|clk_track  " "    0.132               0.000 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 Clock  " "    0.238               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.276               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "    2.276               0.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.279               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "    2.279               0.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521847649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.728 " "Worst-case recovery slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -9.464 row\[0\]  " "   -0.728              -9.464 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521847664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 row\[0\]  " "    0.523               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521847679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.194 Clock  " "   -3.000             -71.194 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.026 row\[0\]  " "   -3.000             -46.026 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA  " "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|state.S1_LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB  " "   -1.000              -8.000 ControlUnit:ControlUnit_inst\|state.S2_LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clock_div:clock_div_inst\|clk_track  " "   -1.000              -7.000 clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745521847695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745521847695 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745521852353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745521852355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745521853782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 14:10:53 2025 " "Processing ended: Thu Apr 24 14:10:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745521853782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745521853782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745521853782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745521853782 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745521856368 ""}
