Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 14:40:12 2023
| Host         : Iridescent-zlc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sys_design_wrapper_timing_summary_routed.rpt -pb sys_design_wrapper_timing_summary_routed.pb -rpx sys_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                10          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.418        0.000                      0                75192        0.020        0.000                      0                75065        0.333        0.000                       0                 30699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cam_pclk                    {0.000 20.800}       41.600          24.038          
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out            {0.000 5.000}        10.000          100.000         
clk_fpga_1                  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                         34.324        0.000                      0                  409        0.038        0.000                      0                  409       20.300        0.000                       0                   203  
clk_fpga_0                        0.418        0.000                      0                69188        0.020        0.000                      0                69188        2.500        0.000                       0                 27681  
  I                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O        1.784        0.000                      0                 5426        0.106        0.000                      0                 5426        3.020        0.000                       0                  2802  
  mmcm_fbclk_out                                                                                                                                                              8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0              cam_pclk                      8.547        0.000                      0                   10                                                                        
cam_pclk                clk_fpga_0                   40.225        0.000                      0                   10                                                                        
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    7.767        0.000                      0                   44                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        8.276        0.000                      0                   63                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       axi_dynclk_0_PXL_CLK_O  axi_dynclk_0_PXL_CLK_O        7.043        0.000                      0                   42        0.411        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack       34.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.324ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 1.302ns (18.042%)  route 5.915ns (81.958%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.617    12.339    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X92Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.953    13.415    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_7
    SLICE_X91Y37         LUT4 (Prop_lut4_I1_O)        0.124    13.539 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.539    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_7
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    47.863    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                 34.324    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.330ns (18.358%)  route 5.915ns (81.642%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.617    12.339    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X92Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.953    13.415    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_7
    SLICE_X91Y37         LUT5 (Prop_lut5_I1_O)        0.152    13.567 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.567    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_7
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.075    47.909    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         47.909    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.302ns (18.622%)  route 5.690ns (81.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.617    12.339    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X92Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.728    13.190    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_7
    SLICE_X91Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.314 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.314    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_7
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.031    47.865    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         47.865    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.997ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.302ns (19.741%)  route 5.294ns (80.259%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.268    11.989    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X90Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.681    12.794    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_7
    SLICE_X90Y37         LUT4 (Prop_lut4_I1_O)        0.124    12.918 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000    12.918    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_7
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X90Y37         FDRE (Setup_fdre_C_D)        0.081    47.915    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         47.915    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 34.997    

Slack (MET) :             35.008ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 1.328ns (20.056%)  route 5.294ns (79.944%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.268    11.989    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X90Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.681    12.794    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_7
    SLICE_X90Y37         LUT5 (Prop_lut5_I1_O)        0.150    12.944 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000    12.944    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1_n_7
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X90Y37         FDRE (Setup_fdre_C_D)        0.118    47.952    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         47.952    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 35.008    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.302ns (20.642%)  route 5.006ns (79.358%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.268    11.989    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X90Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.113 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.393    12.506    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_7
    SLICE_X90Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.630 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000    12.630    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_7
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X90Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X90Y37         FDRE (Setup_fdre_C_D)        0.079    47.913    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         47.913    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                 35.283    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.054ns (18.889%)  route 4.526ns (81.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.181    11.903    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_CE)      -0.205    47.629    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.054ns (18.889%)  route 4.526ns (81.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.181    11.903    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_CE)      -0.205    47.629    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.054ns (18.889%)  route 4.526ns (81.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.181    11.903    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_CE)      -0.205    47.629    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (cam_pclk rise@41.600ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.054ns (18.889%)  route 4.526ns (81.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 47.278 - 41.600 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.439    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.540 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.783     6.323    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X93Y28         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.456     6.779 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=51, routed)          2.056     8.835    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X94Y34         LUT2 (Prop_lut2_I0_O)        0.146     8.981 f  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     9.433    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.328     9.761 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.836    10.598    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X93Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.722 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.181    11.903    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     41.600    41.600 r  
    W16                                               0.000    41.600 r  cmos_pclk (IN)
                         net (fo=0)                   0.000    41.600    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         1.428    43.028 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.544    45.572    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.663 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.615    47.278    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X91Y37         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.591    47.870    
                         clock uncertainty           -0.035    47.834    
    SLICE_X91Y37         FDRE (Setup_fdre_C_CE)      -0.205    47.629    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 35.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X95Y34         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDRE (Prop_fdre_C_Q)         0.141     2.353 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/Q
                         net (fo=1, routed)           0.267     2.621    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     2.583    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.164     2.376 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[14]/Q
                         net (fo=1, routed)           0.254     2.630    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.583    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.114%)  route 0.266ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y35         FDRE (Prop_fdre_C_Q)         0.164     2.376 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/Q
                         net (fo=1, routed)           0.266     2.642    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     2.583    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.844%)  route 0.269ns (62.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.164     2.376 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/Q
                         net (fo=1, routed)           0.269     2.645    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.583    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.371%)  route 0.287ns (63.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y35         FDRE (Prop_fdre_C_Q)         0.164     2.376 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[12]/Q
                         net (fo=1, routed)           0.287     2.663    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.583    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.027%)  route 0.272ns (67.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X95Y34         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDRE (Prop_fdre_C_Q)         0.128     2.340 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/Q
                         net (fo=1, routed)           0.272     2.612    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     2.530    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.639%)  route 0.256ns (63.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y35         FDRE (Prop_fdre_C_Q)         0.148     2.360 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/Q
                         net (fo=2, routed)           0.256     2.616    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     2.530    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.387%)  route 0.259ns (63.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y36         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y36         FDRE (Prop_fdre_C_Q)         0.148     2.360 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[15]/Q
                         net (fo=1, routed)           0.259     2.619    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     2.530    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.485%)  route 0.269ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.607     2.212    sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X94Y35         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y35         FDRE (Prop_fdre_C_Q)         0.148     2.360 r  sys_design_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/Q
                         net (fo=1, routed)           0.269     2.629    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.602     2.287    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     2.529    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.619%)  route 0.180ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.579    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.605 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.603     2.208    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y31         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_fdre_C_Q)         0.164     2.372 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/Q
                         net (fo=4, routed)           0.180     2.552    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[8]
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  cmos_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk
    W16                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.491     1.945    cmos_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.974 r  cmos_pclk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.914     2.889    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.622     2.267    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.450    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 20.800 }
Period(ns):         41.600
Sources:            { cmos_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         41.600      39.024     RAMB36_X4Y6    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.600      39.445     BUFGCTRL_X0Y0  cmos_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X102Y38  sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X102Y38  sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         41.600      40.600     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/byte_flag_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.800      20.300     SLICE_X99Y38   sys_design_i/capture_rgb565_data_0/inst/cmos_data_r_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 3.218ns (35.328%)  route 5.891ns (64.672%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.798     3.092    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X92Y39         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y39         FDRE (Prop_fdre_C_Q)         0.518     3.610 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/Q
                         net (fo=8, routed)           1.231     4.841    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_2_fu_342_p4[3]
    SLICE_X89Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.965 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_11/O
                         net (fo=1, routed)           0.000     4.965    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_11_n_7
    SLICE_X89Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.515 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_2/CO[3]
                         net (fo=48, routed)          1.304     6.820    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_2_n_7
    SLICE_X89Y41         LUT3 (Prop_lut3_I1_O)        0.153     6.973 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[3]_i_2/O
                         net (fo=2, routed)           0.824     7.796    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[3]_i_2_n_7
    SLICE_X91Y41         LUT6 (Prop_lut6_I1_O)        0.327     8.123 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_15/O
                         net (fo=1, routed)           0.481     8.604    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_15_n_7
    SLICE_X92Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.124 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.004    10.128    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_3_n_7
    SLICE_X91Y41         LUT5 (Prop_lut5_I3_O)        0.150    10.278 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[3]_i_1/O
                         net (fo=3, routed)           1.047    11.325    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_fu_536_p3[3]
    SLICE_X89Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.651 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075[0]_i_8/O
                         net (fo=1, routed)           0.000    11.651    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075[0]_i_8_n_7
    SLICE_X89Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.201 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_fu_594_p2
    SLICE_X89Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.562    12.741    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X89Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075_reg[0]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X89Y42         FDRE (Setup_fdre_C_D)       -0.198    12.619    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_51_reg_2075_reg[0]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read2_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 2.927ns (32.502%)  route 6.079ns (67.498%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.798     3.092    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X90Y39         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read2_int_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y39         FDRE (Prop_fdre_C_Q)         0.518     3.610 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read2_int_reg_reg[11]/Q
                         net (fo=7, routed)           1.046     4.656    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_1_fu_332_p4[3]
    SLICE_X86Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.780 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_29_reg_2014[7]_i_9/O
                         net (fo=1, routed)           0.000     4.780    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_29_reg_2014[7]_i_9_n_7
    SLICE_X86Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.313 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_29_reg_2014_reg[7]_i_2/CO[3]
                         net (fo=40, routed)          1.418     6.731    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_29_reg_2014_reg[7]_i_2_n_7
    SLICE_X88Y41         LUT3 (Prop_lut3_I1_O)        0.153     6.884 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[4]_i_2/O
                         net (fo=3, routed)           0.476     7.360    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[4]_i_2_n_7
    SLICE_X88Y38         LUT6 (Prop_lut6_I5_O)        0.327     7.687 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_14/O
                         net (fo=1, routed)           0.627     8.315    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_14_n_7
    SLICE_X88Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.713 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_3/CO[3]
                         net (fo=24, routed)          1.117     9.829    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_3_n_7
    SLICE_X87Y38         LUT5 (Prop_lut5_I3_O)        0.150     9.979 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[5]_i_1/O
                         net (fo=2, routed)           0.753    10.732    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_fu_514_p3[5]
    SLICE_X86Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.058 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069[0]_i_3/O
                         net (fo=1, routed)           0.641    11.700    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069[0]_i_3_n_7
    SLICE_X87Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.098 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.098    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_fu_588_p2
    SLICE_X87Y41         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.562    12.741    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X87Y41         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069_reg[0]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X87Y41         FDRE (Setup_fdre_C_D)       -0.198    12.619    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_50_reg_2069_reg[0]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 3.199ns (35.218%)  route 5.884ns (64.782%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.798     3.092    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X92Y39         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y39         FDRE (Prop_fdre_C_Q)         0.518     3.610 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[11]/Q
                         net (fo=8, routed)           1.231     4.841    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_2_fu_342_p4[3]
    SLICE_X89Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.965 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_11/O
                         net (fo=1, routed)           0.000     4.965    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026[7]_i_11_n_7
    SLICE_X89Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.515 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_2/CO[3]
                         net (fo=48, routed)          1.304     6.820    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_25_reg_2026_reg[7]_i_2_n_7
    SLICE_X89Y41         LUT3 (Prop_lut3_I1_O)        0.153     6.973 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[3]_i_2/O
                         net (fo=2, routed)           0.824     7.796    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[3]_i_2_n_7
    SLICE_X91Y41         LUT6 (Prop_lut6_I1_O)        0.327     8.123 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_15/O
                         net (fo=1, routed)           0.481     8.604    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_15_n_7
    SLICE_X92Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.124 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.232    10.356    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_3_n_7
    SLICE_X90Y41         LUT5 (Prop_lut5_I3_O)        0.146    10.502 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_26_reg_2032[3]_i_1/O
                         net (fo=3, routed)           0.812    11.314    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_26_fu_528_p3[3]
    SLICE_X90Y42         LUT4 (Prop_lut4_I0_O)        0.328    11.642 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081[0]_i_8/O
                         net (fo=1, routed)           0.000    11.642    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081[0]_i_8_n_7
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.175 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.175    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_fu_600_p2
    SLICE_X90Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.621    12.800    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X90Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081_reg[0]/C
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X90Y42         FDRE (Setup_fdre_C_D)       -0.150    12.726    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_52_reg_2081_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 3.125ns (34.900%)  route 5.829ns (65.100%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.718     3.012    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X80Y25         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y25         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[1]/Q
                         net (fo=8, routed)           1.141     4.609    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg_n_7_[1]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.733 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_3_reg_1959[7]_i_12/O
                         net (fo=1, routed)           0.000     4.733    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_3_reg_1959[7]_i_12_n_7
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.265 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_3_reg_1959_reg[7]_i_2/CO[3]
                         net (fo=48, routed)          1.452     6.716    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_3_reg_1959_reg[7]_i_2_n_7
    SLICE_X77Y24         LUT3 (Prop_lut3_I1_O)        0.149     6.865 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965[0]_i_2/O
                         net (fo=3, routed)           0.361     7.226    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965[0]_i_2_n_7
    SLICE_X77Y26         LUT6 (Prop_lut6_I5_O)        0.332     7.558 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965[7]_i_16/O
                         net (fo=1, routed)           0.643     8.202    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965[7]_i_16_n_7
    SLICE_X77Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.728 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.159     9.887    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_4_reg_1965_reg[7]_i_3_n_7
    SLICE_X77Y26         LUT5 (Prop_lut5_I3_O)        0.153    10.040 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_5_reg_1971[1]_i_1/O
                         net (fo=3, routed)           0.469    10.509    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_5_fu_268_p3[1]
    SLICE_X74Y26         LUT6 (Prop_lut6_I1_O)        0.327    10.836 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008[0]_i_5/O
                         net (fo=1, routed)           0.604    11.440    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008[0]_i_5_n_7
    SLICE_X74Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.966 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.966    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_fu_316_p2
    SLICE_X74Y27         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.545    12.724    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X74Y27         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008_reg[0]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X74Y27         FDRE (Setup_fdre_C_D)       -0.198    12.602    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_23_reg_2008_reg[0]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 3.005ns (33.632%)  route 5.930ns (66.368%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.732     3.026    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X86Y15         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y15         FDRE (Prop_fdre_C_Q)         0.518     3.544 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/Q
                         net (fo=7, routed)           1.172     4.716    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_9_fu_612_p4[1]
    SLICE_X83Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.840 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093[7]_i_10/O
                         net (fo=1, routed)           0.000     4.840    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093[7]_i_10_n_7
    SLICE_X83Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.372 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093_reg[7]_i_2/CO[3]
                         net (fo=40, routed)          1.036     6.408    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093_reg[7]_i_2_n_7
    SLICE_X80Y15         LUT3 (Prop_lut3_I1_O)        0.118     6.526 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[0]_i_2/O
                         net (fo=3, routed)           0.613     7.139    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[0]_i_2_n_7
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.326     7.465 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[7]_i_16/O
                         net (fo=1, routed)           0.635     8.100    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[7]_i_16_n_7
    SLICE_X83Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.626 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105_reg[7]_i_3/CO[3]
                         net (fo=24, routed)          1.274     9.899    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105_reg[7]_i_3_n_7
    SLICE_X81Y16         LUT5 (Prop_lut5_I3_O)        0.150    10.049 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[7]_i_1/O
                         net (fo=2, routed)           0.590    10.640    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_fu_804_p3[7]
    SLICE_X80Y13         LUT6 (Prop_lut6_I0_O)        0.326    10.966 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148[0]_i_2/O
                         net (fo=1, routed)           0.610    11.576    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148[0]_i_2_n_7
    SLICE_X81Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.961 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_fu_878_p2
    SLICE_X81Y13         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.557    12.736    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X81Y13         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148_reg[0]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X81Y13         FDRE (Setup_fdre_C_D)       -0.198    12.614    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_80_reg_2148_reg[0]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 3.154ns (35.652%)  route 5.693ns (64.348%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.718     3.012    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X81Y24         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg[1]/Q
                         net (fo=8, routed)           1.011     4.479    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read3_int_reg_reg_n_7_[1]
    SLICE_X80Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.603 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947[7]_i_12/O
                         net (fo=1, routed)           0.000     4.603    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947[7]_i_12_n_7
    SLICE_X80Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.135 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947_reg[7]_i_2/CO[3]
                         net (fo=48, routed)          1.349     6.484    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947_reg[7]_i_2_n_7
    SLICE_X79Y24         LUT3 (Prop_lut3_I1_O)        0.150     6.634 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_reg_1941[1]_i_2/O
                         net (fo=3, routed)           0.659     7.294    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_reg_1941[1]_i_2_n_7
    SLICE_X79Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.626 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947[7]_i_16/O
                         net (fo=1, routed)           0.481     8.107    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947[7]_i_16_n_7
    SLICE_X79Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.633 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947_reg[7]_i_3/CO[3]
                         net (fo=24, routed)          1.351     9.984    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_1_reg_1947_reg[7]_i_3_n_7
    SLICE_X76Y24         LUT5 (Prop_lut5_I3_O)        0.152    10.136 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_reg_1941[2]_i_1/O
                         net (fo=3, routed)           0.841    10.977    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_fu_216_p3[2]
    SLICE_X75Y24         LUT4 (Prop_lut4_I2_O)        0.332    11.309 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996[0]_i_8/O
                         net (fo=1, routed)           0.000    11.309    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996[0]_i_8_n_7
    SLICE_X75Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.859 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.859    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_fu_304_p2
    SLICE_X75Y24         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.542    12.722    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X75Y24         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996_reg[0]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X75Y24         FDRE (Setup_fdre_C_D)       -0.198    12.599    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_21_reg_1996_reg[0]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.010ns (33.947%)  route 5.857ns (66.053%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.800     3.094    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X94Y39         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y39         FDRE (Prop_fdre_C_Q)         0.518     3.612 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read5_int_reg_reg[9]/Q
                         net (fo=8, routed)           0.985     4.597    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_4_fu_362_p4[1]
    SLICE_X92Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.721 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_12/O
                         net (fo=1, routed)           0.000     4.721    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038[7]_i_12_n_7
    SLICE_X92Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.234 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_2/CO[3]
                         net (fo=48, routed)          1.527     6.761    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_27_reg_2038_reg[7]_i_2_n_7
    SLICE_X91Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.911 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044[6]_i_2/O
                         net (fo=3, routed)           0.728     7.639    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044[6]_i_2_n_7
    SLICE_X95Y41         LUT6 (Prop_lut6_I5_O)        0.326     7.965 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044[7]_i_13/O
                         net (fo=1, routed)           0.340     8.305    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044[7]_i_13_n_7
    SLICE_X95Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.690 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.095     9.785    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_28_reg_2044_reg[7]_i_3_n_7
    SLICE_X93Y41         LUT5 (Prop_lut5_I3_O)        0.118     9.903 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_29_reg_2050[0]_i_1/O
                         net (fo=3, routed)           0.671    10.574    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_29_fu_558_p3[0]
    SLICE_X94Y42         LUT6 (Prop_lut6_I5_O)        0.326    10.900 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087[0]_i_5/O
                         net (fo=1, routed)           0.511    11.411    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087[0]_i_5_n_7
    SLICE_X96Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.961 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_fu_606_p2
    SLICE_X96Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.623    12.802    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X96Y42         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087_reg[0]/C
                         clock pessimism              0.268    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X96Y42         FDRE (Setup_fdre_C_D)       -0.150    12.766    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_53_reg_2087_reg[0]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.138ns (23.541%)  route 6.944ns (76.459%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.908     3.202    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_clk
    SLICE_X64Y102        FDSE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDSE (Prop_fdse_C_Q)         0.456     3.658 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/Q
                         net (fo=2792, routed)        6.935    10.593    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X90Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.717 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266[3]_i_8/O
                         net (fo=1, routed)           0.000    10.717    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266[3]_i_8_n_7
    SLICE_X90Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.250 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[3]_i_1_n_7
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.367 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.367    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[7]_i_1_n_7
    SLICE_X90Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.484 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.493    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[11]_i_1_n_7
    SLICE_X90Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[15]_i_1_n_7
    SLICE_X90Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.727    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[19]_i_1_n_7
    SLICE_X90Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[23]_i_1_n_7
    SLICE_X90Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[27]_i_1_n_7
    SLICE_X90Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.284 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.284    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_fu_167_p2[29]
    SLICE_X90Y129        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.768    12.947    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_clk
    SLICE_X90Y129        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[29]/C
                         clock pessimism              0.247    13.194    
                         clock uncertainty           -0.154    13.040    
    SLICE_X90Y129        FDRE (Setup_fdre_C_D)        0.109    13.149    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[29]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.130ns (23.474%)  route 6.944ns (76.526%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.908     3.202    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_clk
    SLICE_X64Y102        FDSE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDSE (Prop_fdse_C_Q)         0.456     3.658 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]/Q
                         net (fo=2792, routed)        6.935    10.593    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X90Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.717 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266[3]_i_8/O
                         net (fo=1, routed)           0.000    10.717    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266[3]_i_8_n_7
    SLICE_X90Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.250 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[3]_i_1_n_7
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.367 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.367    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[7]_i_1_n_7
    SLICE_X90Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.484 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.493    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[11]_i_1_n_7
    SLICE_X90Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.610 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[15]_i_1_n_7
    SLICE_X90Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.727 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.727    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[19]_i_1_n_7
    SLICE_X90Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[23]_i_1_n_7
    SLICE_X90Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[27]_i_1_n_7
    SLICE_X90Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.276 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_266_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.276    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_fu_167_p2[31]
    SLICE_X90Y129        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.768    12.947    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_clk
    SLICE_X90Y129        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[31]/C
                         clock pessimism              0.247    13.194    
                         clock uncertainty           -0.154    13.040    
    SLICE_X90Y129        FDRE (Setup_fdre_C_D)        0.109    13.149    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/sub_ln67_reg_266_reg[31]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.986ns (34.468%)  route 5.677ns (65.532%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.732     3.026    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X86Y15         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y15         FDRE (Prop_fdre_C_Q)         0.518     3.544 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/p_read1_int_reg_reg[17]/Q
                         net (fo=7, routed)           1.172     4.716    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/tmp_9_fu_612_p4[1]
    SLICE_X83Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.840 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093[7]_i_10/O
                         net (fo=1, routed)           0.000     4.840    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093[7]_i_10_n_7
    SLICE_X83Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.372 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093_reg[7]_i_2/CO[3]
                         net (fo=40, routed)          1.036     6.408    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln93_57_reg_2093_reg[7]_i_2_n_7
    SLICE_X80Y15         LUT3 (Prop_lut3_I1_O)        0.118     6.526 f  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[0]_i_2/O
                         net (fo=3, routed)           0.613     7.139    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[0]_i_2_n_7
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.326     7.465 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[7]_i_16/O
                         net (fo=1, routed)           0.635     8.100    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105[7]_i_16_n_7
    SLICE_X83Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.626 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105_reg[7]_i_3/CO[3]
                         net (fo=24, routed)          1.046     9.671    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_49_reg_2105_reg[7]_i_3_n_7
    SLICE_X82Y14         LUT5 (Prop_lut5_I3_O)        0.116     9.787 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_48_reg_2099[5]_i_1/O
                         net (fo=3, routed)           1.176    10.963    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/select_ln110_48_fu_796_p3[5]
    SLICE_X79Y15         LUT4 (Prop_lut4_I0_O)        0.328    11.291 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154[0]_i_7/O
                         net (fo=1, routed)           0.000    11.291    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154[0]_i_7_n_7
    SLICE_X79Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.689 r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_fu_884_p2
    SLICE_X79Y15         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.555    12.734    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_clk
    SLICE_X79Y15         FDRE                                         r  sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X79Y15         FDRE (Setup_fdre_C_D)       -0.198    12.612    sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/icmp_ln1027_81_reg_2154_reg[0]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.628     0.964    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X48Y129        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/Q
                         net (fo=1, routed)           0.157     1.249    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/r_tdata_2[4]
    SLICE_X50Y130        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.896     1.262    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_clk
    SLICE_X50Y130        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[4]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.006     1.229    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.973%)  route 0.163ns (56.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.629     0.965    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X48Y130        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/Q
                         net (fo=1, routed)           0.163     1.256    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/r_tdata_2[16]
    SLICE_X50Y130        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.896     1.262    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_clk
    SLICE_X50Y130        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[16]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.010     1.233    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.851%)  route 0.335ns (67.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.607     0.943    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/ap_clk
    SLICE_X90Y52         FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294_reg[4]/Q
                         net (fo=1, routed)           0.335     1.442    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/p_1_in[4]
    RAMB36_X4Y8          RAMB36E1                                     r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.923     1.289    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/ap_clk
    RAMB36_X4Y8          RAMB36E1                                     r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0/CLKARDCLK
                         clock pessimism             -0.030     1.259    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.414    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.520%)  route 0.222ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.594     0.929    sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/s_axi_lite_aclk
    SLICE_X11Y11         FDRE                                         r  sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/Q
                         net (fo=1, routed)           0.222     1.280    sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X0Y2          RAMB36E1                                     r  sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.905     1.271    sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.251    sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/M2int_load_reg_144_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.641     0.977    sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/ap_clk
    SLICE_X33Y102        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/M2int_load_reg_144_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/M2int_load_reg_144_reg[12]/Q
                         net (fo=1, routed)           0.106     1.224    sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/din[12]
    RAMB18_X2Y40         RAMB18E1                                     r  sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.954     1.320    sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X2Y40         RAMB18E1                                     r  sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.285     1.035    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.190    sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.503%)  route 0.225ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.557     0.893    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axi_lite_aclk
    SLICE_X49Y15         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]/Q
                         net (fo=2, routed)           0.225     1.259    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data[31]
    SLICE_X53Y15         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.819     1.185    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axi_lite_aclk
    SLICE_X53Y15         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.075     1.225    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.622%)  route 0.165ns (56.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.631     0.967    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X48Y132        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE (Prop_fdre_C_Q)         0.128     1.095 r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U98/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/Q
                         net (fo=1, routed)           0.165     1.260    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/r_tdata_2[20]
    SLICE_X50Y133        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.899     1.265    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_clk
    SLICE_X50Y133        FDRE                                         r  sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[20]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.000     1.226    sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_268_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.867%)  route 0.148ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.659     0.995    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X55Y100        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/Q
                         net (fo=1, routed)           0.148     1.284    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[25]
    SLICE_X55Y99         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.846     1.212    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X55Y99         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.072     1.249    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.813%)  route 0.204ns (59.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.555     0.891    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X52Y37         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/Q
                         net (fo=2, routed)           0.204     1.236    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[19]
    SLICE_X49Y35         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.824     1.190    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/s_axi_lite_aclk
    SLICE_X49Y35         FDRE                                         r  sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.046     1.201    sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sys_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.577     0.913    sys_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y50         FDRE                                         r  sys_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sys_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.109    sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X30Y50         RAMD32                                       r  sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.845     1.211    sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X30Y50         RAMD32                                       r  sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y17      sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y9       sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y26     sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y26     sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8      sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8      sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y15     sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y15     sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17     sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/pBmpBuf_U/genblk1[1].ram_reg_10/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y103    sys_design_i/CAL_Hu_0/inst/M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg_0_3_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y126    sys_design_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y125    sys_design_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y128    sys_design_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y127    sys_design_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y130    sys_design_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y129    sys_design_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y122    sys_design_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y121    sys_design_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X1Y9       sys_design_i/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X1Y9        sys_design_i/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 0.419ns (5.556%)  route 7.122ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 15.850 - 10.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.972     6.428    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X80Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.419     6.847 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         7.122    13.969    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X51Y123        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.940    15.850    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y123        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22]/C
                         clock pessimism              0.570    16.420    
                         clock uncertainty           -0.066    16.354    
    SLICE_X51Y123        FDRE (Setup_fdre_C_R)       -0.601    15.753    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22]
  -------------------------------------------------------------------
                         required time                         15.753    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 0.419ns (5.556%)  route 7.122ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 15.850 - 10.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.972     6.428    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X80Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.419     6.847 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         7.122    13.969    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X51Y123        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.940    15.850    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y123        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25]/C
                         clock pessimism              0.570    16.420    
                         clock uncertainty           -0.066    16.354    
    SLICE_X51Y123        FDRE (Setup_fdre_C_R)       -0.601    15.753    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25]
  -------------------------------------------------------------------
                         required time                         15.753    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.960ns (11.877%)  route 7.123ns (88.123%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 15.806 - 10.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.972     6.428    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X80Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.419     6.847 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         7.123    13.970    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X57Y127        LUT6 (Prop_lut6_I4_O)        0.296    14.266 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0/O
                         net (fo=1, routed)           0.000    14.266    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_7
    SLICE_X57Y127        MUXF7 (Prop_muxf7_I1_O)      0.245    14.511 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1__0/O
                         net (fo=1, routed)           0.000    14.511    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0
    SLICE_X57Y127        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.896    15.806    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X57Y127        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
                         clock pessimism              0.570    16.376    
                         clock uncertainty           -0.066    16.310    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)        0.064    16.374    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]
  -------------------------------------------------------------------
                         required time                         16.374    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 0.932ns (11.582%)  route 7.115ns (88.418%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 15.804 - 10.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.972     6.428    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X80Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.419     6.847 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         7.115    13.962    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X60Y126        LUT6 (Prop_lut6_I4_O)        0.296    14.258 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3__0/O
                         net (fo=1, routed)           0.000    14.258    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3__0_n_7
    SLICE_X60Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    14.475 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.475    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0
    SLICE_X60Y126        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.894    15.804    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X60Y126        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/C
                         clock pessimism              0.570    16.374    
                         clock uncertainty           -0.066    16.308    
    SLICE_X60Y126        FDRE (Setup_fdre_C_D)        0.064    16.372    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         16.372    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 0.580ns (7.764%)  route 6.891ns (92.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 15.733 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.996    13.903    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X91Y112        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.823    15.733    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y112        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/C
                         clock pessimism              0.570    16.303    
                         clock uncertainty           -0.066    16.237    
    SLICE_X91Y112        FDRE (Setup_fdre_C_R)       -0.429    15.808    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 15.725 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.982    13.889    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.815    15.725    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]/C
                         clock pessimism              0.570    16.295    
                         clock uncertainty           -0.066    16.229    
    SLICE_X93Y122        FDRE (Setup_fdre_C_R)       -0.429    15.800    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 15.725 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.982    13.889    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.815    15.725    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/C
                         clock pessimism              0.570    16.295    
                         clock uncertainty           -0.066    16.229    
    SLICE_X93Y122        FDRE (Setup_fdre_C_R)       -0.429    15.800    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 15.725 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.982    13.889    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.815    15.725    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]/C
                         clock pessimism              0.570    16.295    
                         clock uncertainty           -0.066    16.229    
    SLICE_X93Y122        FDRE (Setup_fdre_C_R)       -0.429    15.800    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 15.725 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.982    13.889    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.815    15.725    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X93Y122        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]/C
                         clock pessimism              0.570    16.295    
                         clock uncertainty           -0.066    16.229    
    SLICE_X93Y122        FDRE (Setup_fdre_C_R)       -0.429    15.800    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.580ns (7.921%)  route 6.742ns (92.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 15.734 - 10.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.976     6.432    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.456     6.888 f  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=62, routed)          1.895     8.783    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X63Y116        LUT1 (Prop_lut1_I0_O)        0.124     8.907 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1131, routed)        4.847    13.754    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7
    SLICE_X90Y111        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.824    15.734    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y111        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]/C
                         clock pessimism              0.570    16.304    
                         clock uncertainty           -0.066    16.238    
    SLICE_X90Y111        FDRE (Setup_fdre_C_R)       -0.524    15.714    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]
  -------------------------------------------------------------------
                         required time                         15.714    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  1.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.322     2.013    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X59Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141     2.154 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]/Q
                         net (fo=1, routed)           0.054     2.208    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[223]
    SLICE_X58Y105        LUT3 (Prop_lut3_I0_O)        0.045     2.253 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][28]_i_1/O
                         net (fo=1, routed)           0.000     2.253    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]_0
    SLICE_X58Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.361     2.558    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]/C
                         clock pessimism             -0.532     2.026    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.121     2.147    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.314     2.005    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y115        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141     2.146 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/Q
                         net (fo=2, routed)           0.066     2.212    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/p_13_in
    SLICE_X82Y115        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.349     2.546    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X82Y115        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/C
                         clock pessimism             -0.528     2.018    
    SLICE_X82Y115        FDRE (Hold_fdre_C_D)         0.076     2.094    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.340     2.031    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X51Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     2.172 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/Q
                         net (fo=1, routed)           0.056     2.228    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[28]
    SLICE_X51Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.380     2.577    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X51Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]/C
                         clock pessimism             -0.546     2.031    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.076     2.107    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.318     2.009    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     2.206    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X85Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.355     2.552    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.543     2.009    
    SLICE_X85Y103        FDRE (Hold_fdre_C_D)         0.076     2.085    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.316     2.007    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y102        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141     2.148 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.204    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X87Y102        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.355     2.552    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X87Y102        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.545     2.007    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.076     2.083    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.315     2.006    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     2.147 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.203    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X89Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.354     2.551    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.545     2.006    
    SLICE_X89Y103        FDRE (Hold_fdre_C_D)         0.076     2.082    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.315     2.006    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y105        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.141     2.147 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.203    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X89Y105        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.354     2.551    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y105        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.545     2.006    
    SLICE_X89Y105        FDRE (Hold_fdre_C_D)         0.076     2.082    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.340     2.031    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     2.172 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/Q
                         net (fo=1, routed)           0.056     2.228    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[13]
    SLICE_X53Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.380     2.577    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][13]/C
                         clock pessimism             -0.546     2.031    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.075     2.106    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.320     2.011    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X81Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     2.152 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/Q
                         net (fo=1, routed)           0.056     2.208    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[39]
    SLICE_X81Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.358     2.555    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X81Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][39]/C
                         clock pessimism             -0.544     2.011    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.075     2.086    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][39]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.319     2.010    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y100        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.141     2.151 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.207    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y100        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.356     2.553    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y100        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.543     2.010    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.075     2.085    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { sys_design_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y126   sys_design_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y125   sys_design_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y128   sys_design_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y127   sys_design_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y130   sys_design_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y129   sys_design_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y122   sys_design_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y121   sys_design_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y120  sys_design_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y102   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X66Y102   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y113   sys_design_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y105   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y102   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X66Y102   sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.547ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.183ns  (logic 0.419ns (35.407%)  route 0.764ns (64.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.764     1.183    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.270     9.730    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.237ns  (logic 0.456ns (36.863%)  route 0.781ns (63.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.781     1.237    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X93Y33         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y33         FDRE (Setup_fdre_C_D)       -0.103     9.897    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.943%)  route 0.604ns (59.057%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.023    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X93Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)       -0.267     9.733    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.423%)  route 0.593ns (58.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y32         FDRE (Setup_fdre_C_D)       -0.265     9.735    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.030%)  route 0.629ns (57.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.629     1.085    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X89Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y32         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.081%)  route 0.628ns (57.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.628     1.084    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X91Y33         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y33         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.022%)  route 0.436ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.436     0.855    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X93Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)       -0.266     9.734    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.916%)  route 0.474ns (53.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.474     0.893    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X92Y34         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y34         FDRE (Setup_fdre_C_D)       -0.222     9.778    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.745%)  route 0.479ns (51.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.479     0.935    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X91Y33         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y33         FDRE (Setup_fdre_C_D)       -0.093     9.907    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.646%)  route 0.444ns (49.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X88Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.093     9.907    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.007    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       40.225ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.225ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.208%)  route 0.738ns (63.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.738     1.157    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X90Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X90Y32         FDRE (Setup_fdre_C_D)       -0.218    41.382    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 40.225    

Slack (MET) :             40.260ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.075ns  (logic 0.419ns (38.968%)  route 0.656ns (61.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.656     1.075    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X89Y29         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X89Y29         FDRE (Setup_fdre_C_D)       -0.265    41.335    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.335    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 40.260    

Slack (MET) :             40.307ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.959%)  route 0.604ns (59.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.604     1.023    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X93Y29         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X93Y29         FDRE (Setup_fdre_C_D)       -0.270    41.330    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 40.307    

Slack (MET) :             40.448ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.158%)  route 0.601ns (56.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.601     1.057    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X93Y30         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.095    41.505    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 40.448    

Slack (MET) :             40.456ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.851%)  route 0.457ns (52.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.457     0.876    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X93Y30         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.268    41.332    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         41.332    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 40.456    

Slack (MET) :             40.456ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.404%)  route 0.595ns (56.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     1.051    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X93Y29         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X93Y29         FDRE (Setup_fdre_C_D)       -0.093    41.507    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.507    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 40.456    

Slack (MET) :             40.485ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.825%)  route 0.476ns (53.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.476     0.895    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X94Y29         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X94Y29         FDRE (Setup_fdre_C_D)       -0.220    41.380    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 40.485    

Slack (MET) :             40.505ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.608%)  route 0.544ns (54.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.544     1.000    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X89Y30         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.095    41.505    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 40.505    

Slack (MET) :             40.509ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.681%)  route 0.588ns (56.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X90Y32         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X90Y32         FDRE (Setup_fdre_C_D)       -0.047    41.553    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 40.509    

Slack (MET) :             40.510ns  (required time - arrival time)
  Source:                 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@20.800ns period=41.600ns})
  Destination:            sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.600ns  (MaxDelay Path 41.600ns)
  Data Path Delay:        0.995ns  (logic 0.456ns (45.824%)  route 0.539ns (54.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30                                      0.000     0.000 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.539     0.995    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X89Y29         FDRE                                         r  sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.600    41.600    
    SLICE_X89Y29         FDRE (Setup_fdre_C_D)       -0.095    41.505    sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 40.510    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.767ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.328%)  route 1.682ns (78.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           1.682     2.138    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X53Y98         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.631%)  route 1.395ns (75.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X60Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           1.395     1.851    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X61Y99         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                  8.054    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.869ns  (logic 0.518ns (27.708%)  route 1.351ns (72.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.351     1.869    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X54Y99         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)       -0.047     9.953    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.327%)  route 1.344ns (74.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.344     1.800    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X56Y99         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.766ns  (logic 0.456ns (25.818%)  route 1.310ns (74.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X60Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.310     1.766    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X60Y98         FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.761ns  (logic 0.518ns (29.423%)  route 1.243ns (70.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.243     1.761    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X83Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y105        FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.753%)  route 1.113ns (68.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y118                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X58Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.113     1.631    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X55Y100        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.607ns  (logic 0.518ns (32.239%)  route 1.089ns (67.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.089     1.607    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X83Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y105        FDRE (Setup_fdre_C_D)       -0.093     9.907    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.450ns  (logic 0.478ns (32.958%)  route 0.972ns (67.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.972     1.450    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X92Y99         FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y99         FDRE (Setup_fdre_C_D)       -0.228     9.772    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.324ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.583ns  (logic 0.456ns (28.812%)  route 1.127ns (71.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.127     1.583    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X55Y100        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)       -0.093     9.907    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                  8.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.666ns  (logic 0.456ns (27.377%)  route 1.210ns (72.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99                                      0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           1.210     1.666    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[6]
    SLICE_X64Y114        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.058     9.942    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.186%)  route 0.925ns (68.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100                                     0.000     0.000 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.925     1.344    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y103        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)       -0.268     9.732    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.252ns  (logic 0.419ns (33.462%)  route 0.833ns (66.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98                                      0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.833     1.252    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[21]
    SLICE_X60Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)       -0.266     9.734    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  8.482    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.351ns  (logic 0.518ns (38.352%)  route 0.833ns (61.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99                                      0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.833     1.351    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X58Y105        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y105        FDRE (Setup_fdre_C_D)       -0.028     9.972    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.820%)  route 0.689ns (62.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101                                     0.000     0.000 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.689     1.108    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X85Y102        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y102        FDRE (Setup_fdre_C_D)       -0.270     9.730    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.850%)  route 0.815ns (61.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101                                     0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/Q
                         net (fo=1, routed)           0.815     1.333    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[23]
    SLICE_X66Y106        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)       -0.028     9.972    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.231%)  route 0.769ns (62.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99                                      0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)           0.769     1.225    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[29]
    SLICE_X52Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)       -0.095     9.905    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.938%)  route 0.630ns (60.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101                                     0.000     0.000 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.630     1.049    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X89Y100        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y100        FDRE (Setup_fdre_C_D)       -0.267     9.733    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.046%)  route 0.627ns (59.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98                                      0.000     0.000 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           0.627     1.046    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X81Y101        FDRE                                         r  sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y101        FDRE (Setup_fdre_C_D)       -0.265     9.735    sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.517%)  route 0.759ns (62.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.759     1.215    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X89Y105        FDRE                                         r  sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y105        FDRE (Setup_fdre_C_D)       -0.093     9.907    sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  8.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        7.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.518ns (20.949%)  route 1.955ns (79.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 15.664 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.955     8.732    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y117       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.754    15.664    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y117       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.582    16.246    
                         clock uncertainty           -0.066    16.180    
    SLICE_X111Y117       FDCE (Recov_fdce_C_CLR)     -0.405    15.775    sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.775    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.518ns (22.045%)  route 1.832ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 15.664 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.832     8.609    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y117       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.754    15.664    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y117       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.582    16.246    
                         clock uncertainty           -0.066    16.180    
    SLICE_X113Y117       FDCE (Recov_fdce_C_CLR)     -0.405    15.775    sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.775    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.518ns (22.045%)  route 1.832ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 15.664 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.832     8.609    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y117       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.754    15.664    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y117       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.582    16.246    
                         clock uncertainty           -0.066    16.180    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    15.861    sys_design_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.861    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.518ns (22.607%)  route 1.773ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.773     8.550    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y118       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.752    15.662    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y118       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism              0.582    16.244    
                         clock uncertainty           -0.066    16.178    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.319    15.859    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.518ns (22.607%)  route 1.773ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.773     8.550    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y118       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.752    15.662    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y118       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.582    16.244    
                         clock uncertainty           -0.066    16.178    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.319    15.859    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.518ns (22.607%)  route 1.773ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.773     8.550    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y118       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.752    15.662    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y118       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/C
                         clock pessimism              0.582    16.244    
                         clock uncertainty           -0.066    16.178    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.319    15.859    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.518ns (22.607%)  route 1.773ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.773     8.550    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y118       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.752    15.662    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y118       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/C
                         clock pessimism              0.582    16.244    
                         clock uncertainty           -0.066    16.178    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.319    15.859    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.108%)  route 1.631ns (75.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 15.661 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.631     8.408    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y120       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.751    15.661    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y120       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism              0.582    16.243    
                         clock uncertainty           -0.066    16.177    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    15.772    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.108%)  route 1.631ns (75.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 15.661 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.631     8.408    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y120       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.751    15.661    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y120       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.582    16.243    
                         clock uncertainty           -0.066    16.177    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    15.772    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.108%)  route 1.631ns (75.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 15.661 - 10.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.980     3.274    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.803     6.259    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.518     6.777 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.631     8.408    sys_design_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y120       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       1.770    12.949    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.751    15.661    sys_design_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y120       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/C
                         clock pessimism              0.582    16.243    
                         clock uncertainty           -0.066    16.177    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    15.772    sys_design_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  7.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.202%)  route 0.199ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.199     2.304    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X108Y124       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.284     2.481    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y124       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.521     1.960    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     1.893    sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.202%)  route 0.199ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.199     2.304    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X108Y124       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.284     2.481    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y124       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.521     1.960    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     1.893    sys_design_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.689%)  route 0.203ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.203     2.308    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.689%)  route 0.203ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.203     2.308    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.165%)  route 0.207ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.207     2.312    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X110Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.165%)  route 0.207ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.207     2.312    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X110Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.165%)  route 0.207ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.207     2.312    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X110Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.165%)  route 0.207ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.207     2.312    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y123       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.285     2.482    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y123       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.527     1.955    
    SLICE_X110Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.863    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.756%)  route 0.220ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.220     2.325    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y125       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.284     2.481    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y125       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/C
                         clock pessimism             -0.521     1.960    
    SLICE_X111Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.868    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.756%)  route 0.220ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.672     1.008    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.250     1.941    sys_design_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X112Y124       FDPE                                         r  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDPE (Prop_fdpe_C_Q)         0.164     2.105 f  sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.220     2.325    sys_design_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y125       FDCE                                         f  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sys_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sys_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27696, routed)       0.945     1.311    sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    sys_design_i/axi_dynclk_0/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  sys_design_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2802, routed)        0.284     2.481    sys_design_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y125       FDCE                                         r  sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/C
                         clock pessimism             -0.521     1.960    
    SLICE_X111Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.868    sys_design_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.457    





