{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557830925696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557830925708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 13:48:45 2019 " "Processing started: Tue May 14 13:48:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557830925708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830925708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off printer -c printer " "Command: quartus_map --read_settings_files=on --write_settings_files=off printer -c printer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830925708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557830947617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557830947618 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557830971347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:41 Progress: Loading FPGA_v2_uart_edition_v2/soc_system.qsys " "2019.05.14.14:49:41 Progress: Loading FPGA_v2_uart_edition_v2/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830981292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:42 Progress: Reading input file " "2019.05.14.14:49:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830982978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:43 Progress: Adding ILC \[interrupt_latency_counter 18.1\] " "2019.05.14.14:49:43 Progress: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830983327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:43 Progress: Parameterizing module ILC " "2019.05.14.14:49:43 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830983755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:43 Progress: Adding button_pio \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:43 Progress: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830983765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:43 Progress: Parameterizing module button_pio " "2019.05.14.14:49:43 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830983913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:43 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.05.14.14:49:43 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830983915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module clk_0 " "2019.05.14.14:49:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding configuration_1 \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding configuration_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module configuration_1 " "2019.05.14.14:49:46 Progress: Parameterizing module configuration_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module dipsw_pio " "2019.05.14.14:49:46 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding endstops \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding endstops \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module endstops " "2019.05.14.14:49:46 Progress: Parameterizing module endstops" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\] " "2019.05.14.14:49:46 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module f2sdram_only_master " "2019.05.14.14:49:46 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding fans \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding fans \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module fans " "2019.05.14.14:49:46 Progress: Parameterizing module fans" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding flags_in \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding flags_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module flags_in " "2019.05.14.14:49:46 Progress: Parameterizing module flags_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding flags_out \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:46 Progress: Adding flags_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module flags_out " "2019.05.14.14:49:46 Progress: Parameterizing module flags_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\] " "2019.05.14.14:49:46 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Parameterizing module fpga_only_master " "2019.05.14.14:49:46 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:46 Progress: Adding hps_0 \[altera_hps 18.1\] " "2019.05.14.14:49:46 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830986423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Parameterizing module hps_0 " "2019.05.14.14:49:50 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\] " "2019.05.14.14:49:50 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Parameterizing module hps_only_master " "2019.05.14.14:49:50 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.05.14.14:49:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Parameterizing module jtag_uart " "2019.05.14.14:49:50 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:50 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Parameterizing module led_pio " "2019.05.14.14:49:50 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2019.05.14.14:49:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830990716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:51 Progress: Parameterizing module mm_bridge_0 " "2019.05.14.14:49:51 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830991875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:51 Progress: Adding pll_sys \[altera_pll 18.1\] " "2019.05.14.14:49:51 Progress: Adding pll_sys \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830991879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module pll_sys " "2019.05.14.14:49:53 Progress: Parameterizing module pll_sys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_1_speed \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_1_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_speed " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_1_steps_in \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_1_steps_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_steps_in " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_steps_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_1_steps_out \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_1_steps_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_steps_out " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_1_steps_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_2_speed \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_2_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_speed " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_2_steps_in \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_2_steps_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_steps_in " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_steps_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_2_steps_out \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_2_steps_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_steps_out " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_2_steps_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_3_speed \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_3_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_speed " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_3_steps_in \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_3_steps_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_steps_in " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_steps_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_3_steps_out \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_3_steps_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_steps_out " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_3_steps_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_4_speed \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_4_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_speed " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_4_steps_in \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_4_steps_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_steps_in " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_steps_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding stepper_4_steps_out \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding stepper_4_steps_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_steps_out " "2019.05.14.14:49:53 Progress: Parameterizing module stepper_4_steps_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.05.14.14:49:53 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module sysid_qsys " "2019.05.14.14:49:53 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp0 \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp0 " "2019.05.14.14:49:53 Progress: Parameterizing module temp0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp1 \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp1 " "2019.05.14.14:49:53 Progress: Parameterizing module temp1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp_bed \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp_bed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed " "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp_bed_bottom \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp_bed_bottom \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed_bottom " "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed_bottom" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp_bed_upper \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp_bed_upper \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed_upper " "2019.05.14.14:49:53 Progress: Parameterizing module temp_bed_upper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp_e1_bottom \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp_e1_bottom \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp_e1_bottom " "2019.05.14.14:49:53 Progress: Parameterizing module temp_e1_bottom" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Adding temp_e1_upper \[altera_avalon_pio 18.1\] " "2019.05.14.14:49:53 Progress: Adding temp_e1_upper \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing module temp_e1_upper " "2019.05.14.14:49:53 Progress: Parameterizing module temp_e1_upper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Building connections " "2019.05.14.14:49:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Parameterizing connections " "2019.05.14.14:49:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:49:53 Progress: Validating " "2019.05.14.14:49:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557830993373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.14.14:50:22 Progress: Done reading input file " "2019.05.14.14:50:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831022237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.endstops: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.endstops: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.flags_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.flags_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_sys: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_system.pll_sys: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_sys: Able to implement PLL with user settings " "Soc_system.pll_sys: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_1_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_1_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_2_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_2_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_3_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_3_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_4_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_4_steps_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.temp0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.temp0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.temp1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.temp1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.temp_bed: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.temp_bed: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033233 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.pll_sys: pll_sys.locked must be exported, or connected to a matching conduit. " "Soc_system.pll_sys: pll_sys.locked must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831033234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831041181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831051049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831062384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831063796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831063796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831063796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831063796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831064614 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831064614 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831064616 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831064617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\" " "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831080592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'soc_system_button_pio' " "Button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831080648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831080653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'soc_system_button_pio' " "Button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration_1: Starting RTL generation for module 'soc_system_configuration_1' " "Configuration_1: Starting RTL generation for module 'soc_system_configuration_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration_1:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_configuration_1 --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0004_configuration_1_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0004_configuration_1_gen//soc_system_configuration_1_component_configuration.pl  --do_build_sim=0  \] " "Configuration_1:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_configuration_1 --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0004_configuration_1_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0004_configuration_1_gen//soc_system_configuration_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration_1: Done RTL generation for module 'soc_system_configuration_1' " "Configuration_1: Done RTL generation for module 'soc_system_configuration_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Configuration_1: \"soc_system\" instantiated altera_avalon_pio \"configuration_1\" " "Configuration_1: \"soc_system\" instantiated altera_avalon_pio \"configuration_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831081899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831082646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831082658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: Starting RTL generation for module 'soc_system_endstops' " "Endstops: Starting RTL generation for module 'soc_system_endstops'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831082671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_endstops --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0006_endstops_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0006_endstops_gen//soc_system_endstops_component_configuration.pl  --do_build_sim=0  \] " "Endstops:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_endstops --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0006_endstops_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0006_endstops_gen//soc_system_endstops_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831082671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: Done RTL generation for module 'soc_system_endstops' " "Endstops: Done RTL generation for module 'soc_system_endstops'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831083203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: \"soc_system\" instantiated altera_avalon_pio \"endstops\" " "Endstops: \"soc_system\" instantiated altera_avalon_pio \"endstops\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831083213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\" " "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: Starting RTL generation for module 'soc_system_fans' " "Fans: Starting RTL generation for module 'soc_system_fans'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fans --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0007_fans_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0007_fans_gen//soc_system_fans_component_configuration.pl  --do_build_sim=0  \] " "Fans:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fans --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0007_fans_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0007_fans_gen//soc_system_fans_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: Done RTL generation for module 'soc_system_fans' " "Fans: Done RTL generation for module 'soc_system_fans'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: \"soc_system\" instantiated altera_avalon_pio \"fans\" " "Fans: \"soc_system\" instantiated altera_avalon_pio \"fans\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags_in: Starting RTL generation for module 'soc_system_flags_in' " "Flags_in: Starting RTL generation for module 'soc_system_flags_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags_in:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_flags_in --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0008_flags_in_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0008_flags_in_gen//soc_system_flags_in_component_configuration.pl  --do_build_sim=0  \] " "Flags_in:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_flags_in --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0008_flags_in_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0008_flags_in_gen//soc_system_flags_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831084773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags_in: Done RTL generation for module 'soc_system_flags_in' " "Flags_in: Done RTL generation for module 'soc_system_flags_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831085278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags_in: \"soc_system\" instantiated altera_avalon_pio \"flags_in\" " "Flags_in: \"soc_system\" instantiated altera_avalon_pio \"flags_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831085288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831085294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831086242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831086934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831090365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831090376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0009_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0009_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831090376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831090993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'soc_system_led_pio' " "Led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0010_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0010_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0010_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0010_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'soc_system_led_pio' " "Led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_sys: \"soc_system\" instantiated altera_pll \"pll_sys\" " "Pll_sys: \"soc_system\" instantiated altera_pll \"pll_sys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: Starting RTL generation for module 'soc_system_temp0' " "Temp0: Starting RTL generation for module 'soc_system_temp0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp0 --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0014_temp0_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0014_temp0_gen//soc_system_temp0_component_configuration.pl  --do_build_sim=0  \] " "Temp0:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp0 --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0014_temp0_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0014_temp0_gen//soc_system_temp0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831091631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: Done RTL generation for module 'soc_system_temp0' " "Temp0: Done RTL generation for module 'soc_system_temp0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: \"soc_system\" instantiated altera_avalon_pio \"temp0\" " "Temp0: \"soc_system\" instantiated altera_avalon_pio \"temp0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp_bed_bottom: Starting RTL generation for module 'soc_system_temp_bed_bottom' " "Temp_bed_bottom: Starting RTL generation for module 'soc_system_temp_bed_bottom'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp_bed_bottom:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp_bed_bottom --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0015_temp_bed_bottom_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0015_temp_bed_bottom_gen//soc_system_temp_bed_bottom_component_configuration.pl  --do_build_sim=0  \] " "Temp_bed_bottom:   Generation command is \[exec C:/intelfpga_lite/18.11/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.11/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.11/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.11/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp_bed_bottom --dir=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0015_temp_bed_bottom_gen/ --quartus_dir=C:/intelfpga_lite/18.11/quartus --verilog --config=C:/Users/RECONN~1/AppData/Local/Temp/alt8030_454176704751219011.dir/0015_temp_bed_bottom_gen//soc_system_temp_bed_bottom_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp_bed_bottom: Done RTL generation for module 'soc_system_temp_bed_bottom' " "Temp_bed_bottom: Done RTL generation for module 'soc_system_temp_bed_bottom'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp_bed_bottom: \"soc_system\" instantiated altera_avalon_pio \"temp_bed_bottom\" " "Temp_bed_bottom: \"soc_system\" instantiated altera_avalon_pio \"temp_bed_bottom\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831092654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831094442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831095659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831113943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831114485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831115050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831115710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831116271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831116766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831117301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831117799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831118324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831118841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831119375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831119890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831120427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831121353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831121871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831122418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831122928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831123461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831123962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831124464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831124958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831125512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831126011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831126711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831127233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831127757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831128279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831128829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831129322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831129836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831146845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831148556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831150474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\" " "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831151801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831152973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\" " "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\" " "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831154602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831155534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831205416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831205467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831205476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 72 modules, 141 files " "Soc_system: Done \"soc_system\" with 72 modules, 141 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831205477 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831209643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy_new.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy_new " "Found entity 1: stepper_corexy_new" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831222882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831222882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_controller " "Found entity 1: stepper_controller" {  } { { "stepper_controller.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831222917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831222917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_g28.v 1 1 " "Found 1 design units, including 1 entities, in source file home_g28.v" { { "Info" "ISGN_ENTITY_NAME" "1 home_g28 " "Found entity 1: home_g28" {  } { { "home_g28.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/home_g28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831222950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831222950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heater_control.v 1 1 " "Found 1 design units, including 1 entities, in source file heater_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 heater_control " "Found entity 1: heater_control" {  } { { "heater_control.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/heater_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831222982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831222982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "adc_control/synthesis/adc_control.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/adc_control/synthesis/adc_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "adc_control/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/adc_control/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/submodules/adc_control_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/submodules/adc_control_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control_adc_mega_0 " "Found entity 1: adc_control_adc_mega_0" {  } { { "adc_control/synthesis/submodules/adc_control_adc_mega_0.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/adc_control/synthesis/submodules/adc_control_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "hps_reset.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "altera_edge_detector.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223390 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223441 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223464 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223700 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223742 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223766 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223988 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831223988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831223988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831223999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224010 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224199 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224199 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224199 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224199 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224324 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557831224334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224346 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_temp_bed_bottom " "Found entity 1: soc_system_temp_bed_bottom" {  } { { "soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_temp0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_temp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_temp0 " "Found entity 1: soc_system_temp0" {  } { { "soc_system/synthesis/submodules/soc_system_temp0.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v " "Can't analyze file -- file soc_system/synthesis/submodules/soc_system_sysid_qsys.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557831224416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_sys " "Found entity 1: soc_system_pll_sys" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sys.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224523 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224523 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224523 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224523 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_flags_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_flags_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_flags_in " "Found entity 1: soc_system_flags_in" {  } { { "soc_system/synthesis/submodules/soc_system_flags_in.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_flags_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fans.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fans.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fans " "Found entity 1: soc_system_fans" {  } { { "soc_system/synthesis/submodules/soc_system_fans.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_fans.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225424 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_endstops.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_endstops.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_endstops " "Found entity 1: soc_system_endstops" {  } { { "soc_system/synthesis/submodules/soc_system_endstops.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_endstops.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_configuration_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_configuration_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_configuration_1 " "Found entity 1: soc_system_configuration_1" {  } { { "soc_system/synthesis/submodules/soc_system_configuration_1.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_configuration_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printer.v 1 1 " "Found 1 design units, including 1 entities, in source file printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 printer " "Found entity 1: printer" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_extruder.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_extruder.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_extruder " "Found entity 1: stepper_extruder" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_z.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_z " "Found entity 1: stepper_z" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 analog_filter " "Found entity 1: analog_filter" {  } { { "analog_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/analog_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endstop_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file endstop_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 endstop_filter " "Found entity 1: endstop_filter" {  } { { "endstop_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/endstop_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831225940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/soc_system.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/soc_system.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831225950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225952 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831225969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225970 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831225977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225978 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831225985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225987 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831225994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831225995 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226041 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226057 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_default_burst_converter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226064 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_incr_burst_converter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226079 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_sld_node.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226087 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_streaming.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226095 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226106 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226124 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226148 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226163 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226179 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226187 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226205 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226220 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_master_agent.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226228 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_master_translator.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226236 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226246 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226269 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_reset_controller.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226302 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_reset_synchronizer.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226312 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226319 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226328 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226335 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226363 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226376 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226390 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226403 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226417 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226483 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226495 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226507 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_reset.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_pll.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/interrupt_latency_counter.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/interrupt_latency_counter.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/interrupt_latency_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/interrupt_latency_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/irq_detector.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/irq_detector.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/irq_detector.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/irq_detector.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/irq_detector.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/irq_detector.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226571 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_button_pio.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_button_pio.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_button_pio.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_button_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_button_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_button_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_configuration_1.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_configuration_1.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_configuration_1.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_configuration_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_configuration_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_configuration_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_dipsw_pio.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_dipsw_pio.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_dipsw_pio.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_dipsw_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_dipsw_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_dipsw_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_endstops.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_endstops.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_endstops.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_endstops.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_endstops.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_endstops.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226635 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226653 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_fans.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_fans.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_fans.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_fans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_fans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_fans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226682 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_flags_in.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_flags_in.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_flags_in.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_flags_in.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_flags_in.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_flags_in.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226700 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226708 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226749 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226759 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_jtag_uart.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_led_pio.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_led_pio.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_led_pio.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_led_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_led_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_led_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226791 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226801 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226810 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226816 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226847 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226854 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226861 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226894 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226918 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226960 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226967 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226975 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226983 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226990 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831226997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831226999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227028 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_pll_sys.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_pll_sys.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_sys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_pll_sys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "db/ip/soc_system/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831227095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227095 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_temp0.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp0.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_temp0.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_temp0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_temp0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227111 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_temp_bed_bottom.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_temp_bed_bottom.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_temp_bed_bottom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_temp_bed_bottom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_temp_bed_bottom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227125 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/state_machine_counter.v C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/state_machine_counter.v " "File \"c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/state_machine_counter.v\" is a duplicate of already analyzed file \"C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/state_machine_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1557831227131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/state_machine_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/state_machine_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831227133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "altera_edge_detector.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1557831227133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1557831227134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "printer " "Elaborating entity \"printer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557831230355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D printer.v(32) " "Output port \"HDMI_TX_D\" at printer.v(32) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230382 "|printer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7\] printer.v(91) " "Output port \"LED\[7\]\" at printer.v(91) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230383 "|printer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK printer.v(30) " "Output port \"HDMI_TX_CLK\" at printer.v(30) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230383 "|printer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE printer.v(31) " "Output port \"HDMI_TX_DE\" at printer.v(31) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230383 "|printer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS printer.v(33) " "Output port \"HDMI_TX_HS\" at printer.v(33) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230383 "|printer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS printer.v(35) " "Output port \"HDMI_TX_VS\" at printer.v(35) has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831230383 "|printer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endstop_filter endstop_filter:ef1 " "Elaborating entity \"endstop_filter\" for hierarchy \"endstop_filter:ef1\"" {  } { { "printer.v" "ef1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831230514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:adc0 " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:adc0\"" {  } { { "printer.v" "adc0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831230708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control_adc_mega_0 adc_control:adc0\|adc_control_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_control_adc_mega_0\" for hierarchy \"adc_control:adc0\|adc_control_adc_mega_0:adc_mega_0\"" {  } { { "adc_control/synthesis/adc_control.v" "adc_mega_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/adc_control/synthesis/adc_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831230724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_control:adc0\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_control:adc0\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adc_control/synthesis/submodules/adc_control_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/adc_control/synthesis/submodules/adc_control_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831230754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "printer.v" "u0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831230832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter soc_system:u0\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\"" {  } { { "soc_system/synthesis/soc_system.v" "ilc" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831231080 "|printer|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831231080 "|printer|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_configuration_1 soc_system:u0\|soc_system_configuration_1:configuration_1 " "Elaborating entity \"soc_system_configuration_1\" for hierarchy \"soc_system:u0\|soc_system_configuration_1:configuration_1\"" {  } { { "soc_system/synthesis/soc_system.v" "configuration_1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_endstops soc_system:u0\|soc_system_endstops:endstops " "Elaborating entity \"soc_system_endstops\" for hierarchy \"soc_system:u0\|soc_system_endstops:endstops\"" {  } { { "soc_system/synthesis/soc_system.v" "endstops" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master " "Elaborating entity \"soc_system_f2sdram_only_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "f2sdram_only_master" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831231829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831232054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831232068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831232070 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831232070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831232120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831232140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831233437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831233950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831234456 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831234456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831234841 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831234841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831234952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_timing_adt soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_f2sdram_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "timing_adt" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_f2sdram_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831235421 "|printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "transacto" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831235777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_b2p_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_f2sdram_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831236036 "|printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_f2sdram_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831236037 "|printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_p2b_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "rst_controller" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fans soc_system:u0\|soc_system_fans:fans " "Elaborating entity \"soc_system_fans\" for hierarchy \"soc_system:u0\|soc_system_fans:fans\"" {  } { { "soc_system/synthesis/soc_system.v" "fans" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_flags_in soc_system:u0\|soc_system_flags_in:flags_in " "Elaborating entity \"soc_system_flags_in\" for hierarchy \"soc_system:u0\|soc_system_flags_in:flags_in\"" {  } { { "soc_system/synthesis/soc_system.v" "flags_in" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831236288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831237645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831237754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831237878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831237926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831237997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831238144 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238145 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238188 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831238191 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238295 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1557831238301 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831238302 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557831238313 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238313 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831238480 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831238480 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238527 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238540 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238541 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238541 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557831238541 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831238599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831239490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831239668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831239759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831239846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831240336 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831240336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831240557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831240557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831240834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831241505 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1557831241507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831241547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241602 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241602 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241602 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241602 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241602 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831241603 "|printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831242293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831242336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831243567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831243622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831244324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831244337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831244337 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831244337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831244610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831244610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831244638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831244795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831244795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831244851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831245078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831245078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831245185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831245463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831245463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831245549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831245761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831245761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831245824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831246014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831246014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831246073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831246332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831247662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831247709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831247709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831247709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831247709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831247709 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831247709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831247830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831247912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_sys soc_system:u0\|soc_system_pll_sys:pll_sys " "Elaborating entity \"soc_system_pll_sys\" for hierarchy \"soc_system:u0\|soc_system_pll_sys:pll_sys\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_sys" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sys.v" "altera_pll_i" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248401 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557831248443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sys.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 10.000000 MHz " "Parameter \"output_clock_frequency1\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 5.000000 MHz " "Parameter \"output_clock_frequency2\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 1.000000 MHz " "Parameter \"output_clock_frequency3\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831248471 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_sys.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831248471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_temp0 soc_system:u0\|soc_system_temp0:temp0 " "Elaborating entity \"soc_system_temp0\" for hierarchy \"soc_system:u0\|soc_system_temp0:temp0\"" {  } { { "soc_system/synthesis/soc_system.v" "temp0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831248994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_temp_bed_bottom soc_system:u0\|soc_system_temp_bed_bottom:temp_bed_bottom " "Elaborating entity \"soc_system_temp_bed_bottom\" for hierarchy \"soc_system:u0\|soc_system_temp_bed_bottom:temp_bed_bottom\"" {  } { { "soc_system/synthesis/soc_system.v" "temp_bed_bottom" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831249978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831250812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831251664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831253783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831253827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831253872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "ilc_avalon_slave_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831253925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831254852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831256783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831256902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831257009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831257059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831258389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831258469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831258636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831260385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 10821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831261042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831261346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831261384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831262982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_only_master_master_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831263775 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_only_master_master_limiter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831263972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831264341 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831264343 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831264343 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264516 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557831264538 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557831264538 "|printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831264616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_translator" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831265006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "f2sdram_only_master_master_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831265087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831265134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831265222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831265291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831266664 "|printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831266974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "avalon_st_adapter" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_controller stepper_controller:stepper_controller1 " "Elaborating entity \"stepper_controller\" for hierarchy \"stepper_controller:stepper_controller1\"" {  } { { "printer.v" "stepper_controller1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "home_g28 stepper_controller:stepper_controller1\|home_g28:home " "Elaborating entity \"home_g28\" for hierarchy \"stepper_controller:stepper_controller1\|home_g28:home\"" {  } { { "stepper_controller.v" "home" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_corexy_new stepper_controller:stepper_controller1\|stepper_corexy_new:corexy " "Elaborating entity \"stepper_corexy_new\" for hierarchy \"stepper_controller:stepper_controller1\|stepper_corexy_new:corexy\"" {  } { { "stepper_controller.v" "corexy" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_controller.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831267885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recount stepper_corexy_new.v(47) " "Verilog HDL or VHDL warning at stepper_corexy_new.v(47): object \"recount\" assigned a value but never read" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557831267886 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(94) " "Verilog HDL assignment warning at stepper_corexy_new.v(94): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267888 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(98) " "Verilog HDL assignment warning at stepper_corexy_new.v(98): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267888 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(177) " "Verilog HDL assignment warning at stepper_corexy_new.v(177): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267894 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(181) " "Verilog HDL assignment warning at stepper_corexy_new.v(181): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267895 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(187) " "Verilog HDL assignment warning at stepper_corexy_new.v(187): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267896 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(193) " "Verilog HDL assignment warning at stepper_corexy_new.v(193): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267896 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(208) " "Verilog HDL assignment warning at stepper_corexy_new.v(208): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267898 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(212) " "Verilog HDL assignment warning at stepper_corexy_new.v(212): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267898 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(219) " "Verilog HDL assignment warning at stepper_corexy_new.v(219): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267899 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(225) " "Verilog HDL assignment warning at stepper_corexy_new.v(225): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267899 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(232) " "Verilog HDL assignment warning at stepper_corexy_new.v(232): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267900 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(238) " "Verilog HDL assignment warning at stepper_corexy_new.v(238): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267901 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(241) " "Verilog HDL assignment warning at stepper_corexy_new.v(241): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267901 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(247) " "Verilog HDL assignment warning at stepper_corexy_new.v(247): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_corexy_new.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831267902 "|printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_z stepper_controller:stepper_controller1\|stepper_z:z " "Elaborating entity \"stepper_z\" for hierarchy \"stepper_controller:stepper_controller1\|stepper_z:z\"" {  } { { "stepper_controller.v" "z" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_controller.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(41) " "Verilog HDL assignment warning at stepper_z.v(41): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268071 "|printer|stepper_controller:stepper_controller1|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(57) " "Verilog HDL assignment warning at stepper_z.v(57): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268073 "|printer|stepper_controller:stepper_controller1|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(61) " "Verilog HDL assignment warning at stepper_z.v(61): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268073 "|printer|stepper_controller:stepper_controller1|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(67) " "Verilog HDL assignment warning at stepper_z.v(67): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268074 "|printer|stepper_controller:stepper_controller1|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(73) " "Verilog HDL assignment warning at stepper_z.v(73): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_z.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268074 "|printer|stepper_controller:stepper_controller1|stepper_z:z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_extruder stepper_controller:stepper_controller1\|stepper_extruder:e1 " "Elaborating entity \"stepper_extruder\" for hierarchy \"stepper_controller:stepper_controller1\|stepper_extruder:e1\"" {  } { { "stepper_controller.v" "e1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_controller.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(39) " "Verilog HDL assignment warning at stepper_extruder.v(39): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268152 "|printer|stepper_controller:stepper_controller1|stepper_extruder:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(55) " "Verilog HDL assignment warning at stepper_extruder.v(55): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268153 "|printer|stepper_controller:stepper_controller1|stepper_extruder:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_extruder.v(60) " "Verilog HDL assignment warning at stepper_extruder.v(60): truncated value with size 33 to match size of target (32)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268154 "|printer|stepper_controller:stepper_controller1|stepper_extruder:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(66) " "Verilog HDL assignment warning at stepper_extruder.v(66): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268155 "|printer|stepper_controller:stepper_controller1|stepper_extruder:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_extruder.v(72) " "Verilog HDL assignment warning at stepper_extruder.v(72): truncated value with size 33 to match size of target (32)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/stepper_extruder.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268155 "|printer|stepper_controller:stepper_controller1|stepper_extruder:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heater_control heater_control:heater_bed_control " "Elaborating entity \"heater_control\" for hierarchy \"heater_control:heater_bed_control\"" {  } { { "printer.v" "heater_bed_control" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_filter heater_control:heater_bed_control\|analog_filter:filter_1 " "Elaborating entity \"analog_filter\" for hierarchy \"heater_control:heater_bed_control\|analog_filter:filter_1\"" {  } { { "heater_control.v" "filter_1" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/heater_control.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 analog_filter.v(16) " "Verilog HDL assignment warning at analog_filter.v(16): truncated value with size 32 to match size of target (16)" {  } { { "analog_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/analog_filter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268243 "|printer|heater_control:heater_bed_control|analog_filter:filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 analog_filter.v(20) " "Verilog HDL assignment warning at analog_filter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "analog_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/analog_filter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268244 "|printer|heater_control:heater_bed_control|analog_filter:filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 analog_filter.v(24) " "Verilog HDL assignment warning at analog_filter.v(24): truncated value with size 32 to match size of target (28)" {  } { { "analog_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/analog_filter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557831268246 "|printer|heater_control:heater_bed_control|analog_filter:filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "printer.v" "debounce_inst" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "printer.v" "hps_reset_inst" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "hps_reset.v" "altsource_probe_component" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "hps_reset.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831268600 ""}  } { { "hps_reset.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831268600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831268975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831269047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831269387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "printer.v" "pulse_cold_reset" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831269544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "printer.v" "pulse_warm_reset" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831269563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "printer.v" "pulse_debug_reset" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831269583 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "hps_reset.v" "altsource_probe_component" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1557831277038 "|printer|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1557831280368 "|printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1557831280738 "|printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557831284748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.14.14:54:56 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2019.05.14.14:54:56 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831296217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831302458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831302952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831308377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831308675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831308991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831309371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831309383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831309385 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557831310142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831310935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831310935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831311234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831311234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831311331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831311331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831311553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831311553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831311911 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831311911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831311911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831312211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831312211 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_system/synthesis/submodules/soc_system_pll_sys.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_pll_sys.v" 94 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/soc_system.v" 797 0 0 } } { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831317970 "|printer|soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557831317970 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557831317970 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557831345776 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557831345776 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557831345776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831346383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346383 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831346383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831346661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831346661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831346866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557831346866 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557831346866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557831347161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831347161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "42 " "42 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557831349548 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[2\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[3\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[4\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[5\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[6\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[7\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[30\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[32\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831361192 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557831361192 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[35\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831363282 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557831363282 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[0\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831366713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[1\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831366713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[8\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831366713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[9\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831366713 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557831366713 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[31\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1557831366736 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[33\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1557831366736 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1557831366736 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[0\] " "bidirectional pin \"gpio1GPIO\[0\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[1\] " "bidirectional pin \"gpio1GPIO\[1\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[2\] " "bidirectional pin \"gpio1GPIO\[2\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[3\] " "bidirectional pin \"gpio1GPIO\[3\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[4\] " "bidirectional pin \"gpio1GPIO\[4\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[5\] " "bidirectional pin \"gpio1GPIO\[5\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1557831367936 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1557831367936 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio0GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"gpio0GPIO\[10\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831368306 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557831368306 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[10\] " "bidirectional pin \"gpio1GPIO\[10\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[11\] " "bidirectional pin \"gpio0GPIO\[11\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[12\] " "bidirectional pin \"gpio0GPIO\[12\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[13\] " "bidirectional pin \"gpio0GPIO\[13\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[14\] " "bidirectional pin \"gpio0GPIO\[14\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[15\] " "bidirectional pin \"gpio0GPIO\[15\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[16\] " "bidirectional pin \"gpio0GPIO\[16\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[17\] " "bidirectional pin \"gpio0GPIO\[17\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[18\] " "bidirectional pin \"gpio0GPIO\[18\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[19\] " "bidirectional pin \"gpio0GPIO\[19\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[20\] " "bidirectional pin \"gpio0GPIO\[20\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[21\] " "bidirectional pin \"gpio0GPIO\[21\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[22\] " "bidirectional pin \"gpio0GPIO\[22\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[23\] " "bidirectional pin \"gpio0GPIO\[23\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[24\] " "bidirectional pin \"gpio0GPIO\[24\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[25\] " "bidirectional pin \"gpio0GPIO\[25\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[26\] " "bidirectional pin \"gpio0GPIO\[26\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[27\] " "bidirectional pin \"gpio0GPIO\[27\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[28\] " "bidirectional pin \"gpio0GPIO\[28\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[29\] " "bidirectional pin \"gpio0GPIO\[29\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[30\] " "bidirectional pin \"gpio0GPIO\[30\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[31\] " "bidirectional pin \"gpio0GPIO\[31\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[32\] " "bidirectional pin \"gpio0GPIO\[32\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[33\] " "bidirectional pin \"gpio0GPIO\[33\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[34\] " "bidirectional pin \"gpio0GPIO\[34\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0GPIO\[35\] " "bidirectional pin \"gpio0GPIO\[35\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[6\] " "bidirectional pin \"gpio1GPIO\[6\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[7\] " "bidirectional pin \"gpio1GPIO\[7\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[8\] " "bidirectional pin \"gpio1GPIO\[8\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[9\] " "bidirectional pin \"gpio1GPIO\[9\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[11\] " "bidirectional pin \"gpio1GPIO\[11\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[12\] " "bidirectional pin \"gpio1GPIO\[12\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[13\] " "bidirectional pin \"gpio1GPIO\[13\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[14\] " "bidirectional pin \"gpio1GPIO\[14\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[15\] " "bidirectional pin \"gpio1GPIO\[15\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[16\] " "bidirectional pin \"gpio1GPIO\[16\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[17\] " "bidirectional pin \"gpio1GPIO\[17\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[18\] " "bidirectional pin \"gpio1GPIO\[18\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[19\] " "bidirectional pin \"gpio1GPIO\[19\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[20\] " "bidirectional pin \"gpio1GPIO\[20\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[21\] " "bidirectional pin \"gpio1GPIO\[21\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[22\] " "bidirectional pin \"gpio1GPIO\[22\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[23\] " "bidirectional pin \"gpio1GPIO\[23\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[24\] " "bidirectional pin \"gpio1GPIO\[24\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[25\] " "bidirectional pin \"gpio1GPIO\[25\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[26\] " "bidirectional pin \"gpio1GPIO\[26\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[27\] " "bidirectional pin \"gpio1GPIO\[27\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[28\] " "bidirectional pin \"gpio1GPIO\[28\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1GPIO\[29\] " "bidirectional pin \"gpio1GPIO\[29\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557831368306 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1557831368306 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio1GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"gpio1GPIO\[34\]\" and its non-tri-state driver." {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557831368420 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557831368420 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[2\]~synth " "Node \"gpio0GPIO\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[3\]~synth " "Node \"gpio0GPIO\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[4\]~synth " "Node \"gpio0GPIO\[4\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[5\]~synth " "Node \"gpio0GPIO\[5\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[6\]~synth " "Node \"gpio0GPIO\[6\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[7\]~synth " "Node \"gpio0GPIO\[7\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[30\]~synth " "Node \"gpio1GPIO\[30\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[32\]~synth " "Node \"gpio1GPIO\[32\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[35\]~synth " "Node \"gpio1GPIO\[35\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[31\]~synth " "Node \"gpio1GPIO\[31\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[33\]~synth " "Node \"gpio1GPIO\[33\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[0\]~synth " "Node \"gpio0GPIO\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[1\]~synth " "Node \"gpio0GPIO\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[8\]~synth " "Node \"gpio0GPIO\[8\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[9\]~synth " "Node \"gpio0GPIO\[9\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio0GPIO\[10\]~synth " "Node \"gpio0GPIO\[10\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio1GPIO\[34\]~synth " "Node \"gpio1GPIO\[34\]~synth\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831369438 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557831369438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557831369445 "|printer|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557831369445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831371057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "476 " "476 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557831384805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831386261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.map.smsg " "Generated suppressed messages file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831397130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "35 0 3 0 0 " "Adding 35 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557831420583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557831420583 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557831421911 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.11/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1557831421911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831423503 "|printer|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831423503 "|printer|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "printer.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557831423503 "|printer|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557831423503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13525 " "Implemented 13525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "160 " "Implemented 160 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12512 " "Implemented 12512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1557831423569 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557831423569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557831423569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5473 " "Peak virtual memory: 5473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557831423904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 13:57:03 2019 " "Processing ended: Tue May 14 13:57:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557831423904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:18 " "Elapsed time: 00:08:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557831423904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:22 " "Total CPU time (on all processors): 00:12:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557831423904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557831423904 ""}
