
---------- Begin Simulation Statistics ----------
final_tick                                51635523500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77683                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717220                       # Number of bytes of host memory used
host_op_rate                                   128968                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1287.29                       # Real time elapsed on the host
host_tick_rate                               40111806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051636                       # Number of seconds simulated
sim_ticks                                 51635523500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33116288                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73456532                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.032710                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032710                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47731759                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29465322                       # number of floating regfile writes
system.cpu.idleCycles                          195350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               171140                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5755779                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.886735                       # Inst execution rate
system.cpu.iew.exec_refs                     55073184                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16826224                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18668161                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38536942                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                312                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6510                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18279778                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           198210924                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38246960                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            417017                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194845130                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  92026                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3708410                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 409816                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3783328                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            730                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        92076                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          79064                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257687074                       # num instructions consuming a value
system.cpu.iew.wb_count                     191000009                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569842                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146840873                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.849502                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194459541                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321546294                       # number of integer regfile reads
system.cpu.int_regfile_writes               144763769                       # number of integer regfile writes
system.cpu.ipc                               0.968326                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968326                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4253457      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111623232     57.17%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6330328      3.24%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106299      0.05%     62.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449266      0.74%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3099      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863865      1.47%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7933      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869692      1.47%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2508      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781137      2.45%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386461      1.22%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347080      1.71%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26711788     13.68%     85.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10770701      5.52%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11621385      5.95%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6133554      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195262150                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39273395                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76665642                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36794720                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50996506                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3714701                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019024                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  583771     15.72%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    114      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     43      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                2      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 436155     11.74%     27.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                792435     21.33%     48.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1626541     43.79%     92.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           275538      7.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155449999                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420710451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154205289                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         179406409                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  198108120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195262150                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              102804                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32191389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             61397                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          97415                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13006139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103075698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.894357                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.148186                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44393562     43.07%     43.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9902377      9.61%     52.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13188259     12.79%     65.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11195739     10.86%     76.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10164485      9.86%     86.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6274302      6.09%     92.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3872694      3.76%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2543816      2.47%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1540464      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103075698                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.890773                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2287965                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2063232                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38536942                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18279778                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70379393                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103271048                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1279                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6663183                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4701149                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            130813                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3445320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3427465                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.481761                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  700144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          644440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             569743                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            74697                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1646                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        26359338                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            129730                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99346276                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.671119                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.563118                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49833837     50.16%     50.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19998842     20.13%     70.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8615527      8.67%     78.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3149706      3.17%     82.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3150272      3.17%     85.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1810615      1.82%     87.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1213656      1.22%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2186226      2.20%     90.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9387595      9.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99346276                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9387595                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42709707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42709707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44095617                       # number of overall hits
system.cpu.dcache.overall_hits::total        44095617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       499367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         499367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652938                       # number of overall misses
system.cpu.dcache.overall_misses::total        652938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33107015441                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33107015441                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33107015441                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33107015441                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43209074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43209074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44748555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44748555                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66297.964105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66297.964105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50704.684734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50704.684734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       353806                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5297                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.793657                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    19.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172617                       # number of writebacks
system.cpu.dcache.writebacks::total            172617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       132981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132981                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24185501941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24185501941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28429054941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28429054941                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66010.988250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66010.988250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67155.459405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67155.459405                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34354264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34354264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       331526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        331526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20770009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20770009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34685790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34685790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62649.713748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62649.713748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12016610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12016610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60520.616558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60520.616558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12337006441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12337006441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73504.128556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73504.128556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12168891441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12168891441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72506.384009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72506.384009                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1385910                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1385910                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153571                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153571                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1539481                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1539481                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.099755                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.099755                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4243553000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4243553000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.036990                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036990                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74518.895094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74518.895094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.690385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44518949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.163203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.690385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89920442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89920442                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8041528                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68512943                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11312007                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14799404                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 409816                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3101225                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2068                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201940889                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9954                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38220407                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16826319                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5701                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        184196                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13315474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120246860                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6663183                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4697352                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89339117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  823654                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         80                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1032                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8141                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12953986                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 56167                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          103075698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.074213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.225491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67757922     65.74%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2005225      1.95%     67.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3699961      3.59%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2621467      2.54%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1977732      1.92%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2061285      2.00%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1439951      1.40%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2422916      2.35%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 19089239     18.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103075698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064521                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.164381                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12949014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12949014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12949014                       # number of overall hits
system.cpu.icache.overall_hits::total        12949014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4970                       # number of overall misses
system.cpu.icache.overall_misses::total          4970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    288167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    288167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12953984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12953984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12953984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12953984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57981.388330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57981.388330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57981.388330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57981.388330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          792                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3486                       # number of writebacks
system.cpu.icache.writebacks::total              3486                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          972                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          972                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          972                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          972                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231698500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231698500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57953.601801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57953.601801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57953.601801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57953.601801                       # average overall mshr miss latency
system.cpu.icache.replacements                   3486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12949014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12949014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    288167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12953984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12953984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57981.388330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57981.388330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          972                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          972                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57953.601801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57953.601801                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.665148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12953012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3239.872936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.665148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25911966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25911966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12955168                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1448                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1982697                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7795996                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2051                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 730                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9756574                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                11538                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51635523500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 409816                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12803129                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25916094                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3138                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21118795                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42824726                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              199554369                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22001088                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1538118                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16181231                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              30                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           252061499                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   486687887                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                330211144                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49088311                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26945485                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      48                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66498035                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278703259                       # The number of ROB reads
system.cpu.rob.writes                       388487602                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38472                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1038                       # number of overall hits
system.l2.overall_hits::.cpu.data               38472                       # number of overall hits
system.l2.overall_hits::total                   39510                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384860                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387820                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2960                       # number of overall misses
system.l2.overall_misses::.cpu.data            384860                       # number of overall misses
system.l2.overall_misses::total                387820                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    214578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27367549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27582127500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    214578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27367549500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27582127500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427330                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427330                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.740370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.909121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.740370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.909121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72492.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71110.402484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71120.951730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72492.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71110.402484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71120.951730                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165749                       # number of writebacks
system.l2.writebacks::total                    165749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387820                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23433018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23617369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23433018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23617369000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.740370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.740370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62280.574324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60887.123889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60897.759270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62280.574324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60887.123889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60897.759270                       # average overall mshr miss latency
system.l2.replacements                         380352                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172617                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3484                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3484                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2148                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165684                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11876976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11876976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71684.510876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71684.510876                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10182744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10182744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61458.825234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61458.825234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    214578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    214578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.740370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72492.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72492.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.740370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.740370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62280.574324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62280.574324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15490573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15490573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70676.410738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70676.410738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13250274500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13250274500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60454.951728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60454.951728                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.530477                       # Cycle average of tags in use
system.l2.tags.total_refs                      853593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388544                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.196902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.391897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.607007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8033.531574                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7217576                       # Number of tag accesses
system.l2.tags.data_accesses                  7217576                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004024049500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387820                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  353560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.993359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.525333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.532517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9902     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           20      0.20%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.676595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.647058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6721     67.63%     67.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.24%     68.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2747     27.64%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              292      2.94%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.46%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24820480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    480.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51635434500                       # Total gap between requests
system.mem_ctrls.avgGap                      93277.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       189440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24630528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3668792.086517724209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477007423.000175416470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205417652.054984956980                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2960                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384860                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86666000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10732616500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1238999413250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29279.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27887.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7475154.68                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       189440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24631040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24820480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       189440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       189440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2960                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384860                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387820                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3668792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477017339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        480686131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3668792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3668792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205438723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205438723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205438723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3668792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477017339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       686124854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387812                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165732                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3547807500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939060000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10819282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9148.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27898.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326241                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             138915                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.819352                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   250.603754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.945550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23301     26.36%     26.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17149     19.40%     45.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9057     10.25%     56.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9035     10.22%     66.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5602      6.34%     72.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3714      4.20%     76.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4749      5.37%     82.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3670      4.15%     86.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12105     13.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24819968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              480.676215                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.417652                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       313503120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166619475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391007660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429773040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4075677840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19208477880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3652480800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29237539815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.229174                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9250202500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1724060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40661261000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       317587200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168790215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377970020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435348000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4075677840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19074768420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3765078240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29215219935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.796916                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9544738000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1724060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40366725500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213360                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165684                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165684                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35428416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35428416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35428416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387820                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357481250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255500                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11482                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280966                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       478976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38140736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38619712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380352                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10607936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039871                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806396     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1286      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807682                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51635523500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602921000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5998996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634998998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
