# section information
section:
  name: Experiences
  id: experiences
  enable: true
  weight: 3
  showOnNavbar: true
  # Can optionally hide the title in sections
  # hideTitle: true 

# Your experiences
experiences:
- company:
    name: Axelera AI
    url: "https://www.axelera.ai/"
    location: Eindhoven, Netherlands, (Working remotely from Portugal)
    # company overview
    overview: At Axelera AI we are developing a game-changing AI hardware and software platform to accelerate computer vision on edge devices. Thanks to our proprietary in-memory computing and RISC-V controlled dataflow technology, our platform delivers high performance and usability at a fraction of the cost and power consumption of solutions available today.
  positions:
  - designation: Senior SoC Digital Design
    start: August 2022
    # don't provide end date if you are currently working there. It will be replaced by "Present"
    # end: Dec 2020
    # give some points about what was your responsibilities at the company.
    responsibilities:
    - Develop and document micro-architectures from high-level specifications.
    - Block and system-level RTL coding
    - Integrate various IPs/Sub IPs to top-level SoC
    - Perform static checks to enhance the quality of the RTL (lint, CDC, equivalence checks)
    - Perform Formal Verification tests
    - Automate tasks using scripting for efficiency
    - Working closely with the verification team to define test plan, run regressions, reproduce, and debug functional and performance bugs.
    - Perform preliminary design synthesis to identify and fix timing issues for the Physical Design team
    - Supervision of youngest peers and students in internships and Master’s thesis.
    
- company:
    name: Synopsys
    url: "https://www.synopsys.com"
    location: Maia, Porto, Portugal
    # company overview
    overview: Synopsys is at the forefront of Smart Everything with the world’s most advanced technologies for chip design, verification, IP integration, and application security testing and quality testing. We help our customers innovate from silicon to software.
  positions:
  - designation: ASIC Digital Design, Sr. I
    start: Dec 2020
    end: July 2022
    responsibilities:
    - Specification, implementation, and maintenance of RTL to high-performance systems synthesized at high speeds in accordance with specifications and customer requirements.
    - Responsible to supervise the code quality using a linter tool and assigning the issues to the correct person.
    - Responsible for process automation and readability improvements using scripting languages like Python.
    - Supervision of youngest peers and students in internships and Master’s thesis.

  - designation: ASIC Digital Design, II
    start: Jun 2018
    end: Nov 2020
    responsibilities:
    - Specification, implementation, and maintenance of RTL to high-performance systems synthesized at high speeds in accordance with specifications and customer requirements.
    - Responsible to supervise the code quality using a linter tool and assigning the issues to the correct person.

  - designation: ASIC Digital Design, I
    start: Sep 2015
    end: May 2018
    responsibilities:
    - Specification, implementation, and maintenance of RTL to high-performance systems synthesized at high speeds in accordance with specifications and customer requirements.
    - Responsible to supervise the code quality using a linter tool and assigning the issues to the correct person.

  - designation: Graduate Student Intern
    start: Sep 2014
    end: Aug 2015
    responsibilities:
    - Master's thesis work.
    - Development of a methodology based on SysML to describe the micro-architecture of a SoC. Exploration of SysML to generate Verilog 2001 code.

  - designation: Intern
    start: Jul 2014
    end: Sep 2014
    responsibilities:
    - Exploring the SysML language for specification and documentation in the digital design flow of VLSI circuits.

- company:
    name: Faculty of Engineering, University of Porto
    url: "https://www.fe.up.pt"
    location: Porto, Portugal
    overview: The Faculty of Engineering of the University of Porto undertakes activities in the realms of education, research, and innovation at international level. Accordingly, the results of these activities lead to the creation and transmission of knowledge, training of competent and ethical professionals, and future leaders in the area of engineering and similar areas, and also the promotion of wellbeing of our global society.
  positions:
  - designation: Technical Assistant
    start: Jul 2015
    end: Sep 2014
    responsibilities:
    - Drawing and design of printed circuit boards (PCB).

  - designation: Student Teaching Assistant
    start: Jun 2014
    end: Feb 2014
    responsibilities:
    - Assistance in the lab classes of Automation Systems (second-year subject).
  
- company:
    name: FEUP Events Center
    url: "https://eventos.fe.up.pt/"
    location: Porto, Portugal
    overview: Responsible to manage all events at FEUP.
  positions:
  - designation: Events Technical
    start: Feb 2013
    end: Feb 2014
    responsibilities:
    - Preparation and handling of light and sound equipment in events such as conferences, Congress, and concerts.
    - Image reporter.
    - Responsible for the maintenance of equipment.
