%TF.GenerationSoftware,KiCad,Pcbnew,8.0.8*%
%TF.CreationDate,2025-05-01T05:04:39-05:00*%
%TF.ProjectId,Obstacle_detector,4f627374-6163-46c6-955f-646574656374,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.8) date 2025-05-01 05:04:39*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.400000X1.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,0.530000X0.545000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,0.565000X0.530000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,2.345995X1.229995*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.100000X-0.637500X-0.100000X0.637500X-0.100000X0.637500X0.100000X-0.637500X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17O,2.748280X1.998980*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18O,1.016000X2.032000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19C,1.143000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R3,1*%
%TO.N,Net-(U3-SC1)*%
X112380000Y-31000000D03*
D11*
%TO.P,R3,2*%
%TO.N,Net-(U2-SCL{slash}MCLK)*%
X117460000Y-31000000D03*
%TD*%
D10*
%TO.P,R1,1*%
%TO.N,Net-(U3-SC0)*%
X18044393Y-31000000D03*
D11*
%TO.P,R1,2*%
%TO.N,Net-(U4-SCL{slash}MCLK)*%
X23124393Y-31000000D03*
%TD*%
D12*
%TO.P,U5,1,IN*%
%TO.N,+3.3V*%
X142225000Y-30000000D03*
%TO.P,U5,2,GND*%
%TO.N,GND*%
X142225000Y-30950000D03*
%TO.P,U5,3,EN*%
%TO.N,unconnected-(U5-EN-Pad3)*%
X142225000Y-31900000D03*
%TO.P,U5,4,NC*%
%TO.N,unconnected-(U5-NC-Pad4)*%
X144500000Y-31900000D03*
%TO.P,U5,5,OUT*%
%TO.N,+1V8*%
X144500000Y-30000000D03*
%TD*%
D13*
%TO.P,U4,A1,INT*%
%TO.N,Net-(U3-~{INT0})*%
X21000000Y-17615002D03*
%TO.P,U4,A2,LPN*%
%TO.N,unconnected-(U4-LPN-PadA2)*%
X20249999Y-17615002D03*
%TO.P,U4,A3,IOVDD*%
%TO.N,+1V8*%
X19500000Y-17615002D03*
%TO.P,U4,A4,SDA/MOSI*%
%TO.N,Net-(U4-SDA{slash}MOSI)*%
X18749999Y-17615002D03*
%TO.P,U4,A5,SCL/MCLK*%
%TO.N,Net-(U4-SCL{slash}MCLK)*%
X17999998Y-17615002D03*
%TO.P,U4,A6,RSVD1*%
%TO.N,unconnected-(U4-RSVD1-PadA6)*%
X17249999Y-17615002D03*
%TO.P,U4,A7,RSVD2*%
%TO.N,unconnected-(U4-RSVD2-PadA7)*%
X16499998Y-17615002D03*
D14*
%TO.P,U4,B1,SYNC*%
%TO.N,unconnected-(U4-SYNC-PadB1)*%
X21417499Y-16557501D03*
D15*
%TO.P,U4,B4,THERMALPAD*%
%TO.N,unconnected-(U4-THERMALPAD-PadB4)*%
X18749999Y-16557501D03*
D14*
%TO.P,U4,B7,CORE_1V8*%
%TO.N,unconnected-(U4-CORE_1V8-PadB7)*%
X16082499Y-16557501D03*
D13*
%TO.P,U4,C1,SPI_I2C_N*%
%TO.N,unconnected-(U4-SPI_I2C_N-PadC1)*%
X21000000Y-15500000D03*
%TO.P,U4,C2,NCS*%
%TO.N,unconnected-(U4-NCS-PadC2)*%
X20249999Y-15500000D03*
%TO.P,U4,C3,GND*%
%TO.N,GND*%
X19500000Y-15500000D03*
%TO.P,U4,C4,AVDD*%
%TO.N,+3.3V*%
X18749999Y-15500000D03*
%TO.P,U4,C5,MISO*%
%TO.N,unconnected-(U4-MISO-PadC5)*%
X17999998Y-15500000D03*
%TO.P,U4,C6,RSVD3*%
%TO.N,unconnected-(U4-RSVD3-PadC6)*%
X17249999Y-15500000D03*
%TO.P,U4,C7,GROUND*%
%TO.N,unconnected-(U4-GROUND-PadC7)*%
X16499998Y-15500000D03*
%TD*%
D10*
%TO.P,R7,1*%
%TO.N,+3.3V*%
X128880000Y-31000000D03*
D11*
%TO.P,R7,2*%
%TO.N,Net-(U1-PA4_A1_D1)*%
X133960000Y-31000000D03*
%TD*%
D10*
%TO.P,R5,1*%
%TO.N,+3.3V*%
X44460000Y-31000000D03*
D11*
%TO.P,R5,2*%
%TO.N,Net-(U1-PB09_A7_D7_RX)*%
X49540000Y-31000000D03*
%TD*%
D10*
%TO.P,R2,1*%
%TO.N,Net-(U3-SD0)*%
X31584393Y-30814123D03*
D11*
%TO.P,R2,2*%
%TO.N,Net-(U4-SDA{slash}MOSI)*%
X36664393Y-30814123D03*
%TD*%
D10*
%TO.P,R4,1*%
%TO.N,Net-(U3-SD1)*%
X97460000Y-30500000D03*
D11*
%TO.P,R4,2*%
%TO.N,Net-(U2-SDA{slash}MOSI)*%
X102540000Y-30500000D03*
%TD*%
D13*
%TO.P,U2,A1,INT*%
%TO.N,Net-(U2-INT)*%
X157000002Y-16615002D03*
%TO.P,U2,A2,LPN*%
%TO.N,unconnected-(U2-LPN-PadA2)*%
X156250001Y-16615002D03*
%TO.P,U2,A3,IOVDD*%
%TO.N,+1V8*%
X155500002Y-16615002D03*
%TO.P,U2,A4,SDA/MOSI*%
%TO.N,Net-(U2-SDA{slash}MOSI)*%
X154750001Y-16615002D03*
%TO.P,U2,A5,SCL/MCLK*%
%TO.N,Net-(U2-SCL{slash}MCLK)*%
X154000000Y-16615002D03*
%TO.P,U2,A6,RSVD1*%
%TO.N,unconnected-(U2-RSVD1-PadA6)*%
X153250001Y-16615002D03*
%TO.P,U2,A7,RSVD2*%
%TO.N,unconnected-(U2-RSVD2-PadA7)*%
X152500000Y-16615002D03*
D14*
%TO.P,U2,B1,SYNC*%
%TO.N,unconnected-(U2-SYNC-PadB1)*%
X157417501Y-15557501D03*
D15*
%TO.P,U2,B4,THERMALPAD*%
%TO.N,unconnected-(U2-THERMALPAD-PadB4)*%
X154750001Y-15557501D03*
D14*
%TO.P,U2,B7,CORE_1V8*%
%TO.N,unconnected-(U2-CORE_1V8-PadB7)*%
X152082501Y-15557501D03*
D13*
%TO.P,U2,C1,SPI_I2C_N*%
%TO.N,unconnected-(U2-SPI_I2C_N-PadC1)*%
X157000002Y-14500000D03*
%TO.P,U2,C2,NCS*%
%TO.N,unconnected-(U2-NCS-PadC2)*%
X156250001Y-14500000D03*
%TO.P,U2,C3,GND*%
%TO.N,GND*%
X155500002Y-14500000D03*
%TO.P,U2,C4,AVDD*%
%TO.N,+3.3V*%
X154750001Y-14500000D03*
%TO.P,U2,C5,MISO*%
%TO.N,unconnected-(U2-MISO-PadC5)*%
X154000000Y-14500000D03*
%TO.P,U2,C6,RSVD3*%
%TO.N,unconnected-(U2-RSVD3-PadC6)*%
X153250001Y-14500000D03*
%TO.P,U2,C7,GROUND*%
%TO.N,unconnected-(U2-GROUND-PadC7)*%
X152500000Y-14500000D03*
%TD*%
D10*
%TO.P,R6,1*%
%TO.N,+3.3V*%
X57960000Y-31000000D03*
D11*
%TO.P,R6,2*%
%TO.N,Net-(U1-PA10_A2_D2)*%
X63040000Y-31000000D03*
%TD*%
D16*
%TO.P,U3,1,A0*%
%TO.N,Net-(U1-PA4_A1_D1)*%
X53000000Y-17000000D03*
%TO.P,U3,2,A1*%
%TO.N,Net-(U1-PA10_A2_D2)*%
X53000000Y-17650000D03*
%TO.P,U3,3,A2*%
%TO.N,unconnected-(U3-A2-Pad3)*%
X53000000Y-18300000D03*
%TO.P,U3,4,~{INT0}*%
%TO.N,Net-(U3-~{INT0})*%
X53000000Y-18950000D03*
%TO.P,U3,5,SD0*%
%TO.N,Net-(U3-SD0)*%
X53000000Y-19600000D03*
%TO.P,U3,6,SC0*%
%TO.N,Net-(U3-SC0)*%
X53000000Y-20250000D03*
%TO.P,U3,7,~{INT1}*%
%TO.N,Net-(U2-INT)*%
X53000000Y-20900000D03*
%TO.P,U3,8,SD1*%
%TO.N,Net-(U3-SD1)*%
X53000000Y-21550000D03*
%TO.P,U3,9,SC1*%
%TO.N,Net-(U3-SC1)*%
X53000000Y-22200000D03*
%TO.P,U3,10,GND*%
%TO.N,GND*%
X53000000Y-22850000D03*
%TO.P,U3,11,~{INT2}*%
%TO.N,unconnected-(U3-~{INT2}-Pad11)*%
X58725000Y-22850000D03*
%TO.P,U3,12,SD2*%
%TO.N,unconnected-(U3-SD2-Pad12)*%
X58725000Y-22200000D03*
%TO.P,U3,13,SC2*%
%TO.N,unconnected-(U3-SC2-Pad13)*%
X58725000Y-21550000D03*
%TO.P,U3,14,~{INT3}*%
%TO.N,unconnected-(U3-~{INT3}-Pad14)*%
X58725000Y-20900000D03*
%TO.P,U3,15,SD3*%
%TO.N,unconnected-(U3-SD3-Pad15)*%
X58725000Y-20250000D03*
%TO.P,U3,16,SC3*%
%TO.N,unconnected-(U3-SC3-Pad16)*%
X58725000Y-19600000D03*
%TO.P,U3,17,~{INT}*%
%TO.N,Net-(U1-PB09_A7_D7_RX)*%
X58725000Y-18950000D03*
%TO.P,U3,18,SCL*%
%TO.N,Net-(U1-PA9_A5_D5_SCL)*%
X58725000Y-18300000D03*
%TO.P,U3,19,SDA*%
%TO.N,Net-(U1-PA8_A4_D4_SDA)*%
X58725000Y-17650000D03*
%TO.P,U3,20,VCC*%
%TO.N,+3.3V*%
X58725000Y-17000000D03*
%TD*%
D17*
%TO.P,U1,1,PA02_A0_D0*%
%TO.N,unconnected-(U1-PA02_A0_D0-Pad1)*%
X71094317Y-16686367D03*
%TO.P,U1,2,PA4_A1_D1*%
%TO.N,Net-(U1-PA4_A1_D1)*%
X71094317Y-19226367D03*
%TO.P,U1,3,PA10_A2_D2*%
%TO.N,Net-(U1-PA10_A2_D2)*%
X71094317Y-21766367D03*
%TO.P,U1,4,PA11_A3_D3*%
%TO.N,unconnected-(U1-PA11_A3_D3-Pad4)*%
X71094317Y-24306367D03*
%TO.P,U1,5,PA8_A4_D4_SDA*%
%TO.N,Net-(U1-PA8_A4_D4_SDA)*%
X71094317Y-26846367D03*
%TO.P,U1,6,PA9_A5_D5_SCL*%
%TO.N,Net-(U1-PA9_A5_D5_SCL)*%
X71094317Y-29386367D03*
%TO.P,U1,7,PB08_A6_D6_TX*%
%TO.N,unconnected-(U1-PB08_A6_D6_TX-Pad7)*%
X71094317Y-31926367D03*
%TO.P,U1,8,PB09_A7_D7_RX*%
%TO.N,Net-(U1-PB09_A7_D7_RX)*%
X87258877Y-31926367D03*
%TO.P,U1,9,PA7_A8_D8_SCK*%
%TO.N,unconnected-(U1-PA7_A8_D8_SCK-Pad9)*%
X87258877Y-29386367D03*
%TO.P,U1,10,PA5_A9_D9_MISO*%
%TO.N,unconnected-(U1-PA5_A9_D9_MISO-Pad10)*%
X87258877Y-26846367D03*
%TO.P,U1,11,PA6_A10_D10_MOSI*%
%TO.N,unconnected-(U1-PA6_A10_D10_MOSI-Pad11)*%
X87258877Y-24306367D03*
%TO.P,U1,12,3V3*%
%TO.N,+3.3V*%
X87258877Y-21766367D03*
%TO.P,U1,13,GND*%
%TO.N,unconnected-(U1-GND-Pad13)*%
X87258877Y-19226367D03*
%TO.P,U1,14,5V*%
%TO.N,unconnected-(U1-5V-Pad14)*%
X87258877Y-16686367D03*
D18*
%TO.P,U1,15,5V*%
%TO.N,unconnected-(U1-5V-Pad15)*%
X77961197Y-33004187D03*
%TO.P,U1,16,GND*%
%TO.N,GND*%
X80511197Y-33004187D03*
D19*
%TO.P,U1,17,PA31_SWDIO*%
%TO.N,unconnected-(U1-PA31_SWDIO-Pad17)*%
X77960000Y-16000000D03*
%TO.P,U1,18,PA30_SWCLK*%
%TO.N,unconnected-(U1-PA30_SWCLK-Pad18)*%
X80500000Y-16000000D03*
%TO.P,U1,19,RESET*%
%TO.N,unconnected-(U1-RESET-Pad19)*%
X77960000Y-18540000D03*
%TO.P,U1,20,GND*%
%TO.N,unconnected-(U1-GND-Pad20)*%
X80500000Y-18540000D03*
%TD*%
M02*
