{"vcs1":{"timestamp_begin":1737369532.403571753, "rt":0.22, "ut":0.11, "st":0.08}}
{"vcselab":{"timestamp_begin":1737369532.703387804, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1737369533.013550415, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737369532.154295056}
{"VCS_COMP_START_TIME": 1737369532.154295056}
{"VCS_COMP_END_TIME": 1737369533.230412687}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263664}}
{"vcselab": {"peak_mem": 150304}}
