# This is a comment line in a Makefile

# Define variables
APP_NAME = my_app
SRC_DIR = src
OBJ_DIR = obj
BIN_DIR = bin

# Set compiler and compiler flags
CC = gcc
CFLAGS = -Wall -g

# Define dependencies
DEPS = $(wildcard $(SRC_DIR)/*.h)

# Automatically generate list of object files
OBJS = $(patsubst $(SRC_DIR)/%.c, $(OBJ_DIR)/%.o, $(wildcard $(SRC_DIR)/*.c))

# Define phony targets
.PHONY: all clean

# Default target
all: $(BIN_DIR)/$(APP_NAME)

# Clean target to remove all object and binary files
clean:
	@echo "Cleaning up..."
	@rm -f $(OBJ_DIR)/*.o
	@rm -f $(BIN_DIR)/$(APP_NAME)

# Rule to create the binary
$(BIN_DIR)/$(APP_NAME): $(OBJS)
	@echo "Creating binary file..."
	@$(CC) $(CFLAGS) $^ -o $@

# Rule to create object files
$(OBJ_DIR)/%.o: $(SRC_DIR)/%.c $(DEPS)
	@echo "Creating object file..."
	@$(CC) $(CFLAGS) $< -c -o $@