#include <linux/module.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/mutex.h>
#include <linux/serial_reg.h>
#include <linux/circ_buf.h>
#include <linux/gfp.h>
#include <linux/tty.h>
#include <linux/tty_flip.h>
#include <linux/interrupt.h>
#include <linux/platform_device.h>
#include <linux/spi/spi.h>
#include <linux/delay.h>
#include <linux/ioport.h>
#include <linux/console.h>
#include <linux/sysrq.h>
#include <mach/gpio.h>
#include <mach/iomux.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <linux/miscdevice.h>
#include <linux/poll.h>
#include <linux/sched.h>
#include <linux/kthread.h>
#include <linux/jiffies.h>
#include <linux/i2c.h>
#include <mach/board.h>
#include <mach/rk2818_iomap.h>

#include <mach/spi_fpga.h>

#if defined(CONFIG_SPI_I2C_DEBUG)
#define DBG(x...)   printk(x)
#else
#define DBG(x...)
#endif

#define MAXMSGLEN      8
#define I2C_COUNT       20
#define DRV_NAME    "spi_i2c"
#define SPI_I2C_TEST 0

#if SPI_I2C_TEST
struct i2c_adapter *adap;
#endif
int spi_i2c_handle_irq(struct spi_fpga_port *port,unsigned char channel)
{
	int reg;
	int ret;
	
	if(channel == I2C_CH2)
		reg =  ICE_SEL_I2C_INT|ICE_SEL_I2C_CH2;
	else
		reg =  ICE_SEL_I2C_INT|ICE_SEL_I2C_CH3;
	
	port->i2c.interrupt = 0;
	ret = spi_in(port,reg,SEL_I2C);
	DBG("Enter::%s,LINE=%d ret = [%d]\n",__FUNCTION__,__LINE__,ret);
	if(INT_I2C_READ_ACK == (ret & 0x07))
	{
		port->i2c.interrupt = INT_I2C_READ_ACK;	
		wake_up(&port->i2c.wait_r);
	}
	else if(INT_I2C_READ_NACK ==(ret & 0x07))
	{
		port->i2c.interrupt = INT_I2C_READ_NACK;
		wake_up(&port->i2c.wait_r);
		printk("err:read no ack!ch=%d\n",channel);
	}
	else if(INT_I2C_WRITE_ACK == (ret & 0x07))
	{
		port->i2c.interrupt = INT_I2C_WRITE_ACK;
		wake_up(&port->i2c.wait_w);
	}
	else if(INT_I2C_WRITE_NACK == (ret & 0x07))
	{
		port->i2c.interrupt = INT_I2C_WRITE_NACK;
		wake_up(&port->i2c.wait_w);
		printk("err:write no ack!ch=%d\n",channel);
	}
	else
		printk("err:fpga's ack value error!\n");
	return port->i2c.interrupt;
}

int spi_i2c_select_speed(int speed)
{
	int result = 0; 
	switch(speed)
	{
		case 10*1000:
			result = ICE_SET_10K_I2C_SPEED;	
			break;			
		case 100*1000:
			result = ICE_SET_100K_I2C_SPEED;		
			break;			
		case 200*1000:
			result = ICE_SET_200K_I2C_SPEED;	
			break;			
		case 300*1000:			
		       result = ICE_SET_300K_I2C_SPEED;	
			break;			
		case 400*1000:			
			result = ICE_SET_400K_I2C_SPEED;	
			break;			
		default:	
			result = ICE_SET_100K_I2C_SPEED;            /* ddl@rock-chips.com : default set 100KHz  */ 	
			break;		
	}
	return result;
}

int spi_i2c_readbuf(struct spi_fpga_port *port ,struct i2c_msg *pmsg,int ch)
{
	
	unsigned int reg ;
	unsigned int len,i,j;
	unsigned int slaveaddr;
	unsigned int speed;
	unsigned int channel = 0 ;
	unsigned int result;
	int ret = 0;
	
	slaveaddr = pmsg->addr<<1;
	len = pmsg->len;	
	speed = spi_i2c_select_speed(pmsg->scl_rate);
	
	if(ch == I2C_CH2)
		channel = ICE_SEL_I2C_CH2;
	else if(ch == I2C_CH3)
		channel = ICE_SEL_I2C_CH3;
	else
	{
		printk("Error:try to read form error i2c channel\n");
		return 0;
	}

	DBG("len = %d chan = %d read=%d\n",pmsg->len,ch,pmsg->read_type);	

	
	slaveaddr = slaveaddr|ICE_I2C_SLAVE_READ;
	if(pmsg->read_type == I2C_NORMAL  || pmsg->read_type == I2C_NO_STOP)
		reg = channel |ICE_SEL_I2C_RESTART;
	else if(pmsg->read_type == I2C_NO_REG )
		reg = channel |ICE_SEL_I2C_START;
	spi_out(port,reg,slaveaddr,SEL_I2C);
	//speed;
	reg = channel |ICE_SEL_I2C_SPEED|ICE_SEL_I2C_TRANS;
	spi_out(port,reg,speed,SEL_I2C);
	//len;
	reg = channel |ICE_SEL_I2C_FIFO |ICE_SEL_I2C_STOP;
	spi_out(port,reg,len,SEL_I2C);

	ret = wait_event_timeout(port->i2c.wait_r, ((port->i2c.interrupt == INT_I2C_READ_ACK) || (port->i2c.interrupt == INT_I2C_READ_NACK)), msecs_to_jiffies(60));	
	if(ret == 0)
	{
		printk("%s:60ms time out!\n",__FUNCTION__);
		return -1;
	}
	for(i = 0;i<len;i++)
	{
		result = spi_in(port,channel,SEL_I2C);
		pmsg->buf[i] = 0;
		pmsg->buf[i] = result & 0xff ;
		DBG("r_buf[%d]=0x%x\n",i,pmsg->buf[i]);
	}
	spin_lock(&port->i2c.i2c_lock);
	port->i2c.interrupt &= INT_I2C_READ_MASK;
	spin_unlock(&port->i2c.i2c_lock);
	ret = pmsg->len;
	//for(i = 0;i<len;i++)
	//printk("pmsg->buf[%d] = 0x%x \n",i,pmsg->buf[i]);	
	return ret>0 ? ret:-1;
	
}

int spi_i2c_writebuf(struct spi_fpga_port *port ,struct i2c_msg *pmsg,int ch)
{
	
	unsigned int reg ;
	unsigned int len,i,j;
	unsigned int slaveaddr;
	unsigned int speed;
	unsigned int channel = 0;
	int ret = 0;
	
	slaveaddr = pmsg->addr;
	len = pmsg->len;	
	speed = spi_i2c_select_speed(pmsg->scl_rate);
	
	if(ch == I2C_CH2)
		channel = ICE_SEL_I2C_CH2;
	else if(ch == I2C_CH3)
		channel = ICE_SEL_I2C_CH3;
	else
	{
		printk("Error: try to write the error i2c channel\n");
		return 0;
	}
	DBG("len = %d chan = %d read=%d\n",pmsg->len,ch,pmsg->read_type);	

	//slaveaddr ;
	slaveaddr = slaveaddr<<1;
	reg = channel |ICE_SEL_I2C_START;
	spi_out(port,reg,slaveaddr,SEL_I2C);
	//speed;
	reg = channel |ICE_SEL_I2C_SPEED|ICE_SEL_I2C_TRANS;
	spi_out(port,reg,speed,SEL_I2C);
	//len;
	reg = channel |ICE_SEL_I2C_FIFO |ICE_SEL_I2C_TRANS;
	spi_out(port,reg,len,SEL_I2C);
	reg = channel  |ICE_SEL_I2C_TRANS;
	//data;
	for(i = 0 ;i < len;i++)
	{
		DBG("w_buf[%d]=0x%x\n",i,pmsg->buf[i]);
		if(i==len-1 &&  pmsg->read_type == I2C_NORMAL)
		{
		reg = channel|ICE_SEL_I2C_STOP;
		spi_out(port,reg,pmsg->buf[i],SEL_I2C);
		ret = wait_event_timeout(port->i2c.wait_w, ((port->i2c.interrupt == INT_I2C_WRITE_ACK) || (port->i2c.interrupt == INT_I2C_WRITE_NACK)), msecs_to_jiffies(60));
		if(ret == 0)
		{
			printk("%s:60ms time out!\n",__FUNCTION__);
			continue;
		}
		spin_lock(&port->i2c.i2c_lock);
		port->i2c.interrupt &= INT_I2C_WRITE_MASK;
		spin_unlock(&port->i2c.i2c_lock);
		ret =  pmsg->len;
		}
		else if(i==len-1 &&  pmsg->read_type == I2C_NO_STOP)
		{					
			spi_out(port,reg,pmsg->buf[i],SEL_I2C);
			ret =  pmsg->len;
		}
		else
		{			
			spi_out(port,reg,pmsg->buf[i],SEL_I2C);
		}
	}	
	
	
	return ret>0? ret:-1;
	
	
}

static int spi_xfer_msg(struct i2c_adapter *adapter,
						struct i2c_msg *msg,int stop)
{
	int ret;
	struct spi_i2c_data *i2c = (struct spi_i2c_data *)adapter->algo_data;
	struct spi_fpga_port *port = (struct spi_fpga_port *) i2c->port;	
	//printk("%s:line=%d,channel = %d port= 0x%x\n",__FUNCTION__,__LINE__,adapter->nr,port);	

	if(msg->len >MAXMSGLEN)
		return EFBIG;
	if(msg->flags & I2C_M_RD)	
		ret = spi_i2c_readbuf(port,msg,adapter->nr);

	else 
		ret = spi_i2c_writebuf(port,msg,adapter->nr);
	return ret;
}

int spi_i2c_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs, int num)
{
	
	int i;
	int ret;
	struct spi_i2c_data *i2c = (struct spi_i2c_data *)adapter->algo_data;
	
	if(adapter->nr != I2C_CH2 && adapter->nr != I2C_CH3)
		return -EPERM;
	
	//i2c->msg_num = num;		
	
	for(i = 0;i<num;i++)
	{
		//i2c->msg_idx = i;
		ret = spi_xfer_msg(adapter,&msgs[i],(i == (num - 1)));	
		if(ret <= 0)
		{
			num = ret;
			printk("spi_xfer_msg error .ret = %d\n",ret);
			break;
		}
	}
	return num;
}


static unsigned int spi_i2c_func(struct i2c_adapter *adapter)
{
	return (I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL);
}
			
static const struct i2c_algorithm spi_i2c_algorithm = {
	.master_xfer		= spi_i2c_xfer,
	.functionality		= spi_i2c_func,
};

#if SPI_I2C_TEST
unsigned short rda5400[][2] = 
{
{0x3f,0x0000},//page 0
{0x0B,0x3200},// pll_cal_eachtime
{0x0E,0x5200},// rxfilter_op_cal_bit_dr rxfilter_sys_cal_bit_dr
{0x13,0x016D},// fts_cap=01, for high nak rate at high temperature¡£
{0x16,0x9C23},// Load8.5pf  crystal,2.2pf cap
{0x17,0xBB12},// xtal_cpuclk_en,*
{0x19,0xEE18},// rxfilter_bp_mode rxfilter_tuning_cap_for die
{0x1A,0x59EE},// rmx_lo_reg=1011, tmx_iqswap
{0x1C,0x008F},//
{0x30,0x002B},//
{0x3B,0x33EA},// rxfilter_imgrej_lo
{0x3E,0x0040},// tmx_lo_reg set to1
{0x3f,0x0001},//page 1
{0x02,0x0001},// rxfilter_sys_cal_polarity
{0x04,0xE41E},// ldo_ictrl<5bit> set to 1
{0x05,0xBC00},//  ldo_ictrl<5bit> set to 1
{0x06,0x262D},// 
{0x0B,0x001F},// vco_bit=111
{0x10,0x0100},// thermo power setting
{0x13,0x001C},// pre_sca=1100
{0x19,0x001C},// lo_buff=1100, improve RF per formance at high temp
{0x1a,0x1404},
{0x1E,0x2A48},// resetn_ex_selfgen_enable=0, for 32K is no need when poweron
{0x27,0x0070},// power table setting, maxpower
{0x26,0x3254},// power table setting
{0x25,0x2180},// power table settings
{0x24,0x0000},// power table setting
{0x23,0x0000},// power table setting
{0x22,0x0000},// power table setting
{0x21,0x0000},// power table setting
{0x20,0x0000},// power table setting
{0x37,0x0600},// padrv_cal_bypass
{0x3A,0x06E0},// dcdc setting
{0x3f,0x0000},//page 0
};

int spi_i2c_16bit_test(struct spi_fpga_port *port)
{
	u8 i2c_buf[8];
	int len = 2;
	int i ;
	struct i2c_adapter *adapter = adap;
	struct i2c_msg msg[1] = 
	{
		{0x16,0,len+2,i2c_buf,200*1000,0,0}
	};
	
	for(i = 0;i < (sizeof(rda5400)/sizeof(rda5400[0]));i++)
	{	
		i2c_buf[0] = 0x22;
		i2c_buf[1] = rda5400[i][0];
		i2c_buf[2] = rda5400[i][1]>>8;
		i2c_buf[3] = rda5400[i][1]&0xFF;
		printk("i = %d\n",i);	
		spi_i2c_writebuf(port, msg,3);
		msg[0].len = 2;
		
		spi_i2c_readbuf(port, msg,3);
		if(msg->buf[0] != i2c_buf[2] ||msg->buf[1] != i2c_buf[3]  )
			printk("i=%d,msg[0]=%d,msg[1]=%d\n",i,msg->buf[0],msg->buf[1]);
	}
	return 0;
	
}

int spi_i2c_8bit_test(struct spi_fpga_port *port)
{
	u8 i2c_buf[8];
	int len = 2;
	int i ;
	struct i2c_adapter *adapter = adap;
	struct i2c_msg msg[1] = 
	{
		{0x16,0,len+1,i2c_buf,200*1000,0,0}
	};
	struct i2c_msg msgs[2] = 
	{
		{0x16,0,1,i2c_buf,200*1000,2,0},
		{0x16,1,2,i2c_buf,200*1000,2,0},
	};
	for(i = 0;i < (sizeof(rda5400)/sizeof(rda5400[0]));i++)
	{	
		printk("i=%d\n",i);
		msg[0].len = 3;
		i2c_buf[0] = rda5400[i][0];
		i2c_buf[1] = rda5400[i][1]>>8;
		i2c_buf[2] = rda5400[i][1]&0xFF;
		//spi_i2c_writebuf(port, msg,3);
		spi_i2c_xfer(adapter,msg,1);
		
		
		i2c_buf[1] = 0;
		i2c_buf[2] = 0;
		spi_i2c_xfer(adapter,msgs,2);
		//spi_i2c_readbuf(port, msg,3);
		if(msg->buf[0] !=  (rda5400[i][1]>>8) ||msg->buf[1] != (rda5400[i][1]&0xff)  )
			printk("i=%d,msg[0]=0x%x,msg[1]=0x%x\n",i,msg->buf[0],msg->buf[1]);
	}
	return 0;
	
}

int spi_i2c_test(void)
{
	struct spi_fpga_port *port = pFpgaPort;
	spi_i2c_8bit_test(port);
	return 0;
}
void spi_i2c_work_handler(struct work_struct *work)
{
	struct spi_fpga_port *port =
		container_of(work, struct spi_fpga_port, i2c.spi_i2c_work);
	
	printk("*************test spi_i2c now***************\n");		
	spi_i2c_8bit_test(port);

}

static void spi_testi2c_timer(unsigned long data)
{
	struct spi_fpga_port *port = (struct spi_fpga_port *)data;
	port->i2c.i2c_timer.expires  = jiffies + msecs_to_jiffies(2000);
	add_timer(&port->i2c.i2c_timer);
	queue_work(port->i2c.spi_i2c_workqueue, &port->i2c.spi_i2c_work);
}
#define BT_RST_PIN	SPI_GPIO_P1_07
#define BT_PWR_PIN	SPI_GPIO_P1_06
int spi_i2c_set_bt_power(void)
{
#if 0

	spi_gpio_set_pinlevel(BT_RST_PIN, SPI_GPIO_HIGH);
	spi_gpio_set_pindirection(BT_RST_PIN, SPI_GPIO_OUT);
	spi_gpio_set_pinlevel(BT_PWR_PIN, SPI_GPIO_HIGH);
	spi_gpio_set_pindirection(BT_PWR_PIN, SPI_GPIO_OUT);

#else
	spi_gpio_set_pinlevel(BT_PWR_PIN, SPI_GPIO_LOW);	
	spi_gpio_set_pindirection(BT_PWR_PIN, SPI_GPIO_OUT);
	mdelay(2);
	spi_gpio_set_pinlevel(BT_PWR_PIN, SPI_GPIO_HIGH);	
	spi_gpio_set_pindirection(BT_PWR_PIN, SPI_GPIO_OUT);
	
	mdelay(2);
	spi_gpio_set_pinlevel(BT_RST_PIN, SPI_GPIO_LOW);
	spi_gpio_set_pindirection(BT_RST_PIN, SPI_GPIO_OUT);
	mdelay(20);
	/*µÈ´ý10msÒÔÉÏ£¬µÈ´ý26M XTALÎÈ¶¨£¬È»ºóÀ­¸ßRESETN*/	
	spi_gpio_set_pinlevel(BT_RST_PIN, SPI_GPIO_HIGH);
#endif
	return 0;
}
#endif


int spi_i2c_register(struct spi_fpga_port *port,int num)
{
	int ret;
	struct spi_i2c_data *i2c;
	//struct i2c_adapter *adapter;
	DBG("%s:line=%d,port=0x%x\n",__FUNCTION__,__LINE__,(int)port);
	i2c = kzalloc(sizeof(struct spi_i2c_data),GFP_KERNEL);
	if(i2c == NULL)
	{	
		printk("%s:no memory for state \n",__FUNCTION__);
		return -ENOMEM;
	}
	i2c->port = port;
	strlcpy(i2c->adapter.name,DRV_NAME,sizeof(i2c->adapter.name));
	i2c->adapter.owner = THIS_MODULE;
	i2c->adapter.algo = &spi_i2c_algorithm;
	i2c->adapter.class = I2C_CLASS_HWMON;
	//lock	
	i2c->adapter.nr = num;
	i2c->adapter.algo_data = i2c;
	ret = i2c_add_numbered_adapter(&i2c->adapter);
	if(ret)
	{
		printk(KERN_INFO "SPI2I2C: Failed to add bus\n");
		kfree(i2c);
		
		return ret;
	}
	
#if SPI_I2C_TEST
	char b[20];
	if(num != 3)
		return 0;
	sprintf(b, "spi_i2c_workqueue");
	DBG("%s:line=%d,port=0x%x\n",__FUNCTION__,__LINE__,(int)port);
	adap = &i2c->adapter;
	port->i2c.spi_i2c_workqueue = create_freezeable_workqueue(b);
	if (!port->i2c.spi_i2c_workqueue) {
		printk("cannot create workqueue\n");
		return -EBUSY;
	}

	INIT_WORK(&port->i2c.spi_i2c_work, spi_i2c_work_handler);

	setup_timer(&port->i2c.i2c_timer, spi_testi2c_timer, (unsigned long)port);
	port->i2c.i2c_timer.expires  = jiffies+2000;//>1000ms	
	add_timer(&port->i2c.i2c_timer);
	printk("%s:line=%d,port=0x%x\n",__FUNCTION__,__LINE__,(int)port);	
	
#endif

	init_waitqueue_head(&port->i2c.wait_w);
	init_waitqueue_head(&port->i2c.wait_r);
	
	return 0;	
	
}

int spi_i2c_unregister(struct spi_fpga_port *port)
{
	return 0;
}

MODULE_DESCRIPTION("Driver for spi2i2c.");
MODULE_AUTHOR("swj <swj@rock-chips.com>");
MODULE_LICENSE("GPL");


