<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : caltiming1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : caltiming1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> </td></tr>
<tr>
<td align="left">[11:6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> </td></tr>
<tr>
<td align="left">[17:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> </td></tr>
<tr>
<td align="left">[29:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> </td></tr>
<tr>
<td align="left">[31:30] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_rd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbaa9151a6ef16840253806c54b2b1223"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD"></a></p>
<p>Read to read command timing on same bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70720cf8c4c7469dd3a0e0083e53a47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga70720cf8c4c7469dd3a0e0083e53a47a">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga70720cf8c4c7469dd3a0e0083e53a47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513399f76b0b037ef1b0e7630195f513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga513399f76b0b037ef1b0e7630195f513">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga513399f76b0b037ef1b0e7630195f513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaee492df41514d04176684ce52d9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gacbaee492df41514d04176684ce52d9b3">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gacbaee492df41514d04176684ce52d9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853d9f2dd20c2b9705888bd857ca0a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga853d9f2dd20c2b9705888bd857ca0a53">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:ga853d9f2dd20c2b9705888bd857ca0a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a3919a3d96cd90ff9099ff7e327e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaa8a3919a3d96cd90ff9099ff7e327e04">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:gaa8a3919a3d96cd90ff9099ff7e327e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442a6d330b6da5e7dc265d2e4b65ea78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga442a6d330b6da5e7dc265d2e4b65ea78">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga442a6d330b6da5e7dc265d2e4b65ea78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf610b8db665f0110b8ab2325528d0de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaf610b8db665f0110b8ab2325528d0de9">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaf610b8db665f0110b8ab2325528d0de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab352e26fb72da3e179ac019428523036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gab352e26fb72da3e179ac019428523036">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:gab352e26fb72da3e179ac019428523036"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_rd_diff_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0e6196aab9d852cd6b2227fe0160723d"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP"></a></p>
<p>Read to read command timing on different chips</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6e6ce98dd7844adcaa8463e6af2a69be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga6e6ce98dd7844adcaa8463e6af2a69be">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6e6ce98dd7844adcaa8463e6af2a69be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6404e4b443e4e927acb6df9e4a015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gae6404e4b443e4e927acb6df9e4a015c9">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae6404e4b443e4e927acb6df9e4a015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2717fd99a86c182254d185b84a0041e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga2717fd99a86c182254d185b84a0041e1">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2717fd99a86c182254d185b84a0041e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd6267c8b6008a88c43977dd0061020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gacfd6267c8b6008a88c43977dd0061020">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_SET_MSK</a>&#160;&#160;&#160;0x00000fc0</td></tr>
<tr class="separator:gacfd6267c8b6008a88c43977dd0061020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b90236f2d7cc70fb863db5d3487af58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga5b90236f2d7cc70fb863db5d3487af58">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xfffff03f</td></tr>
<tr class="separator:ga5b90236f2d7cc70fb863db5d3487af58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8bc1c25786727b7a24f4ebf4c9a12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga5e8bc1c25786727b7a24f4ebf4c9a12f">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5e8bc1c25786727b7a24f4ebf4c9a12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ee3a325ea08fcee9169be994232fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga86ee3a325ea08fcee9169be994232fe0">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga86ee3a325ea08fcee9169be994232fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73452d4062faf3fad22c988759632774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga73452d4062faf3fad22c988759632774">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td></tr>
<tr class="separator:ga73452d4062faf3fad22c988759632774"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_rd_diff_bg </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1573ed04a026ba7e7160b209a461e3fd"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG"></a></p>
<p>Read to read command timing on different chips</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga260fae350db8c6eacae7d0604b2d9054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga260fae350db8c6eacae7d0604b2d9054">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga260fae350db8c6eacae7d0604b2d9054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6289c15eb14ff49349b11e6e00eee7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gad6289c15eb14ff49349b11e6e00eee7e">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gad6289c15eb14ff49349b11e6e00eee7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696b34f0d3682a15d4bb857d8894d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga696b34f0d3682a15d4bb857d8894d604">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga696b34f0d3682a15d4bb857d8894d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384212568b909f7b1f69bf7fc10f9ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga384212568b909f7b1f69bf7fc10f9ced">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_SET_MSK</a>&#160;&#160;&#160;0x0003f000</td></tr>
<tr class="separator:ga384212568b909f7b1f69bf7fc10f9ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc5568654e19608c37453f992948ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga2dc5568654e19608c37453f992948ee0">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_CLR_MSK</a>&#160;&#160;&#160;0xfffc0fff</td></tr>
<tr class="separator:ga2dc5568654e19608c37453f992948ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef51a0fe00a47a6ae41e371f5cf4c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga1ef51a0fe00a47a6ae41e371f5cf4c21">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1ef51a0fe00a47a6ae41e371f5cf4c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6a020d2345754d055be4cab641bd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga0f6a020d2345754d055be4cab641bd21">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga0f6a020d2345754d055be4cab641bd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518236f8d87c36b0d3f6ae4d26198437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga518236f8d87c36b0d3f6ae4d26198437">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td></tr>
<tr class="separator:ga518236f8d87c36b0d3f6ae4d26198437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_wr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd4e563ffcac66b66481ee3a76fe2590e"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR"></a></p>
<p>Write to read command timing on same bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf740bd8fdd5b84dc8fa42c563ea486b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaf740bd8fdd5b84dc8fa42c563ea486b8">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaf740bd8fdd5b84dc8fa42c563ea486b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d0e6a8ad1f196cf08ab69ac638f6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga24d0e6a8ad1f196cf08ab69ac638f6bb">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga24d0e6a8ad1f196cf08ab69ac638f6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7141d7ea5ba63d76a11b1e62409236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gabf7141d7ea5ba63d76a11b1e62409236">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabf7141d7ea5ba63d76a11b1e62409236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e4b60f010cddc0f0a12c747f5f6d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gad3e4b60f010cddc0f0a12c747f5f6d0e">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:gad3e4b60f010cddc0f0a12c747f5f6d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91619e499383992b50ac79fa638ee26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga91619e499383992b50ac79fa638ee26f">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:ga91619e499383992b50ac79fa638ee26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56e86fcd379538d0d5271638c00f5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaf56e86fcd379538d0d5271638c00f5c6">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf56e86fcd379538d0d5271638c00f5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17106279783d579644596d07dcb434c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga17106279783d579644596d07dcb434c0">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga17106279783d579644596d07dcb434c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04727e8174d14af03aa5c5e430b7bd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga04727e8174d14af03aa5c5e430b7bd33">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:ga04727e8174d14af03aa5c5e430b7bd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_rd_to_wr_diff_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc0339794868514466e7e2a90a443a6a8"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP"></a></p>
<p>Read to write command timing on different chips</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab6a259f86d9d793473b8d82924dd145e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gab6a259f86d9d793473b8d82924dd145e">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab6a259f86d9d793473b8d82924dd145e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa863124d940d5b1a373bc554768fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga5fa863124d940d5b1a373bc554768fc5">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga5fa863124d940d5b1a373bc554768fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecedf0e1fc14ad3b80962e25651ef2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaecedf0e1fc14ad3b80962e25651ef2ca">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaecedf0e1fc14ad3b80962e25651ef2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530f845a99de5726605be4a3922e8b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga530f845a99de5726605be4a3922e8b25">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_SET_MSK</a>&#160;&#160;&#160;0x3f000000</td></tr>
<tr class="separator:ga530f845a99de5726605be4a3922e8b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7687dc4592602b7a68f726c7224b693e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga7687dc4592602b7a68f726c7224b693e">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xc0ffffff</td></tr>
<tr class="separator:ga7687dc4592602b7a68f726c7224b693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3661474071ad0daa36c6996dbd019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga4ab3661474071ad0daa36c6996dbd019">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4ab3661474071ad0daa36c6996dbd019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dba1e1306cf9a486e2ac05449266e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga2dba1e1306cf9a486e2ac05449266e51">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2dba1e1306cf9a486e2ac05449266e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc88a84092078b7c2f13dd9e956b2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga3dc88a84092078b7c2f13dd9e956b2b1">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td></tr>
<tr class="separator:ga3dc88a84092078b7c2f13dd9e956b2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s">ALT_IO48_HMC_MMR_CALTIMING1_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaff6fd8ac5fb04bc12a5cc0893224cf54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#gaff6fd8ac5fb04bc12a5cc0893224cf54">ALT_IO48_HMC_MMR_CALTIMING1_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaff6fd8ac5fb04bc12a5cc0893224cf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868e0a53a45dfb1a49c8a4c52993669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga8868e0a53a45dfb1a49c8a4c52993669">ALT_IO48_HMC_MMR_CALTIMING1_OFST</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga8868e0a53a45dfb1a49c8a4c52993669"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga95782aa269d2331dba3e815db1943cd7"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s">ALT_IO48_HMC_MMR_CALTIMING1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga95782aa269d2331dba3e815db1943cd7">ALT_IO48_HMC_MMR_CALTIMING1_t</a></td></tr>
<tr class="separator:ga95782aa269d2331dba3e815db1943cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_CALTIMING1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html">ALT_IO48_HMC_MMR_CALTIMING1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1fde5740da9a12bb07af1bc571de35b9"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_rd: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a3bc05f1df51c002d4e31fe5f304233"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_rd_diff_chip: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f43183db533dad513f4f87e7596951d"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_rd_diff_bg: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ce08dfed122b1e2517daa9a59f27ce5"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_wr: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a7a2bf0261f7e641afdee1c3dcd39f5"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_rd_to_wr_diff_chip: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afad30eef761f38b7d6040d1033d2de8b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga70720cf8c4c7469dd3a0e0083e53a47a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga513399f76b0b037ef1b0e7630195f513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacbaee492df41514d04176684ce52d9b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga853d9f2dd20c2b9705888bd857ca0a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8a3919a3d96cd90ff9099ff7e327e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga442a6d330b6da5e7dc265d2e4b65ea78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf610b8db665f0110b8ab2325528d0de9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab352e26fb72da3e179ac019428523036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6e6ce98dd7844adcaa8463e6af2a69be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae6404e4b443e4e927acb6df9e4a015c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2717fd99a86c182254d185b84a0041e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfd6267c8b6008a88c43977dd0061020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_SET_MSK&#160;&#160;&#160;0x00000fc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b90236f2d7cc70fb863db5d3487af58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_CLR_MSK&#160;&#160;&#160;0xfffff03f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e8bc1c25786727b7a24f4ebf4c9a12f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga86ee3a325ea08fcee9169be994232fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga73452d4062faf3fad22c988759632774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga260fae350db8c6eacae7d0604b2d9054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad6289c15eb14ff49349b11e6e00eee7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga696b34f0d3682a15d4bb857d8894d604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga384212568b909f7b1f69bf7fc10f9ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_SET_MSK&#160;&#160;&#160;0x0003f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2dc5568654e19608c37453f992948ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_CLR_MSK&#160;&#160;&#160;0xfffc0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ef51a0fe00a47a6ae41e371f5cf4c21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f6a020d2345754d055be4cab641bd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga518236f8d87c36b0d3f6ae4d26198437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_RD_DIFF_BG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf740bd8fdd5b84dc8fa42c563ea486b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24d0e6a8ad1f196cf08ab69ac638f6bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf7141d7ea5ba63d76a11b1e62409236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad3e4b60f010cddc0f0a12c747f5f6d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91619e499383992b50ac79fa638ee26f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf56e86fcd379538d0d5271638c00f5c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga17106279783d579644596d07dcb434c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga04727e8174d14af03aa5c5e430b7bd33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab6a259f86d9d793473b8d82924dd145e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5fa863124d940d5b1a373bc554768fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecedf0e1fc14ad3b80962e25651ef2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga530f845a99de5726605be4a3922e8b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_SET_MSK&#160;&#160;&#160;0x3f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7687dc4592602b7a68f726c7224b693e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_CLR_MSK&#160;&#160;&#160;0xc0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ab3661474071ad0daa36c6996dbd019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2dba1e1306cf9a486e2ac05449266e51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3dc88a84092078b7c2f13dd9e956b2b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING1_CFG_T_PARAM_RD_TO_WR_DIFF_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaff6fd8ac5fb04bc12a5cc0893224cf54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html">ALT_IO48_HMC_MMR_CALTIMING1</a> register. </p>

</div>
</div>
<a class="anchor" id="ga8868e0a53a45dfb1a49c8a4c52993669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING1_OFST&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html">ALT_IO48_HMC_MMR_CALTIMING1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga95782aa269d2331dba3e815db1943cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1__s">ALT_IO48_HMC_MMR_CALTIMING1_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html#ga95782aa269d2331dba3e815db1943cd7">ALT_IO48_HMC_MMR_CALTIMING1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g1.html">ALT_IO48_HMC_MMR_CALTIMING1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
