Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May 28 11:10:57 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.456        0.000                      0                   20        0.243        0.000                      0                   20        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              7.456        0.000                      0                   20        0.243        0.000                      0                   20        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        7.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 codecInterface/clkGen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.021%)  route 1.808ns (71.979%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[1]/Q
                         net (fo=6, routed)           0.984     6.756    codecInterface/clkGen_reg_n_0_[1]
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.880 r  codecInterface/clkGen[8]_i_3/O
                         net (fo=3, routed)           0.824     7.705    codecInterface/clkGen[8]_i_3_n_0
    SLICE_X0Y127         LUT3 (Prop_lut3_I0_O)        0.124     7.829 r  codecInterface/clkGen[7]_i_1/O
                         net (fo=1, routed)           0.000     7.829    codecInterface/plusOp[7]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.669    15.010    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[7]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.029    15.285    codecInterface/clkGen_reg[7]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 codecInterface/clkGen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.732ns (28.814%)  route 1.808ns (71.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[1]/Q
                         net (fo=6, routed)           0.984     6.756    codecInterface/clkGen_reg_n_0_[1]
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.880 r  codecInterface/clkGen[8]_i_3/O
                         net (fo=3, routed)           0.824     7.705    codecInterface/clkGen[8]_i_3_n_0
    SLICE_X0Y127         LUT4 (Prop_lut4_I1_O)        0.152     7.857 r  codecInterface/clkGen[8]_i_2/O
                         net (fo=1, routed)           0.000     7.857    codecInterface/plusOp[8]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.669    15.010    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.075    15.331    codecInterface/clkGen_reg[8]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 codecInterface/clkGen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.704ns (33.242%)  route 1.414ns (66.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[1]/Q
                         net (fo=6, routed)           0.984     6.756    codecInterface/clkGen_reg_n_0_[1]
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.880 r  codecInterface/clkGen[8]_i_3/O
                         net (fo=3, routed)           0.430     7.310    codecInterface/clkGen[8]_i_3_n_0
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     7.434 r  codecInterface/clkGen[6]_i_1/O
                         net (fo=1, routed)           0.000     7.434    codecInterface/plusOp[6]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.669    15.010    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[6]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.031    15.287    codecInterface/clkGen_reg[6]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.017%)  route 0.987ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.478     6.880    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.053    codecInterface/clkGen_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.017%)  route 0.987ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.478     6.880    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.053    codecInterface/clkGen_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.017%)  route 0.987ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.478     6.880    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[3]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.053    codecInterface/clkGen_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.017%)  route 0.987ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.478     6.880    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.053    codecInterface/clkGen_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.017%)  route 0.987ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.478     6.880    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.053    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 codecInterface/clkGen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.580ns (33.268%)  route 1.163ns (66.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[1]/Q
                         net (fo=6, routed)           1.163     6.936    codecInterface/clkGen_reg_n_0_[1]
    SLICE_X0Y128         LUT2 (Prop_lut2_I1_O)        0.124     7.060 r  codecInterface/clkGen[1]_i_1/O
                         net (fo=1, routed)           0.000     7.060    codecInterface/plusOp[1]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.671    15.012    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
                         clock pessimism              0.304    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029    15.310    codecInterface/clkGen_reg[1]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.184%)  route 0.900ns (60.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.509     6.278    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  codecInterface/clkGen[8]_i_1/O
                         net (fo=9, routed)           0.391     6.793    codecInterface/clkGen[8]_i_1_n_0
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.669    15.010    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y127         FDRE (Setup_fdre_C_CE)      -0.205    15.051    codecInterface/clkGen_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  8.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.167     1.857    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.042     1.899 r  codecInterface/clkNum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    codecInterface/clkNum[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.937     2.065    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[1]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.107     1.656    codecInterface/clkNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.423%)  route 0.169ns (47.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.169     1.858    codecInterface/out[0]
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  codecInterface/clkGen[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    codecInterface/plusOp[5]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.938     2.066    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     1.655    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  codecInterface/clkNum_reg[0]/Q
                         net (fo=3, routed)           0.167     1.857    codecInterface/clkNum[0]
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.045     1.902 r  codecInterface/clkNum[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    codecInterface/clkNum[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.937     2.065    codecInterface/CLK
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkNum_reg[0]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091     1.640    codecInterface/clkNum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.865%)  route 0.167ns (42.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.167     1.844    codecInterface/out[2]
    SLICE_X0Y127         LUT4 (Prop_lut4_I3_O)        0.102     1.946 r  codecInterface/clkGen[8]_i_2/O
                         net (fo=1, routed)           0.000     1.946    codecInterface/plusOp[8]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.937     2.065    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.107     1.656    codecInterface/clkGen_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.914%)  route 0.247ns (57.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.247     1.937    codecInterface/out[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  codecInterface/clkGen[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    codecInterface/plusOp[4]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.938     2.066    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[4]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     1.670    codecInterface/clkGen_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.914%)  route 0.247ns (57.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.247     1.937    codecInterface/out[0]
    SLICE_X0Y128         LUT4 (Prop_lut4_I1_O)        0.045     1.982 r  codecInterface/clkGen[3]_i_1/O
                         net (fo=1, routed)           0.000     1.982    codecInterface/plusOp[3]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.938     2.066    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[3]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     1.655    codecInterface/clkGen_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.230ns (52.833%)  route 0.205ns (47.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=7, routed)           0.205     1.882    codecInterface/out[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.102     1.984 r  codecInterface/clkGen[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    codecInterface/plusOp[2]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.938     2.066    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     1.656    codecInterface/clkGen_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.269%)  route 0.244ns (56.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[6]/Q
                         net (fo=3, routed)           0.244     1.934    codecInterface/clkGen_reg_n_0_[6]
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  codecInterface/clkGen[6]_i_1/O
                         net (fo=1, routed)           0.000     1.979    codecInterface/plusOp[6]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.937     2.065    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[6]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.092     1.641    codecInterface/clkGen_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.551%)  route 0.251ns (57.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.251     1.941    codecInterface/out[0]
    SLICE_X0Y127         LUT1 (Prop_lut1_I0_O)        0.045     1.986 r  codecInterface/clkGen[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    codecInterface/plusOp[0]
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.937     2.065    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.092     1.641    codecInterface/clkGen_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.076%)  route 0.330ns (63.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.330     2.019    codecInterface/out[0]
    SLICE_X0Y128         LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  codecInterface/clkGen[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    codecInterface/plusOp[1]
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.938     2.066    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[1]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.091     1.654    codecInterface/clkGen_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   codecInterface/clkGen_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   codecInterface/clkGen_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   codecInterface/clkGen_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   codecInterface/clkGen_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   codecInterface/clkGen_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   codecInterface/clkGen_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   codecInterface/clkGen_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   codecInterface/clkGen_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   codecInterface/clkGen_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   codecInterface/clkGen_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   codecInterface/clkGen_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   codecInterface/clkGen_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   codecInterface/clkGen_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   codecInterface/clkGen_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 4.102ns (67.347%)  route 1.989ns (32.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.989     7.721    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.404 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.404    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.959ns (65.356%)  route 2.099ns (34.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           2.099     7.868    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.371 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.371    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.119ns (68.603%)  route 1.885ns (31.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=7, routed)           1.885     7.620    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.700    11.320 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.320    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 4.099ns (68.527%)  route 1.883ns (31.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.795     5.316    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=7, routed)           1.883     7.618    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.680    11.298 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.298    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 4.106ns (68.971%)  route 1.847ns (31.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.847     7.579    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.266 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.266    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 3.976ns (67.118%)  route 1.948ns (32.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.792     5.313    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           1.948     7.717    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.237 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.237    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.395ns (76.767%)  route 0.422ns (23.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.422     2.099    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.366 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.366    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.362ns (73.946%)  route 0.480ns (26.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.480     2.169    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.390 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.390    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.388ns (75.332%)  route 0.455ns (24.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=7, routed)           0.455     2.131    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.260     3.391 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.408ns (75.371%)  route 0.460ns (24.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=7, routed)           0.460     2.137    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.416 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.416    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.391ns (74.473%)  route 0.477ns (25.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.477     2.153    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.417 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.345ns (71.484%)  route 0.537ns (28.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.665     1.549    codecInterface/CLK
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=9, routed)           0.537     2.226    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.430 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.430    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------





