Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 13:50:51 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   278 |
|    Minimum number of control sets                        |   278 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   526 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   278 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     9 |
| >= 16              |   102 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             299 |          137 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1350 |          511 |
| Yes          | No                    | No                     |            1399 |          543 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2450 |          751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                              Enable Signal                                              |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | main_soclinux_sdram_tfawcon_ready_reg022_in                                                             | main_soclinux_sdram_tfawcon_ready_i_1_n_0                                |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                       | sys_rst                                                                  |                1 |              1 |
|  clk200_clk  |                                                                                                         |                                                                          |                1 |              1 |
|  sys_clk     |                                                                                                         | main_soclinux_sdram_tccdcon_ready_i_1_n_0                                |                1 |              1 |
|  clk200_clk  |                                                                                                         | builder_xilinxasyncresetsynchronizerimpl0                                |                1 |              2 |
|  eth_tx_clk  |                                                                                                         | main_ethphy_reset0                                                       |                1 |              2 |
|  sys_clk     |                                                                                                         | builder_xilinxasyncresetsynchronizerimpl0                                |                1 |              2 |
|  eth_rx_clk  |                                                                                                         | main_ethphy_reset0                                                       |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_212_                                                                                       | VexRiscv/IBusCachedPlugin_cache/reset0                                   |                1 |              3 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_4[0]                                                       | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine4_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | builder_bankmachine7_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | builder_bankmachine1_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_1[0]                                                       | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine5_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_2[0]                                                       | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | main_soclinux_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_uart_rx_fifo_rdport_re                                    | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | main_soclinux_uart_rx_fifo_wrport_we__0                                                                 | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6                                              | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0[0]                                          | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                                | VexRiscv/dataCache_1_/stageA_request_size[0]_i_1_n_0                     |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_14[0]                                          | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20]_0[0]                                        | VexRiscv/IBusCachedPlugin_cache/reset0                                   |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]_1[0] | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]_1[0] | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]_1[0] | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]_1[0] | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | main_soclinux_uart_phy_rx_bitcount                                                                      | main_soclinux_uart_phy_rx_bitcount[3]_i_1_n_0                            |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | builder_bankmachine6_next_state                                                                         | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_0[0]                                          | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine0_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_12[0]                                          | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | builder_bankmachine3_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | builder_bankmachine2_next_state                                                                         | sys_rst                                                                  |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[7]_0[0]                                          | sys_rst                                                                  |                1 |              4 |
|  sys_clk     | builder_multiplexer_next_state                                                                          | sys_rst                                                                  |                3 |              4 |
|  sys_clk     | main_soclinux_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                  |                2 |              4 |
|  pix_clk     | rdata_fifo_graycounter1_ce                                                                              | pix_rst                                                                  |                1 |              4 |
|  pix_clk     | rdata_chunk0                                                                                            | pix_rst                                                                  |                1 |              4 |
|  sys_clk     | main_soclinux_uart_phy_sink_ready1489_out                                                               | main_soclinux_uart_phy_tx_bitcount[3]_i_1_n_0                            |                1 |              4 |
|  eth_tx_clk  | builder_liteethmacgap_state                                                                             | main_ethmac_tx_gap_inserter_sink_ready                                   |                1 |              4 |
|  clk200_clk  | main_soclinux_reset_counter[3]_i_1_n_0                                                                  | clk200_rst                                                               |                1 |              4 |
|  sys_clk     | main_soclinux_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                  |                2 |              5 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_9[0]                              |                3 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_7[0]                                           | sys_rst                                                                  |                4 |              5 |
|  sys_clk     | VexRiscv/CsrPlugin_mstatus_MIE52_out                                                                    |                                                                          |                1 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_uart_phy_source_valid_reg[0]                              | sys_rst                                                                  |                2 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                      |                                                                          |                4 |              5 |
|  sys_clk     | main_soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                    | sys_rst                                                                  |                1 |              5 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_1[0]                                        |                                                                          |                3 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_uart_tx_fifo_readable_reg[0]                              | sys_rst                                                                  |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_6[0]                                                       | sys_rst                                                                  |                2 |              6 |
|  sys_clk     | main_soclinux_sdram_sequencer_counter                                                                   | sys_rst                                                                  |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_9[0]                                                       | sys_rst                                                                  |                1 |              6 |
|  sys_clk     |                                                                                                         | VexRiscv/dataCache_1_/SR[0]                                              |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_1[0]                                                    | sys_rst                                                                  |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[7]_1[0]                                          | sys_rst                                                                  |                2 |              6 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_15[0]                             |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_14[0]                                                      | sys_rst                                                                  |                2 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_14[0]                             |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][1]                                                      | sys_rst                                                                  |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_9[1]                                           | sys_rst                                                                  |                1 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_1[1]                                           | sys_rst                                                                  |                3 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_4[1]                                           | sys_rst                                                                  |                1 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[0]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_0[2]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_0[3]                                                    | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_7[3]                                                       | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_7[2]                                                       | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_0[1]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0]_0[0]                                                    | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_7[1]                                                       | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_2[0]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_4[0]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_8[0]                                                       | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | main_soclinux_uart_phy_rx_reg                                                                           | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[3]                                          | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | main_soclinux_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[4]                                          | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[3]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_8[1]                                                       | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_2[1]                                                    | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[1]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[2]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_0[0]                                                    | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[3]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_0[2]                                                    | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_1[0]                                           | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_5[0]                                                       | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[1]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[0]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[0]                                           | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_5[1]                                                       | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_0[1]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[0]                                                       | sys_rst                                                                  |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[2]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_0[0]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_0[1]                                           | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_5[3]                                                       | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[1]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3[3]                                           | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[5]                                          | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_2[2]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[7]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_uart_rx_fifo_rdport_re                                    |                                                                          |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[2]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2]_2[3]                                                    | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_0[2]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[6]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_9[0]                                           | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                                 | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[2]                                                       | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[2][0]                                                      | sys_rst                                                                  |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_0[3]                                           | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_5[2]                                                       | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_0[1]                                                       | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg                                                            | sys_rst                                                                  |                2 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_6[0]                              |                5 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cache_3_valid          |                3 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_12[0]                             |                4 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_13                                |                3 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_10[0]                             |                6 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/SR[0]                                    |                6 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[1]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[2]                                          | sys_rst                                                                  |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_13[0]                                          | sys_rst                                                                  |                2 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_2[0]                              |                5 |              8 |
|  sys_clk     | main_soclinux_uart_phy_source_payload_data[7]_i_1_n_0                                                   | sys_rst                                                                  |                1 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_4[0]                              |                7 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_11[0]                             |                3 |              8 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/FDPE_1_5[0]                              |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_soclinux_csrbank6_dfii_control0_re                              | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_7[0]                                                       | sys_rst                                                                  |                4 |              8 |
|  sys_clk     | main_soclinux_uart_tx_fifo_syncfifo_re                                                                  |                                                                          |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_15[3]                                                      | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_15[1]                                                      | sys_rst                                                                  |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_15[0]                                                      | sys_rst                                                                  |                2 |              8 |
|  pix_clk     | cmd_buffer_wrport_we                                                                                    |                                                                          |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_15[2]                                                      | sys_rst                                                                  |                1 |              8 |
|  pix_clk     | dmareader_fifo_wrport_we                                                                                | pix_rst                                                                  |                2 |              9 |
|  pix_clk     | dmareader_fifo_rdport_re                                                                                | pix_rst                                                                  |                3 |              9 |
|  sys_clk     | main_ethmac_reader_counter_ce                                                                           | main_ethmac_reader_counter[10]_i_1_n_0                                   |                3 |              9 |
|  sys_clk     | main_ethphy_counter_ce                                                                                  | sys_rst                                                                  |                3 |              9 |
|  eth_rx_clk  |                                                                                                         | main_ethmac_crc32_checker_syncfifo_level                                 |                2 |              9 |
|  eth_rx_clk  | main_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                      | eth_rx_rst                                                               |                3 |             10 |
|  pix_clk     | dmareader_rsv_level[9]_i_1_n_0                                                                          | pix_rst                                                                  |                4 |             10 |
|  eth_rx_clk  | main_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                      | eth_rx_rst                                                               |                2 |             10 |
|  eth_rx_clk  | main_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                       | eth_rx_rst                                                               |                2 |             10 |
|  eth_rx_clk  | main_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                      | eth_rx_rst                                                               |                4 |             10 |
|  sys_clk     |                                                                                                         | main_soclinux_sdram_timer_count1[9]_i_1_n_0                              |                2 |             10 |
|  pix_clk     | dmareader_fifo_level0[9]_i_1_n_0                                                                        | pix_rst                                                                  |                4 |             10 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_medeleg_IAM                                                             | VexRiscv/IBusCachedPlugin_cache/reset0                                   |                2 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_11[0]                                                      | sys_rst                                                                  |                4 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_12[0]                                                      | sys_rst                                                                  |                2 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_10[0]                                                      | sys_rst                                                                  |                2 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_16[0]                                          | sys_rst                                                                  |                3 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_213__reg[0][0]                                                      | sys_rst                                                                  |                4 |             12 |
|  pix_clk     | timinggenerator_hcounter                                                                                | timinggenerator_vcounter[0]_i_1_n_0                                      |                3 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_11[0]                                          | sys_rst                                                                  |                3 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[6]_1[0]                                                    | sys_rst                                                                  |                4 |             12 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_3[0]                                                       | sys_rst                                                                  |                3 |             12 |
|  pix_clk     | timinggenerator_source_ready                                                                            | timinggenerator_hcounter[0]_i_1_n_0                                      |                3 |             12 |
|  sys_clk     | main_soclinux_sdram_bankmachine3_row                                                                    | sys_rst                                                                  |                5 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine5_row[14]_i_1_n_0                                                        | sys_rst                                                                  |                4 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine7_row[14]_i_1_n_0                                                        | sys_rst                                                                  |                4 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine0_row                                                                    | sys_rst                                                                  |                3 |             15 |
|  eth_tx_clk  | main_ethmac_padding_inserter_counter_ce                                                                 | main_ethmac_padding_inserter_counter[1]                                  |                4 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine2_row[14]_i_1_n_0                                                        | sys_rst                                                                  |                3 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine4_row                                                                    | sys_rst                                                                  |                3 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine1_row[14]_i_1_n_0                                                        | sys_rst                                                                  |                3 |             15 |
|  sys_clk     | main_soclinux_sdram_bankmachine6_row                                                                    | sys_rst                                                                  |                4 |             15 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_6                                              |                                                                          |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_ethmac_reader_fifo_wrport_we                                       |                                                                          |                2 |             16 |
|  eth_rx_clk  | main_ethmac_crc32_checker_syncfifo_wrport_we                                                            |                                                                          |                2 |             16 |
|  sys_clk     | main_soclinux_uart_rx_fifo_wrport_we__0                                                                 |                                                                          |                2 |             16 |
|  pix_clk     |                                                                                                         | hdmi_phy_es0_cnt[5]_i_1_n_0                                              |                7 |             18 |
|  eth_rx_clk  |                                                                                                         |                                                                          |                5 |             19 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_soclinux_count_reg_0_sn_1                                       | VexRiscv/IBusCachedPlugin_cache/FDPE_1_1                                 |                5 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[25][0]                                          |                                                                          |               10 |             20 |
|  sys_clk     | VexRiscv/dataCache_1_/p_103_in                                                                          |                                                                          |               10 |             20 |
|  sys_clk     | VexRiscv/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                              |                                                                          |                7 |             21 |
|  eth_tx_clk  |                                                                                                         | eth_tx_rst                                                               |                9 |             21 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_virtualAddress_0                                        |                                                                          |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                        | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_1    |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_1_virtualAddress_0                                        |                                                                          |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_2[0]                                | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_3    |               11 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[0]_2[0]                                |                                                                          |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_2[0]                                |                                                                          |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                        |                                                                          |                8 |             22 |
|  eth_tx_clk  |                                                                                                         |                                                                          |                8 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                        |                                                                          |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                              | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[1]_1    |               11 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_1_cache_2_virtualAddress_0                                        | VexRiscv/dataCache_1_/MmuPlugin_ports_1_entryToReplace_value_reg[1]_0    |                7 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[1][0]                                  |                                                                          |                9 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                              |                                                                          |                8 |             22 |
|  sys_clk     | main_soclinux_sdram_bankmachine4_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                8 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine6_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                8 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine2_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                8 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine1_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                9 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_2[0]                                | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_3    |                7 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine0_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                7 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine3_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                7 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[1][0]                                  | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[1]_2    |                9 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine7_cmd_buffer_pipe_ce                                                     | sys_rst                                                                  |                6 |             24 |
|  sys_clk     | main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we_i_1_n_0                                   | sys_rst                                                                  |                8 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_a7ddrphy_dly_sel_storage_reg[1][0]                        | VexRiscv/IBusCachedPlugin_cache/FDPE_1_8[0]                              |                8 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_1_virtualAddress_0                                        | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[0]_1    |               11 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_a7ddrphy_dly_sel_storage_reg[0][0]                        | VexRiscv/IBusCachedPlugin_cache/FDPE_1_7[0]                              |                9 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_ports_0_cache_2_virtualAddress_0                                        | VexRiscv/dataCache_1_/MmuPlugin_ports_0_entryToReplace_value_reg[1]_1    |               10 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in27_out                                                                      | VexRiscv/IBusCachedPlugin_cache/reset0                                   |                7 |             25 |
|  sys_clk     |                                                                                                         | main_soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                         |                7 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_228_1_out                                                           |                                                                          |               13 |             27 |
|  pix_clk     | dmareader_sink_sink_ready                                                                               | dmareader_offset[0]_i_1_n_0                                              |                7 |             27 |
|  eth_rx_clk  |                                                                                                         | eth_rx_rst                                                               |                8 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]                  |                                                                          |                7 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                     | VexRiscv/IBusCachedPlugin_cache/reset0                                   |               10 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[29]_0[0]                                        |                                                                          |               13 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_input_ready                           |                                                                          |                9 |             30 |
|  sys_clk     |                                                                                                         | main_soclinux_uart_phy_phase_accumulator_rx[30]_i_1_n_0                  |                8 |             31 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_125__reg_13[0]                                                      | sys_rst                                                                  |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  eth_tx_clk  | main_ethmac_padding_inserter_counter_ce                                                                 | main_ethmac_crc32_inserter_reg                                           |               12 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_191__reg[1][0]                                                                |                                                                          |               11 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[29][0]                                          |                                                                          |                9 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                                          |                                                                          |               10 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[31]_i_1_n_0                                           | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear |               12 |             32 |
|  pix_clk     | underflow_counter[0]_i_2_n_0                                                                            | underflow_counter[0]_i_1_n_0                                             |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_0[0]                                        | VexRiscv/IBusCachedPlugin_cache/reset0                                   |               11 |             32 |
|  sys_clk     | main_ethmac_ps_preamble_error_o                                                                         | sys_rst                                                                  |                8 |             32 |
|  pix_clk     | o                                                                                                       | pix_rst                                                                  |                8 |             32 |
|  sys_clk     | main_ethmac_ps_crc_error_o                                                                              | sys_rst                                                                  |                8 |             32 |
|  sys_clk     | main_soclinux_ctrl_bus_errors                                                                           | sys_rst                                                                  |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_3[0]                                        | VexRiscv/IBusCachedPlugin_cache/reset0                                   |               10 |             32 |
|  eth_rx_clk  | main_ethmac_crc32_checker_crc_ce                                                                        | main_ethmac_crc32_checker_syncfifo_level                                 |               12 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26][0]                                          |                                                                          |               15 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[26]_2[0]                                        |                                                                          |               12 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                    |                                                                          |               16 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mtval                                                                                |                                                                          |               12 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | main_ethmac_writer_errors_status_liteethmac_next_value_ce                                               | sys_rst                                                                  |                9 |             32 |
|  sys_clk     | p_556_out                                                                                               | main_ethmac_writer_counter[0]_i_1_n_0                                    |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_10[0]                                          | sys_rst                                                                  |               15 |             32 |
|  sys_clk     |                                                                                                         | main_soclinux_uart_phy_phase_accumulator_tx[31]_i_1_n_0                  |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_to_memory_IS_MUL_reg[0]                                                   |                                                                          |                8 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                            |                                                                          |                8 |             32 |
|  sys_clk     | main_soclinux_timer0_update_value_re                                                                    | sys_rst                                                                  |               11 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_done_reg[0]                                      |                                                                          |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[27][0]                                          |                                                                          |               19 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]      |                                                                          |                4 |             32 |
|  sys_clk     | VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_i_1_n_0                                           | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear |                9 |             33 |
|  pix_clk     |                                                                                                         |                                                                          |               12 |             35 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE_reg[0]                                          |                                                                          |               15 |             37 |
|  pix_clk     | cmd_buffer_sink_valid__0                                                                                |                                                                          |                5 |             40 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                        | VexRiscv/IBusCachedPlugin_cache/reset0                                   |               15 |             42 |
|  sys_clk     | main_ethmac_writer_fifo_wrport_we__0                                                                    |                                                                          |                6 |             48 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/reset0                                   |               23 |             49 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                                        |                                                                          |               28 |             56 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_124__reg[0]                                                         |                                                                          |               32 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_124__reg_2[0]                                                       |                                                                          |               25 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                                    |                                                                          |               33 |             87 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_8[0]                                           | sys_rst                                                                  |               28 |            128 |
|  sys_clk     | main_soclinux_sdram_inti_p0_rddata_valid                                                                | sys_rst                                                                  |               41 |            128 |
|  sys_clk     | VexRiscv/dataCache_1_/MmuPlugin_dBusAccess_cmd_ready0                                                   |                                                                          |               61 |            156 |
|  pix_clk     |                                                                                                         | pix_rst                                                                  |               62 |            182 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_MulDivIterativePlugin_div_counter_willClear                                |                                                                          |               76 |            190 |
|  sys_clk     | initiator_cdc_wrport_we__0                                                                              |                                                                          |               27 |            216 |
|  sys_clk     |                                                                                                         |                                                                          |              111 |            225 |
|  sys_clk     |                                                                                                         | sys_rst                                                                  |              321 |            846 |
+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+


