TimeQuest Timing Analyzer report for ADC
Tue May 12 00:31:19 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter'
 12. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 13. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 14. Slow Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 16. Slow Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Hold: 'counter'
 18. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 19. Slow Model Recovery: 'counter'
 20. Slow Model Removal: 'counter'
 21. Slow Model Minimum Pulse Width: 'counter'
 22. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 23. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 24. Slow Model Minimum Pulse Width: 'iCLK_50'
 25. Slow Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'counter'
 38. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 39. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 40. Fast Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 41. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 42. Fast Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 43. Fast Model Hold: 'counter'
 44. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 45. Fast Model Recovery: 'counter'
 46. Fast Model Removal: 'counter'
 47. Fast Model Minimum Pulse Width: 'counter'
 48. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 49. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 50. Fast Model Minimum Pulse Width: 'iCLK_50'
 51. Fast Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLK_PLL_inst|altpll_component|pll|inclk[0] ; { CLK_PLL_inst|altpll_component|pll|clk[0] } ;
; counter                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { counter }                                  ;
; iCLK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { iCLK_50 }                                  ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }   ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }   ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 207.04 MHz ; 207.04 MHz      ; counter                                  ;      ;
; 292.23 MHz ; 292.23 MHz      ; CLK_PLL_inst|altpll_component|pll|clk[0] ;      ;
; 333.56 MHz ; 333.56 MHz      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;      ;
; 370.64 MHz ; 370.64 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -3.830 ; -1063.603     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -2.070 ; -54.949       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -1.698 ; -26.152       ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.278  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -1.433 ; -10.090       ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.095        ;
; counter                                  ; 0.389  ; 0.000         ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 0.391  ; 0.000         ;
+------------------------------------------+--------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; counter ; -0.698 ; -13.322       ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 1.035 ; 0.000         ;
+---------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.627 ; -1505.728     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -0.500 ; -21.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                                                                                                         ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.830 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.880      ;
; -3.820 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.907      ;
; -3.814 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.874      ;
; -3.811 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.903      ;
; -3.805 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.888      ;
; -3.789 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.111      ; 4.865      ;
; -3.766 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.816      ;
; -3.756 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.843      ;
; -3.750 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.810      ;
; -3.747 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.839      ;
; -3.741 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.824      ;
; -3.725 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.775      ;
; -3.725 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.111      ; 4.801      ;
; -3.715 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.802      ;
; -3.709 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.769      ;
; -3.706 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.798      ;
; -3.701 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.116      ; 4.782      ;
; -3.700 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.783      ;
; -3.684 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.111      ; 4.760      ;
; -3.637 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.116      ; 4.718      ;
; -3.623 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.673      ;
; -3.613 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.700      ;
; -3.607 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.667      ;
; -3.605 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.116      ; 4.686      ;
; -3.604 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.696      ;
; -3.598 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.681      ;
; -3.596 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.116      ; 4.677      ;
; -3.593 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.085      ; 4.643      ;
; -3.582 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.111      ; 4.658      ;
; -3.569 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.095      ; 4.629      ;
; -3.563 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.127      ; 4.655      ;
; -3.563 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.122      ; 4.650      ;
; -3.549 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.118      ; 4.632      ;
; -3.548 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.598      ;
; -3.545 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[10]                                                                                    ; counter      ; counter     ; 1.000        ; 0.004      ; 4.585      ;
; -3.541 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.116      ; 4.622      ;
; -3.538 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.111      ; 4.614      ;
; -3.538 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.625      ;
; -3.532 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.592      ;
; -3.529 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[9]                                                                                     ; counter      ; counter     ; 1.000        ; 0.046      ; 4.611      ;
; -3.529 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.621      ;
; -3.529 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.085      ; 4.579      ;
; -3.527 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.103      ; 4.595      ;
; -3.523 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[4]                                                                                     ; counter      ; counter     ; 1.000        ; 0.014      ; 4.573      ;
; -3.523 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.606      ;
; -3.521 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[8]                                                                                     ; counter      ; counter     ; 1.000        ; 0.036      ; 4.593      ;
; -3.514 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[5]                                                                                     ; counter      ; counter     ; 1.000        ; 0.030      ; 4.580      ;
; -3.511 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.103      ; 4.579      ;
; -3.507 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.111      ; 4.583      ;
; -3.505 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.095      ; 4.565      ;
; -3.500 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.116      ; 4.581      ;
; -3.499 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.127      ; 4.591      ;
; -3.499 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.122      ; 4.586      ;
; -3.498 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|out[11]                                                                                    ; counter      ; counter     ; 1.000        ; 0.041      ; 4.575      ;
; -3.494 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.116      ; 4.575      ;
; -3.492 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.542      ;
; -3.488 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.085      ; 4.538      ;
; -3.485 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.118      ; 4.568      ;
; -3.474 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.111      ; 4.550      ;
; -3.464 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.095      ; 4.524      ;
; -3.463 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.103      ; 4.531      ;
; -3.458 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.127      ; 4.550      ;
; -3.458 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.122      ; 4.545      ;
; -3.456 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.548      ;
; -3.455 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.515      ;
; -3.452 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[10]                                                                                    ; counter      ; counter     ; 1.000        ; 0.004      ; 4.492      ;
; -3.447 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.103      ; 4.515      ;
; -3.444 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.118      ; 4.527      ;
; -3.440 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg11 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.527      ;
; -3.439 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.522      ;
; -3.439 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.104      ; 4.508      ;
; -3.436 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[9]                                                                                     ; counter      ; counter     ; 1.000        ; 0.046      ; 4.518      ;
; -3.435 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a15~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.109      ; 4.509      ;
; -3.433 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.111      ; 4.509      ;
; -3.430 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a2~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.113      ; 4.508      ;
; -3.430 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[4]                                                                                     ; counter      ; counter     ; 1.000        ; 0.014      ; 4.480      ;
; -3.428 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[8]                                                                                     ; counter      ; counter     ; 1.000        ; 0.036      ; 4.500      ;
; -3.428 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.478      ;
; -3.422 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.103      ; 4.490      ;
; -3.421 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[5]                                                                                     ; counter      ; counter     ; 1.000        ; 0.030      ; 4.487      ;
; -3.419 ; FIFO:FIFO_ADC0|rd_reg[4] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.116      ; 4.500      ;
; -3.407 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a12~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.097      ; 4.469      ;
; -3.406 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.103      ; 4.474      ;
; -3.405 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|out[11]                                                                                    ; counter      ; counter     ; 1.000        ; 0.041      ; 4.482      ;
; -3.400 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg7  ; counter      ; counter     ; 1.000        ; 0.085      ; 4.450      ;
; -3.398 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.116      ; 4.479      ;
; -3.396 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a14~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.071      ; 4.432      ;
; -3.395 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg8   ; counter      ; counter     ; 1.000        ; 0.060      ; 4.420      ;
; -3.395 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a14~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.071      ; 4.431      ;
; -3.392 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.127      ; 4.484      ;
; -3.391 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.451      ;
; -3.387 ; FIFO:FIFO_ADC0|rd_reg[5] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.437      ;
; -3.387 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ; counter      ; counter     ; 1.000        ; 0.085      ; 4.437      ;
; -3.386 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg8  ; counter      ; counter     ; 1.000        ; 0.085      ; 4.436      ;
; -3.382 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.060      ; 4.407      ;
; -3.377 ; FIFO:FIFO_ADC0|rd_reg[5] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.464      ;
; -3.376 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg11 ; counter      ; counter     ; 1.000        ; 0.122      ; 4.463      ;
; -3.375 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg11  ; counter      ; counter     ; 1.000        ; 0.118      ; 4.458      ;
; -3.375 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg10 ; counter      ; counter     ; 1.000        ; 0.104      ; 4.444      ;
; -3.371 ; FIFO:FIFO_ADC0|rd_reg[5] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg10  ; counter      ; counter     ; 1.000        ; 0.095      ; 4.431      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.070 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.133     ; 2.973      ;
; -2.022 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.117     ; 2.941      ;
; -1.998 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 3.027      ;
; -1.981 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.094     ; 2.923      ;
; -1.967 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.111     ; 2.892      ;
; -1.950 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 2.995      ;
; -1.909 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.977      ;
; -1.895 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 2.946      ;
; -1.797 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.107     ; 2.726      ;
; -1.754 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.102     ; 2.688      ;
; -1.754 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.102     ; 2.688      ;
; -1.725 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 2.780      ;
; -1.682 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.742      ;
; -1.682 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.742      ;
; -1.555 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.146     ; 2.445      ;
; -1.502 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.109     ; 2.429      ;
; -1.483 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 2.499      ;
; -1.482 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.516      ;
; -1.430 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.483      ;
; -1.377 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.411      ;
; -1.304 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.338      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.273 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.189      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.271 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.120     ; 2.187      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.263 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.124     ; 2.175      ;
; -1.227 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.261      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.201 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.243      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.199 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.241      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.191 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.229      ;
; -1.050 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.086      ;
; -0.981 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.017      ;
; -0.978 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.027      ;
; -0.964 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.013     ; 1.987      ;
; -0.945 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.981      ;
; -0.936 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 2.002      ;
; -0.922 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.965      ;
; -0.886 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 1.935      ;
; -0.876 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.912      ;
; -0.839 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.875      ;
; -0.803 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.839      ;
; -0.784 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.820      ;
; -0.778 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.810      ;
; -0.722 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.632      ;
; -0.722 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.632      ;
; -0.628 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.686      ;
; -0.610 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.668      ;
; -0.589 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.625      ;
; -0.560 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.596      ;
; -0.442 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.352      ;
; -0.440 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.350      ;
; -0.439 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.349      ;
; -0.433 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.343      ;
; -0.430 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 1.340      ;
; -0.430 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.470      ;
; -0.422 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.458      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.698 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.739      ;
; -1.672 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.711      ;
; -1.637 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.031      ; 2.704      ;
; -1.629 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.035      ; 2.700      ;
; -1.625 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.666      ;
; -1.578 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.619      ;
; -1.546 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.581      ;
; -1.541 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.019      ; 2.596      ;
; -1.506 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.550      ;
; -1.494 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.535      ;
; -1.423 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.452      ;
; -1.422 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.484      ;
; -1.331 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.362      ;
; -1.331 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.362      ;
; -1.331 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.362      ;
; -1.331 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.362      ;
; -1.313 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.349      ;
; -1.267 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 2.291      ;
; -1.258 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.022     ; 2.272      ;
; -1.239 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.027     ; 2.248      ;
; -1.199 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.264      ;
; -1.164 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.031     ; 2.169      ;
; -1.088 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.020      ; 2.144      ;
; -1.083 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.135      ;
; -1.061 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.094      ;
; -1.006 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.042      ;
; -0.947 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.983      ;
; -0.933 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.969      ;
; -0.903 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.897      ;
; -0.874 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.910      ;
; -0.827 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.863      ;
; -0.806 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.837      ;
; -0.803 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.839      ;
; -0.796 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.836      ;
; -0.794 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.834      ;
; -0.793 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.038      ; 1.867      ;
; -0.792 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.832      ;
; -0.759 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.038      ; 1.833      ;
; -0.728 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.780      ;
; -0.574 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.026     ; 1.584      ;
; -0.574 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.610      ;
; -0.552 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.588      ;
; -0.540 ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.585      ;
; -0.512 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.532      ;
; -0.471 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.516      ;
; -0.431 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.467      ;
; -0.418 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.454      ;
; -0.389 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.021     ; 1.404      ;
; -0.017 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.053      ;
; 0.040  ; FIFO:FIFO_ADC0|out[8]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.923      ;
; 0.040  ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.922      ;
; 0.168  ; FIFO:FIFO_ADC0|out[1]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.795      ;
; 0.169  ; FIFO:FIFO_ADC0|out[2]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.794      ;
; 0.169  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.793      ;
; 0.170  ; FIFO:FIFO_ADC0|out[3]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.792      ;
; 0.170  ; FIFO:FIFO_ADC0|out[12]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.792      ;
; 0.172  ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.790      ;
; 0.172  ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.790      ;
; 0.173  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.789      ;
; 0.173  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.790      ;
; 0.173  ; FIFO:FIFO_ADC0|out[11]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.790      ;
; 0.173  ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.073     ; 0.790      ;
; 0.175  ; FIFO:FIFO_ADC0|out[9]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.787      ;
; 0.176  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.074     ; 0.786      ;
; 0.317  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.258      ; 2.977      ;
; 0.352  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.286      ; 2.970      ;
; 0.360  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.290      ; 2.966      ;
; 0.419  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.248      ; 2.865      ;
; 0.433  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.258      ; 2.861      ;
; 0.448  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.274      ; 2.862      ;
; 0.458  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.281      ; 2.859      ;
; 0.499  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.286      ; 2.823      ;
; 0.507  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.290      ; 2.819      ;
; 0.542  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.248      ; 2.742      ;
; 0.567  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.281      ; 2.750      ;
; 0.595  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.274      ; 2.715      ;
; 0.658  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.628      ;
; 0.658  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.628      ;
; 0.658  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.628      ;
; 0.658  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.628      ;
; 0.722  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.243      ; 2.557      ;
; 0.731  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.233      ; 2.538      ;
; 0.805  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.481      ;
; 0.805  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.481      ;
; 0.805  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.481      ;
; 0.805  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.250      ; 2.481      ;
; 0.863  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.275      ; 2.448      ;
; 0.869  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.243      ; 2.410      ;
; 0.872  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.267      ; 2.431      ;
; 0.878  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.233      ; 2.391      ;
; 0.885  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.252      ; 2.403      ;
; 0.901  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.275      ; 2.410      ;
; 0.906  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.271      ; 2.401      ;
; 0.909  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.271      ; 2.398      ;
; 0.928  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.252      ; 2.360      ;
; 0.975  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.267      ; 2.328      ;
; 1.137  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.259      ; 2.158      ;
; 1.138  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.259      ; 2.157      ;
; 1.140  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.259      ; 2.155      ;
; 1.193  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.259      ; 2.102      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.278  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.308  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.319  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.778  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.808  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.819  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 21.578 ; counter_slave_en[8]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.458      ;
; 21.632 ; counter_slave_en[0]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 3.381      ;
; 21.851 ; counter_slave_en[1]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 3.162      ;
; 21.922 ; counter_slave_en[2]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 3.091      ;
; 21.987 ; counter_slave_en[3]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 3.026      ;
; 22.018 ; counter_slave_en[4]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 2.995      ;
; 22.128 ; counter_slave_en[5]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 2.885      ;
; 22.159 ; counter_slave_en[6]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 2.854      ;
; 22.227 ; counter_slave_en[8]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 2.833      ;
; 22.230 ; counter_slave_en[7]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 2.783      ;
; 22.787 ; counter_slave_en[1]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.250      ;
; 22.824 ; counter_slave_en[0]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.213      ;
; 22.842 ; counter_slave_en[2]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.195      ;
; 23.018 ; counter_slave_en[0]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.018      ;
; 23.044 ; counter_slave_en[3]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.993      ;
; 23.089 ; counter_slave_en[0]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.947      ;
; 23.124 ; counter_slave_en[4]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.913      ;
; 23.145 ; counter_slave_en[5]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.892      ;
; 23.160 ; counter_slave_en[0]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.876      ;
; 23.216 ; counter_slave_en[6]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.821      ;
; 23.231 ; counter_slave_en[0]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.805      ;
; 23.237 ; counter_slave_en[1]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.799      ;
; 23.302 ; counter_slave_en[0]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.734      ;
; 23.302 ; counter_slave_en[7]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.735      ;
; 23.308 ; counter_slave_en[2]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.728      ;
; 23.308 ; counter_slave_en[1]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.728      ;
; 23.373 ; counter_slave_en[0]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.663      ;
; 23.373 ; counter_slave_en[3]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.663      ;
; 23.379 ; counter_slave_en[2]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.657      ;
; 23.379 ; counter_slave_en[1]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.657      ;
; 23.404 ; counter_slave_en[4]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.632      ;
; 23.444 ; counter_slave_en[3]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.592      ;
; 23.450 ; counter_slave_en[2]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.450 ; counter_slave_en[1]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.475 ; counter_slave_en[4]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.561      ;
; 23.514 ; counter_slave_en[5]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.522      ;
; 23.515 ; counter_slave_en[3]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.521      ;
; 23.521 ; counter_slave_en[2]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.521 ; counter_slave_en[1]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.545 ; counter_slave_en[6]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.491      ;
; 23.546 ; counter_slave_en[4]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.490      ;
; 23.585 ; counter_slave_en[5]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.451      ;
; 23.586 ; counter_slave_en[3]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.450      ;
; 23.592 ; counter_slave_en[2]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.592 ; counter_slave_en[1]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.760 ; counter_slave_en[0]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.276      ;
; 23.931 ; counter_slave_en[7]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.105      ;
; 23.931 ; counter_slave_en[6]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.105      ;
; 23.932 ; counter_slave_en[4]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.104      ;
; 23.968 ; counter_slave_en[5]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.068      ;
; 23.969 ; counter_slave_en[3]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.067      ;
; 23.975 ; counter_slave_en[2]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.975 ; counter_slave_en[1]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 24.249 ; usonic[9]                              ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.787      ;
; 24.379 ; counter_slave_en[0]                    ; counter_slave_en[0]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.433 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.255      ; 1.088      ;
; -1.227 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.255      ; 1.294      ;
; -1.111 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.405      ;
; -1.107 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.409      ;
; -0.999 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.517      ;
; -0.958 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.558      ;
; -0.958 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.558      ;
; -0.866 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.650      ;
; -0.862 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.654      ;
; -0.861 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.655      ;
; -0.620 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.896      ;
; -0.616 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.250      ; 1.900      ;
; -0.574 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 1.951      ;
; -0.572 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 1.953      ;
; -0.570 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 1.955      ;
; -0.493 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 2.032      ;
; -0.491 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 2.034      ;
; -0.490 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 2.035      ;
; -0.347 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.233      ; 2.152      ;
; -0.312 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.243      ; 2.197      ;
; -0.305 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.252      ; 2.213      ;
; -0.283 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.271      ; 2.254      ;
; -0.278 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.275      ; 2.263      ;
; -0.262 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.271      ; 2.275      ;
; -0.238 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.252      ; 2.280      ;
; -0.224 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.233      ; 2.275      ;
; -0.216 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.275      ; 2.325      ;
; -0.205 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.267      ; 2.328      ;
; -0.189 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.243      ; 2.320      ;
; -0.102 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.267      ; 2.431      ;
; -0.078 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.274      ; 2.462      ;
; 0.045  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.274      ; 2.585      ;
; 0.047  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.286      ; 2.599      ;
; 0.054  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.290      ; 2.610      ;
; 0.056  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.281      ; 2.603      ;
; 0.057  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.248      ; 2.571      ;
; 0.170  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.286      ; 2.722      ;
; 0.177  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.290      ; 2.733      ;
; 0.189  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.281      ; 2.736      ;
; 0.204  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.248      ; 2.718      ;
; 0.214  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.258      ; 2.738      ;
; 0.306  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.258      ; 2.830      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.594  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.786      ;
; 0.595  ; FIFO:FIFO_ADC0|out[9]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.787      ;
; 0.597  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.789      ;
; 0.597  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.790      ;
; 0.597  ; FIFO:FIFO_ADC0|out[11]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.790      ;
; 0.597  ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.790      ;
; 0.598  ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.790      ;
; 0.598  ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.790      ;
; 0.600  ; FIFO:FIFO_ADC0|out[3]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.792      ;
; 0.600  ; FIFO:FIFO_ADC0|out[12]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.792      ;
; 0.601  ; FIFO:FIFO_ADC0|out[2]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.794      ;
; 0.601  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.793      ;
; 0.602  ; FIFO:FIFO_ADC0|out[1]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.795      ;
; 0.730  ; FIFO:FIFO_ADC0|out[8]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.073     ; 0.923      ;
; 0.730  ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.074     ; 0.922      ;
; 0.787  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.053      ;
; 1.159  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.021     ; 1.404      ;
; 1.188  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.454      ;
; 1.201  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.467      ;
; 1.241  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 1.516      ;
; 1.282  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.016     ; 1.532      ;
; 1.310  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 1.585      ;
; 1.322  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.588      ;
; 1.344  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.610      ;
; 1.344  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.026     ; 1.584      ;
; 1.498  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.016      ; 1.780      ;
; 1.529  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.038      ; 1.833      ;
; 1.562  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.832      ;
; 1.563  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.038      ; 1.867      ;
; 1.564  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.834      ;
; 1.566  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.836      ;
; 1.573  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.839      ;
; 1.576  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.837      ;
; 1.597  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.863      ;
; 1.644  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.910      ;
; 1.673  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.042     ; 1.897      ;
; 1.703  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.969      ;
; 1.717  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.983      ;
; 1.776  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 2.042      ;
; 1.831  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 2.094      ;
; 1.853  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.016      ; 2.135      ;
; 1.858  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.020      ; 2.144      ;
; 1.934  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.031     ; 2.169      ;
; 1.969  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.029      ; 2.264      ;
; 2.009  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.027     ; 2.248      ;
; 2.028  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.022     ; 2.272      ;
; 2.037  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.012     ; 2.291      ;
; 2.101  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 2.362      ;
; 2.101  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 2.362      ;
; 2.101  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 2.362      ;
; 2.101  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 2.362      ;
; 2.192  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 2.484      ;
; 2.193  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.007     ; 2.452      ;
; 2.264  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.005      ; 2.535      ;
; 2.276  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.008      ; 2.550      ;
; 2.311  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.019      ; 2.596      ;
; 2.316  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 2.581      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.038 ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; -0.008 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; counter_slave_en[0]                    ; counter_slave_en[0]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.462  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.492  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.521  ; usonic[9]                              ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.795  ; counter_slave_en[1]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; counter_slave_en[2]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; counter_slave_en[3]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; counter_slave_en[5]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.838  ; counter_slave_en[4]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; counter_slave_en[6]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; counter_slave_en[7]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 1.010  ; counter_slave_en[0]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.178  ; counter_slave_en[1]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.178  ; counter_slave_en[2]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.184  ; counter_slave_en[3]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; counter_slave_en[5]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.224  ; counter_slave_en[4]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; counter_slave_en[6]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.249  ; counter_slave_en[1]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.249  ; counter_slave_en[2]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.255  ; counter_slave_en[3]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; counter_slave_en[5]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.295  ; counter_slave_en[4]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.320  ; counter_slave_en[1]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; counter_slave_en[2]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.326  ; counter_slave_en[3]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.592      ;
; 1.366  ; counter_slave_en[4]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.391  ; counter_slave_en[1]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.391  ; counter_slave_en[2]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.397  ; counter_slave_en[0]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.663      ;
; 1.397  ; counter_slave_en[3]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.663      ;
; 1.462  ; counter_slave_en[1]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.462  ; counter_slave_en[2]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.468  ; counter_slave_en[7]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.735      ;
; 1.468  ; counter_slave_en[0]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.734      ;
; 1.533  ; counter_slave_en[1]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.539  ; counter_slave_en[0]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.805      ;
; 1.554  ; counter_slave_en[6]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.821      ;
; 1.610  ; counter_slave_en[0]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.876      ;
; 1.625  ; counter_slave_en[5]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.892      ;
; 1.646  ; counter_slave_en[4]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.681  ; counter_slave_en[0]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.947      ;
; 1.726  ; counter_slave_en[3]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.993      ;
; 1.752  ; counter_slave_en[0]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.018      ;
; 1.928  ; counter_slave_en[2]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.195      ;
; 1.946  ; counter_slave_en[0]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.213      ;
; 1.983  ; counter_slave_en[1]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.250      ;
; 2.540  ; counter_slave_en[7]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.783      ;
; 2.543  ; counter_slave_en[8]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 2.833      ;
; 2.611  ; counter_slave_en[6]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.854      ;
; 2.642  ; counter_slave_en[5]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.752  ; counter_slave_en[4]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.995      ;
; 2.783  ; counter_slave_en[3]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.026      ;
; 2.848  ; counter_slave_en[2]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.091      ;
; 2.919  ; counter_slave_en[1]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.162      ;
; 3.138  ; counter_slave_en[0]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.381      ;
; 3.192  ; counter_slave_en[8]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.458      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                 ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.389 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.785      ;
; 0.391 ; auto_sample[0]                                   ; auto_sample[0]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.393 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray~2                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.789      ;
; 0.393 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.789      ;
; 0.394 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.790      ;
; 0.397 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.793      ;
; 0.398 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray~1                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.794      ;
; 0.401 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.797      ;
; 0.401 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.797      ;
; 0.401 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.130      ; 0.797      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.184      ; 0.943      ;
; 0.526 ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.792      ;
; 0.529 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.188      ; 0.951      ;
; 0.549 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.943      ;
; 0.562 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.956      ;
; 0.565 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.959      ;
; 0.580 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.132      ; 0.978      ;
; 0.580 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.129      ; 0.975      ;
; 0.580 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|regarray~16                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.132      ; 0.978      ;
; 0.582 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.129      ; 0.977      ;
; 0.582 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.129      ; 0.977      ;
; 0.584 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray~9                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.129      ; 0.979      ;
; 0.597 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.991      ;
; 0.597 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.991      ;
; 0.598 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.992      ;
; 0.600 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.994      ;
; 0.601 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.995      ;
; 0.602 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 0.996      ;
; 0.710 ; auto_sample[5]                                   ; auto_sample[5]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.976      ;
; 0.712 ; auto_sample[5]                                   ; sample                                                                                                  ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.978      ;
; 0.726 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[31]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.120      ;
; 0.728 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.122      ;
; 0.738 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.132      ;
; 0.739 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray~8                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.133      ;
; 0.742 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.136      ;
; 0.744 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.128      ; 1.138      ;
; 0.766 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a12~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.177      ; 1.177      ;
; 0.777 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.180      ; 1.191      ;
; 0.779 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.181      ; 1.194      ;
; 0.787 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.180      ; 1.201      ;
; 0.791 ; auto_sample[0]                                   ; auto_sample[1]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.057      ;
; 0.794 ; auto_sample[2]                                   ; auto_sample[2]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; auto_sample[4]                                   ; auto_sample[4]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.193      ; 1.222      ;
; 0.806 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a2~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.193      ; 1.233      ;
; 0.809 ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.196      ; 1.240      ;
; 0.817 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.084      ;
; 0.836 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]         ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 1.101      ;
; 0.837 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]         ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 1.102      ;
; 0.841 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a7~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.170      ; 1.245      ;
; 0.845 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.112      ;
; 0.861 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a6~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.161      ; 1.256      ;
; 0.866 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a14~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.151      ; 1.251      ;
; 0.867 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.125      ; 1.258      ;
; 0.977 ; auto_sample[3]                                   ; auto_sample[3]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.243      ;
; 1.015 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.178      ; 1.427      ;
; 1.019 ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.285      ;
; 1.029 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.115      ; 1.410      ;
; 1.042 ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[23]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.275      ;
; 1.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|dffw1                                                                                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.118      ; 1.433      ;
; 1.064 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a15~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.178      ; 1.476      ;
; 1.065 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]         ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.003     ; 1.328      ;
; 1.077 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]         ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.008      ; 1.351      ;
; 1.093 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]         ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.003     ; 1.356      ;
; 1.095 ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                    ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.361      ;
; 1.095 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]         ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.006     ; 1.355      ;
; 1.096 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.166      ; 1.496      ;
; 1.117 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]         ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.011      ; 1.394      ;
; 1.121 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.147      ; 1.502      ;
; 1.126 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.004     ; 1.388      ;
; 1.135 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]         ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.004     ; 1.397      ;
; 1.147 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]         ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.019     ; 1.394      ;
; 1.148 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]         ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.004     ; 1.410      ;
; 1.171 ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[17]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.404      ;
; 1.172 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[3]                                                                 ; counter                                ; counter     ; 0.000        ; -0.027     ; 1.411      ;
; 1.173 ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[11]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.406      ;
; 1.174 ; auto_sample[0]                                   ; auto_sample[2]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.440      ;
; 1.177 ; auto_sample[2]                                   ; auto_sample[3]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]         ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.030     ; 1.414      ;
; 1.178 ; auto_sample[4]                                   ; auto_sample[5]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[21]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.412      ;
; 1.180 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.413      ;
; 1.180 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.446      ;
; 1.186 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[7]                                                                 ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.419      ;
; 1.189 ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[19]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.422      ;
; 1.192 ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.459      ;
; 1.195 ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[15]                                                                ; counter                                ; counter     ; 0.000        ; -0.033     ; 1.428      ;
; 1.199 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]         ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.012     ; 1.453      ;
; 1.200 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.466      ;
; 1.201 ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 1.467      ;
; 1.209 ; FIFO:FIFO_ADC0|regarray~6                        ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.004     ; 1.471      ;
; 1.212 ; FIFO:FIFO_ADC0|regarray~2                        ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.002     ; 1.476      ;
; 1.214 ; FIFO:FIFO_ADC0|regarray~5                        ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.006      ; 1.486      ;
; 1.218 ; FIFO:FIFO_ADC0|regarray~9                        ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.002     ; 1.482      ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.391 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.797      ;
; 0.552 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.818      ;
; 0.659 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.925      ;
; 0.669 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.935      ;
; 0.732 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.998      ;
; 0.732 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.998      ;
; 0.732 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.998      ;
; 0.733 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.999      ;
; 0.736 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.002      ;
; 0.737 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.003      ;
; 0.737 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.003      ;
; 0.770 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.036      ;
; 0.788 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.054      ;
; 0.799 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.065      ;
; 0.835 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.840 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.106      ;
; 0.862 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.128      ;
; 0.864 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.132      ;
; 0.923 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.063      ;
; 0.925 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.065      ;
; 0.932 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.072      ;
; 0.934 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.015      ; 1.215      ;
; 0.935 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.075      ;
; 0.940 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.202      ;
; 0.946 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.216      ;
; 0.950 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.220      ;
; 0.952 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.218      ;
; 0.953 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.223      ;
; 1.088 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.230      ;
; 1.162 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.308      ;
; 1.162 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.308      ;
; 1.163 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.309      ;
; 1.163 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.309      ;
; 1.163 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.309      ;
; 1.163 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.309      ;
; 1.184 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.450      ;
; 1.192 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.458      ;
; 1.200 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.340      ;
; 1.200 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.470      ;
; 1.203 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.343      ;
; 1.209 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.349      ;
; 1.210 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.350      ;
; 1.212 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.352      ;
; 1.308 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.450      ;
; 1.309 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.451      ;
; 1.311 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.453      ;
; 1.316 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.458      ;
; 1.317 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.459      ;
; 1.318 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.460      ;
; 1.318 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.460      ;
; 1.319 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.461      ;
; 1.321 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.463      ;
; 1.330 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.596      ;
; 1.359 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.625      ;
; 1.380 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.668      ;
; 1.398 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.686      ;
; 1.412 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.120     ; 1.558      ;
; 1.462 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.604      ;
; 1.492 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.632      ;
; 1.492 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.126     ; 1.632      ;
; 1.548 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.810      ;
; 1.573 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.839      ;
; 1.609 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.875      ;
; 1.646 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.912      ;
; 1.656 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.935      ;
; 1.692 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.965      ;
; 1.706 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.030      ; 2.002      ;
; 1.715 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.981      ;
; 1.734 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.013     ; 1.987      ;
; 1.748 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 2.027      ;
; 1.751 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 2.017      ;
; 1.800 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.124     ; 1.942      ;
; 1.820 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 2.086      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
; 1.961 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 2.229      ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter'                                                                                       ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.698 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 1.000        ; -0.003     ; 1.731      ;
; -0.681 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 1.000        ; 0.030      ; 1.747      ;
; -0.675 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 1.000        ; 0.003      ; 1.714      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.674 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; counter      ; counter     ; 1.000        ; 0.030      ; 1.740      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
; -0.265 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.301      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter'                                                                                       ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.301      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.444 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; counter      ; counter     ; 0.000        ; 0.030      ; 1.740      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 0.000        ; 0.003      ; 1.714      ;
; 1.451 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 0.000        ; 0.030      ; 1.747      ;
; 1.468 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 0.000        ; -0.003     ; 1.731      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[4]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                        ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; 7.126 ; 7.126 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.126 ; 7.126 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.389 ; 5.389 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.389 ; 5.389 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.065 ; 5.065 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.054 ; 5.054 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.065 ; 5.065 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; 5.752 ; 5.752 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; 5.752 ; 5.752 ; Rise       ; counter                                  ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; -6.896 ; -6.896 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -6.896 ; -6.896 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.125 ; -5.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.125 ; -5.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.824 ; -4.824 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.824 ; -4.824 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.835 ; -4.835 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; -5.522 ; -5.522 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; -5.522 ; -5.522 ; Rise       ; counter                                  ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 7.542  ; 7.542  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.542  ; 7.542  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 5.795  ; 5.795  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.714  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.714  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.686  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.406 ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.406 ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.745  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 11.183 ; 11.183 ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 10.931 ; 10.931 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 9.732  ; 9.732  ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 10.774 ; 10.774 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 11.183 ; 11.183 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 9.575  ; 9.575  ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 10.310 ; 10.310 ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 10.716 ; 10.716 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 10.420 ; 10.420 ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 10.420 ; 10.420 ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 8.984  ; 8.984  ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 9.702  ; 9.702  ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 9.487  ; 9.487  ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 9.716  ; 9.716  ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 9.527  ; 9.527  ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 9.962  ; 9.962  ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 10.916 ; 10.916 ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 9.285  ; 9.285  ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 9.311  ; 9.311  ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 10.010 ; 10.010 ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 9.488  ; 9.488  ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 9.799  ; 9.799  ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 9.868  ; 9.868  ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 10.916 ; 10.916 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 12.458 ; 12.458 ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 12.149 ; 12.149 ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 12.424 ; 12.424 ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 12.153 ; 12.153 ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 11.841 ; 11.841 ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 12.458 ; 12.458 ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 12.128 ; 12.128 ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 12.141 ; 12.141 ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 9.181  ; 9.181  ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 8.468  ; 8.468  ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 9.181  ; 9.181  ; Rise       ; counter                                  ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 5.795  ; 5.795  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.419  ; 7.419  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 5.795  ; 5.795  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.686  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.714  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.686  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.745  ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.406 ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.745  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 8.992  ; 8.992  ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 10.339 ; 10.339 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 9.184  ; 9.184  ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 10.222 ; 10.222 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 10.629 ; 10.629 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 8.992  ; 8.992  ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 9.727  ; 9.727  ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 10.155 ; 10.155 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 7.450  ; 7.450  ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 8.903  ; 8.903  ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 7.450  ; 7.450  ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 8.215  ; 8.215  ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 7.953  ; 7.953  ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 8.179  ; 8.179  ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 8.010  ; 8.010  ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 8.439  ; 8.439  ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 8.743  ; 8.743  ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 8.743  ; 8.743  ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 8.770  ; 8.770  ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 9.468  ; 9.468  ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 8.946  ; 8.946  ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 9.000  ; 9.000  ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 9.065  ; 9.065  ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 10.112 ; 10.112 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 8.974  ; 8.974  ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 9.260  ; 9.260  ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 9.570  ; 9.570  ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 9.285  ; 9.285  ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 8.974  ; 8.974  ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 9.591  ; 9.591  ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 9.264  ; 9.264  ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 9.279  ; 9.279  ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 8.468  ; 8.468  ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 8.468  ; 8.468  ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 9.181  ; 9.181  ; Rise       ; counter                                  ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.115 ;        ;        ; 12.115 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.093 ; 12.093 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.080 ;        ;        ; 12.080 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.345 ;        ;        ; 11.345 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.788 ;        ;        ; 11.788 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.016 ;        ;        ; 12.016 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.003 ; 12.003 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.743 ;        ;        ; 11.743 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.026 ; 11.026 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.899  ; 9.899  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.900  ; 9.900  ; 9.900  ; 9.900  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.928  ;        ;        ; 9.928  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.131  ;        ;        ; 9.131  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.131  ; 9.131  ; 9.131  ; 9.131  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.163  ;        ;        ; 9.163  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.360  ; 9.360  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.406  ; 9.406  ; 9.406  ; 9.406  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.412  ; 9.412  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.115 ;        ;        ; 12.115 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.093 ; 12.093 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.080 ;        ;        ; 12.080 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.345 ;        ;        ; 11.345 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.788 ;        ;        ; 11.788 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.016 ;        ;        ; 12.016 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.003 ; 12.003 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.743 ;        ;        ; 11.743 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.026 ; 11.026 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.899  ; 9.899  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.900  ; 9.900  ; 9.900  ; 9.900  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.928  ;        ;        ; 9.928  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.131  ;        ;        ; 9.131  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.131  ; 9.131  ; 9.131  ; 9.131  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.163  ;        ;        ; 9.163  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.360  ; 9.360  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.406  ; 9.406  ; 9.406  ; 9.406  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.412  ; 9.412  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.534 ; -252.580      ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -0.504 ; -5.716        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -0.265 ; -2.473        ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.370  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -1.075 ; -13.360       ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.047        ;
; counter                                  ; 0.187  ; 0.000         ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 0.215  ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 0.101 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 0.584 ; 0.000         ;
+---------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.627 ; -1505.728     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -0.500 ; -21.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.534 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0|out[3]  ; counter      ; counter     ; 1.000        ; -0.079     ; 2.487      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg0  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg1  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg2  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg3  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg4  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg5  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg6  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg7  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg8  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg9  ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg10 ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.490 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~portb_address_reg11 ; FIFO:FIFO_ADC0|out[13] ; counter      ; counter     ; 1.000        ; -0.068     ; 2.454      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg0   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg1   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg2   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg3   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg4   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg5   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg6   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg7   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg8   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg9   ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg10  ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.485 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~portb_address_reg11  ; FIFO:FIFO_ADC0|out[1]  ; counter      ; counter     ; 1.000        ; -0.057     ; 2.460      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg0   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg1   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg2   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg3   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg4   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg5   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.484 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~portb_address_reg11  ; FIFO:FIFO_ADC0|out[8]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.458      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg0  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg1  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg2  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg3  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg4  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg5  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg6  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg7  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg8  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg9  ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.482 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ; FIFO:FIFO_ADC0|out[10] ; counter      ; counter     ; 1.000        ; -0.057     ; 2.457      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg0   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg1   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg2   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg3   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg4   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg5   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg6   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg7   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg8   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg9   ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg10  ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.480 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~portb_address_reg11  ; FIFO:FIFO_ADC0|out[9]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.454      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg0  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg1  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg2  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg3  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg4  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg5  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg6  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg7  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg8  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg9  ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg10 ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~portb_address_reg11 ; FIFO:FIFO_ADC0|out[11] ; counter      ; counter     ; 1.000        ; -0.058     ; 2.451      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg0   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg1   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg2   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg3   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg4   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg5   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg6   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg7   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg8   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg9   ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg10  ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~portb_address_reg11  ; FIFO:FIFO_ADC0|out[5]  ; counter      ; counter     ; 1.000        ; -0.058     ; 2.447      ;
; -1.469 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg0   ; FIFO:FIFO_ADC0|out[4]  ; counter      ; counter     ; 1.000        ; -0.056     ; 2.445      ;
; -1.469 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg1   ; FIFO:FIFO_ADC0|out[4]  ; counter      ; counter     ; 1.000        ; -0.056     ; 2.445      ;
; -1.469 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg2   ; FIFO:FIFO_ADC0|out[4]  ; counter      ; counter     ; 1.000        ; -0.056     ; 2.445      ;
; -1.469 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~portb_address_reg3   ; FIFO:FIFO_ADC0|out[4]  ; counter      ; counter     ; 1.000        ; -0.056     ; 2.445      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.504 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.535      ;
; -0.497 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.481      ;
; -0.430 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.477      ;
; -0.423 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.032     ; 1.423      ;
; -0.405 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.457      ;
; -0.400 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.037      ; 1.469      ;
; -0.398 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.027     ; 1.403      ;
; -0.393 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.415      ;
; -0.341 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.397      ;
; -0.334 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.343      ;
; -0.309 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 1.370      ;
; -0.309 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 1.370      ;
; -0.302 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.316      ;
; -0.302 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.316      ;
; -0.250 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.018     ; 1.264      ;
; -0.243 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.065     ; 1.210      ;
; -0.196 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.248      ;
; -0.189 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.027     ; 1.194      ;
; -0.098 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.127      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.097 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.138      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.093 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.128      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.084      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.086 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.074      ;
; -0.050 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.079      ;
; -0.015 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.044      ;
; 0.024  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.005      ;
; 0.040  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.007      ;
; 0.041  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 0.981      ;
; 0.085  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.034      ; 0.981      ;
; 0.091  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.941      ;
; 0.117  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 0.927      ;
; 0.137  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.895      ;
; 0.137  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.912      ;
; 0.139  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.893      ;
; 0.152  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.874      ;
; 0.163  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.822      ;
; 0.163  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.822      ;
; 0.185  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.847      ;
; 0.207  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.825      ;
; 0.220  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.812      ;
; 0.263  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.795      ;
; 0.266  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.766      ;
; 0.272  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.786      ;
; 0.277  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.755      ;
; 0.317  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.668      ;
; 0.319  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.666      ;
; 0.321  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.664      ;
; 0.323  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.662      ;
; 0.324  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.661      ;
; 0.328  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.710      ;
; 0.358  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.674      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.265 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.306      ;
; -0.233 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.035      ; 1.300      ;
; -0.230 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.039      ; 1.301      ;
; -0.220 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.254      ;
; -0.205 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.240      ;
; -0.184 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.220      ;
; -0.168 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.200      ;
; -0.164 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.192      ;
; -0.164 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.192      ;
; -0.164 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.192      ;
; -0.164 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.192      ;
; -0.150 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.207      ;
; -0.147 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.183      ;
; -0.146 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.208      ;
; -0.128 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.164      ;
; -0.089 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.029     ; 1.092      ;
; -0.085 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.121      ;
; -0.069 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.066      ;
; -0.063 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 1.076      ;
; -0.053 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.075      ;
; -0.040 ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.072      ;
; -0.036 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.099      ;
; 0.030  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.022      ;
; 0.037  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.011      ;
; 0.051  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.980      ;
; 0.092  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.039     ; 0.901      ;
; 0.107  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.925      ;
; 0.144  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.884      ;
; 0.144  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.888      ;
; 0.147  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.885      ;
; 0.165  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.873      ;
; 0.167  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.871      ;
; 0.168  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.870      ;
; 0.184  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.848      ;
; 0.189  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.035      ; 0.878      ;
; 0.196  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.035      ; 0.871      ;
; 0.203  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.829      ;
; 0.219  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.813      ;
; 0.219  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 0.829      ;
; 0.243  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.025     ; 0.764      ;
; 0.266  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.766      ;
; 0.280  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.752      ;
; 0.286  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 0.732      ;
; 0.294  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.747      ;
; 0.318  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.020     ; 0.694      ;
; 0.326  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.715      ;
; 0.349  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.683      ;
; 0.359  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.673      ;
; 0.522  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.510      ;
; 0.585  ; FIFO:FIFO_ADC0|out[8]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.441      ;
; 0.585  ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.441      ;
; 0.632  ; FIFO:FIFO_ADC0|out[1]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 0.395      ;
; 0.633  ; FIFO:FIFO_ADC0|out[2]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.393      ;
; 0.633  ; FIFO:FIFO_ADC0|out[3]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.393      ;
; 0.634  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.392      ;
; 0.634  ; FIFO:FIFO_ADC0|out[11]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.392      ;
; 0.634  ; FIFO:FIFO_ADC0|out[12]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.392      ;
; 0.635  ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.391      ;
; 0.635  ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.391      ;
; 0.635  ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.391      ;
; 0.636  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 0.391      ;
; 0.636  ; FIFO:FIFO_ADC0|out[9]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.390      ;
; 0.637  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.389      ;
; 0.637  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 0.390      ;
; 1.097  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.459      ; 1.394      ;
; 1.129  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.485      ; 1.388      ;
; 1.132  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.489      ; 1.389      ;
; 1.134  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.450      ; 1.348      ;
; 1.158  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.450      ; 1.324      ;
; 1.166  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.459      ; 1.325      ;
; 1.173  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.480      ; 1.339      ;
; 1.197  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.480      ; 1.315      ;
; 1.198  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.280      ;
; 1.198  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.280      ;
; 1.198  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.280      ;
; 1.198  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.280      ;
; 1.198  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.485      ; 1.319      ;
; 1.201  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.489      ; 1.320      ;
; 1.212  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.475      ; 1.295      ;
; 1.267  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.211      ;
; 1.267  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.211      ;
; 1.267  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.211      ;
; 1.267  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.446      ; 1.211      ;
; 1.281  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.475      ; 1.226      ;
; 1.299  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.431      ; 1.164      ;
; 1.309  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.440      ; 1.163      ;
; 1.363  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.468      ; 1.137      ;
; 1.363  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.470      ; 1.139      ;
; 1.368  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.431      ; 1.095      ;
; 1.375  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.449      ; 1.106      ;
; 1.378  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.440      ; 1.094      ;
; 1.379  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.466      ; 1.119      ;
; 1.387  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.470      ; 1.115      ;
; 1.399  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.449      ; 1.082      ;
; 1.399  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.466      ; 1.099      ;
; 1.427  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.468      ; 1.073      ;
; 1.487  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.456      ; 1.001      ;
; 1.488  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.456      ; 1.000      ;
; 1.491  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.456      ; 0.997      ;
; 1.511  ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.456      ; 0.977      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.397  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.410  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.870  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.897  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.910  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 23.385 ; counter_slave_en[8]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.647      ;
; 23.460 ; counter_slave_en[0]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.549      ;
; 23.557 ; counter_slave_en[1]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.452      ;
; 23.592 ; counter_slave_en[2]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.417      ;
; 23.624 ; counter_slave_en[3]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.385      ;
; 23.644 ; counter_slave_en[4]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.365      ;
; 23.694 ; counter_slave_en[5]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.315      ;
; 23.713 ; counter_slave_en[6]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.296      ;
; 23.745 ; counter_slave_en[8]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 1.312      ;
; 23.748 ; counter_slave_en[7]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.023     ; 1.261      ;
; 23.991 ; counter_slave_en[1]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.043      ;
; 24.002 ; counter_slave_en[0]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.032      ;
; 24.022 ; counter_slave_en[2]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.012      ;
; 24.115 ; counter_slave_en[0]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.917      ;
; 24.126 ; counter_slave_en[3]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 0.908      ;
; 24.150 ; counter_slave_en[0]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.882      ;
; 24.165 ; counter_slave_en[4]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 0.869      ;
; 24.179 ; counter_slave_en[5]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 0.855      ;
; 24.185 ; counter_slave_en[0]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.847      ;
; 24.212 ; counter_slave_en[1]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.820      ;
; 24.215 ; counter_slave_en[6]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 0.819      ;
; 24.220 ; counter_slave_en[0]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.812      ;
; 24.247 ; counter_slave_en[2]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.785      ;
; 24.247 ; counter_slave_en[1]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.785      ;
; 24.255 ; counter_slave_en[0]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.777      ;
; 24.258 ; counter_slave_en[7]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 0.776      ;
; 24.279 ; counter_slave_en[3]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.753      ;
; 24.282 ; counter_slave_en[2]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.750      ;
; 24.282 ; counter_slave_en[1]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.750      ;
; 24.290 ; counter_slave_en[0]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.742      ;
; 24.299 ; counter_slave_en[4]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.733      ;
; 24.314 ; counter_slave_en[3]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.718      ;
; 24.317 ; counter_slave_en[2]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.715      ;
; 24.317 ; counter_slave_en[1]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.715      ;
; 24.334 ; counter_slave_en[4]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.698      ;
; 24.349 ; counter_slave_en[5]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.683      ;
; 24.349 ; counter_slave_en[3]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.683      ;
; 24.352 ; counter_slave_en[2]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.680      ;
; 24.352 ; counter_slave_en[1]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.680      ;
; 24.368 ; counter_slave_en[6]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.664      ;
; 24.369 ; counter_slave_en[4]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.663      ;
; 24.384 ; counter_slave_en[5]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.648      ;
; 24.384 ; counter_slave_en[3]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.648      ;
; 24.387 ; counter_slave_en[2]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.645      ;
; 24.387 ; counter_slave_en[1]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.645      ;
; 24.430 ; counter_slave_en[0]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.602      ;
; 24.508 ; counter_slave_en[7]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.524      ;
; 24.508 ; counter_slave_en[6]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.524      ;
; 24.509 ; counter_slave_en[4]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.523      ;
; 24.522 ; counter_slave_en[5]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.522 ; counter_slave_en[3]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.522 ; counter_slave_en[1]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.525 ; counter_slave_en[2]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.507      ;
; 24.642 ; usonic[9]                              ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.390      ;
; 24.665 ; counter_slave_en[0]                    ; counter_slave_en[0]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.075 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.527      ;
; -0.988 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.614      ;
; -0.902 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.696      ;
; -0.898 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.700      ;
; -0.869 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.729      ;
; -0.838 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.760      ;
; -0.838 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.760      ;
; -0.804 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.794      ;
; -0.802 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.796      ;
; -0.801 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.797      ;
; -0.719 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.889      ;
; -0.718 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.890      ;
; -0.716 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.892      ;
; -0.682 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.916      ;
; -0.679 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.446      ; 0.919      ;
; -0.650 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.958      ;
; -0.649 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.959      ;
; -0.647 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.456      ; 0.961      ;
; -0.602 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.449      ; 0.999      ;
; -0.588 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.030      ;
; -0.581 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.041      ;
; -0.557 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.431      ; 1.026      ;
; -0.550 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.440      ; 1.042      ;
; -0.547 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.073      ;
; -0.533 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.449      ; 1.068      ;
; -0.533 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.431      ; 1.050      ;
; -0.526 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.440      ; 1.066      ;
; -0.523 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.466      ; 1.095      ;
; -0.512 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.110      ;
; -0.484 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.143      ;
; -0.483 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.137      ;
; -0.460 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.167      ;
; -0.405 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.480      ; 1.227      ;
; -0.384 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.485      ; 1.253      ;
; -0.383 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.219      ;
; -0.378 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.489      ; 1.263      ;
; -0.360 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.485      ; 1.277      ;
; -0.354 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.489      ; 1.287      ;
; -0.336 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.480      ; 1.296      ;
; -0.328 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.459      ; 1.283      ;
; -0.314 ; counter_slave_en[8]                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.304 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.459      ; 1.307      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.389      ;
; 0.243  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 0.390      ;
; 0.244  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 0.391      ;
; 0.244  ; FIFO:FIFO_ADC0|out[9]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.390      ;
; 0.245  ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.391      ;
; 0.245  ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.391      ;
; 0.245  ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.391      ;
; 0.246  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.392      ;
; 0.246  ; FIFO:FIFO_ADC0|out[11]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.392      ;
; 0.246  ; FIFO:FIFO_ADC0|out[12]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.392      ;
; 0.247  ; FIFO:FIFO_ADC0|out[2]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.393      ;
; 0.247  ; FIFO:FIFO_ADC0|out[3]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.393      ;
; 0.248  ; FIFO:FIFO_ADC0|out[1]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 0.395      ;
; 0.295  ; FIFO:FIFO_ADC0|out[8]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.441      ;
; 0.295  ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.441      ;
; 0.358  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.510      ;
; 0.521  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.673      ;
; 0.531  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.554  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.715      ;
; 0.562  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.020     ; 0.694      ;
; 0.586  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.747      ;
; 0.594  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 0.732      ;
; 0.600  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.752      ;
; 0.614  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.766      ;
; 0.637  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.025     ; 0.764      ;
; 0.661  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.016      ; 0.829      ;
; 0.661  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.813      ;
; 0.677  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.829      ;
; 0.684  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.035      ; 0.871      ;
; 0.691  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.035      ; 0.878      ;
; 0.696  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.848      ;
; 0.712  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.870      ;
; 0.713  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.871      ;
; 0.715  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.873      ;
; 0.733  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.885      ;
; 0.736  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.884      ;
; 0.736  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.888      ;
; 0.773  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.925      ;
; 0.788  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.039     ; 0.901      ;
; 0.829  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.980      ;
; 0.843  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.016      ; 1.011      ;
; 0.850  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.020      ; 1.022      ;
; 0.916  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.031      ; 1.099      ;
; 0.933  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.010     ; 1.075      ;
; 0.943  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.019     ; 1.076      ;
; 0.949  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.035     ; 1.066      ;
; 0.965  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.121      ;
; 0.969  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.029     ; 1.092      ;
; 1.008  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.164      ;
; 1.026  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.030      ; 1.208      ;
; 1.027  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.183      ;
; 1.030  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 1.207      ;
; 1.044  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.192      ;
; 1.044  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.192      ;
; 1.044  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.192      ;
; 1.044  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.192      ;
; 1.048  ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.200      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.017 ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.010  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; counter_slave_en[0]                    ; counter_slave_en[0]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; usonic[9]                              ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.355  ; counter_slave_en[2]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; counter_slave_en[1]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_slave_en[3]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_slave_en[5]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.371  ; counter_slave_en[4]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; counter_slave_en[6]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; counter_slave_en[7]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.450  ; counter_slave_en[0]                    ; counter_slave_en[1]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.470  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.483  ; counter                                ; counter                                ; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.493  ; counter_slave_en[1]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; counter_slave_en[2]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; counter_slave_en[3]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; counter_slave_en[5]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.511  ; counter_slave_en[4]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; counter_slave_en[6]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.528  ; counter_slave_en[1]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528  ; counter_slave_en[2]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.531  ; counter_slave_en[3]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; counter_slave_en[5]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.546  ; counter_slave_en[4]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.563  ; counter_slave_en[1]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; counter_slave_en[2]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; counter_slave_en[3]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.581  ; counter_slave_en[4]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.590  ; counter_slave_en[0]                    ; counter_slave_en[2]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.598  ; counter_slave_en[1]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.598  ; counter_slave_en[2]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.601  ; counter_slave_en[3]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.622  ; counter_slave_en[7]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.776      ;
; 0.625  ; counter_slave_en[0]                    ; counter_slave_en[3]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.633  ; counter_slave_en[1]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.633  ; counter_slave_en[2]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.660  ; counter_slave_en[0]                    ; counter_slave_en[4]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.665  ; counter_slave_en[6]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.819      ;
; 0.668  ; counter_slave_en[1]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.695  ; counter_slave_en[0]                    ; counter_slave_en[5]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.847      ;
; 0.701  ; counter_slave_en[5]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.855      ;
; 0.715  ; counter_slave_en[4]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.869      ;
; 0.730  ; counter_slave_en[0]                    ; counter_slave_en[6]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.754  ; counter_slave_en[3]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.908      ;
; 0.765  ; counter_slave_en[0]                    ; counter_slave_en[7]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.858  ; counter_slave_en[2]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.012      ;
; 0.878  ; counter_slave_en[0]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.032      ;
; 0.889  ; counter_slave_en[1]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.043      ;
; 1.132  ; counter_slave_en[7]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.261      ;
; 1.135  ; counter_slave_en[8]                    ; usonic[9]                              ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.312      ;
; 1.167  ; counter_slave_en[6]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.296      ;
; 1.186  ; counter_slave_en[5]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.315      ;
; 1.236  ; counter_slave_en[4]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.365      ;
; 1.256  ; counter_slave_en[3]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.385      ;
; 1.288  ; counter_slave_en[2]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.417      ;
; 1.323  ; counter_slave_en[1]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.452      ;
; 1.420  ; counter_slave_en[0]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.549      ;
; 1.495  ; counter_slave_en[8]                    ; counter_slave_en[8]                    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                 ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.389      ;
; 0.189 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray~2                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.391      ;
; 0.190 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.392      ;
; 0.190 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.392      ;
; 0.190 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.392      ;
; 0.191 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray~1                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.393      ;
; 0.192 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.394      ;
; 0.193 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.395      ;
; 0.193 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.395      ;
; 0.215 ; auto_sample[0]                                   ; auto_sample[0]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a13~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.107      ; 0.460      ;
; 0.217 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.108      ; 0.463      ;
; 0.241 ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.393      ;
; 0.266 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.049      ; 0.467      ;
; 0.271 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.053      ; 0.476      ;
; 0.272 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.049      ; 0.473      ;
; 0.273 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.475      ;
; 0.273 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.049      ; 0.474      ;
; 0.275 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray~9                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.049      ; 0.476      ;
; 0.275 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|regarray~16                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.050      ; 0.477      ;
; 0.277 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.476      ;
; 0.280 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.479      ;
; 0.284 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.483      ;
; 0.287 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.486      ;
; 0.287 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.486      ;
; 0.287 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.486      ;
; 0.289 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.488      ;
; 0.290 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.489      ;
; 0.325 ; auto_sample[5]                                   ; auto_sample[5]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; auto_sample[5]                                   ; sample                                                                                                  ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a12~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.100      ; 0.567      ;
; 0.332 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a11~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.115      ; 0.585      ;
; 0.336 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a9~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.102      ; 0.576      ;
; 0.338 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a1~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.101      ; 0.577      ;
; 0.343 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a2~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.115      ; 0.596      ;
; 0.345 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a8~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.101      ; 0.584      ;
; 0.347 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a3~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.118      ; 0.603      ;
; 0.356 ; auto_sample[2]                                   ; auto_sample[2]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; auto_sample[4]                                   ; auto_sample[4]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; auto_sample[0]                                   ; auto_sample[1]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[31]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.565      ;
; 0.367 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.566      ;
; 0.369 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a7~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.093      ; 0.600      ;
; 0.370 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.569      ;
; 0.374 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray~8                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.573      ;
; 0.375 ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.574      ;
; 0.376 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.047      ; 0.576      ;
; 0.389 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a6~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.084      ; 0.611      ;
; 0.396 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a14~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.075      ; 0.609      ;
; 0.402 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.046      ; 0.600      ;
; 0.404 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]         ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 0.555      ;
; 0.404 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]         ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 0.555      ;
; 0.438 ; auto_sample[3]                                   ; auto_sample[3]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.590      ;
; 0.444 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a5~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.100      ; 0.682      ;
; 0.463 ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.615      ;
; 0.467 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a15~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.101      ; 0.706      ;
; 0.490 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.092      ; 0.720      ;
; 0.493 ; auto_sample[0]                                   ; auto_sample[2]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; auto_sample[4]                                   ; auto_sample[5]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; auto_sample[2]                                   ; auto_sample[3]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.646      ;
; 0.500 ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.652      ;
; 0.502 ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[23]                                                                ; counter                                ; counter     ; 0.000        ; -0.035     ; 0.620      ;
; 0.505 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]         ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.002     ; 0.655      ;
; 0.505 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.036      ; 0.697      ;
; 0.512 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]         ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.008      ; 0.672      ;
; 0.516 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|dffw1                                                                                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.040      ; 0.708      ;
; 0.520 ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                    ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; counter     ; 0.000        ; 0.070      ; 0.728      ;
; 0.523 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]         ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.002     ; 0.673      ;
; 0.526 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]         ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.011      ; 0.689      ;
; 0.528 ; auto_sample[0]                                   ; auto_sample[3]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; auto_sample[2]                                   ; auto_sample[4]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]         ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.007     ; 0.675      ;
; 0.533 ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.003     ; 0.685      ;
; 0.538 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]         ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.003     ; 0.687      ;
; 0.540 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; auto_sample[1]                                   ; auto_sample[1]                                                                                          ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; FIFO:FIFO_ADC0|regarray~2                        ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 0.697      ;
; 0.547 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]         ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter                                ; counter     ; 0.000        ; -0.003     ; 0.696      ;
; 0.548 ; FIFO:FIFO_ADC0|regarray~5                        ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.007      ; 0.707      ;
; 0.548 ; FIFO:FIFO_ADC0|regarray~6                        ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.003     ; 0.697      ;
; 0.549 ; FIFO:FIFO_ADC0|regarray~10                       ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter                                ; counter     ; 0.000        ; 0.003      ; 0.704      ;
; 0.550 ; FIFO:FIFO_ADC0|regarray~9                        ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter                                ; counter     ; 0.000        ; -0.001     ; 0.701      ;
; 0.550 ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; counter                                ; counter     ; 0.000        ; 0.000      ; 0.702      ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.260 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.412      ;
; 0.319 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.471      ;
; 0.324 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.476      ;
; 0.332 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.485      ;
; 0.336 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.361 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.376 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.394 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.546      ;
; 0.402 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.554      ;
; 0.411 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.565      ;
; 0.418 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.587      ;
; 0.423 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.528      ;
; 0.426 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.531      ;
; 0.426 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.584      ;
; 0.428 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.574      ;
; 0.429 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.587      ;
; 0.431 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.589      ;
; 0.442 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.547      ;
; 0.443 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.595      ;
; 0.448 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.553      ;
; 0.481 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.589      ;
; 0.518 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.522 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.636      ;
; 0.522 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.636      ;
; 0.522 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.637      ;
; 0.523 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.637      ;
; 0.526 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.640      ;
; 0.526 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.640      ;
; 0.552 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.710      ;
; 0.556 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.661      ;
; 0.557 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.662      ;
; 0.559 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.664      ;
; 0.561 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.666      ;
; 0.563 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.668      ;
; 0.603 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.755      ;
; 0.608 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.786      ;
; 0.614 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.795      ;
; 0.618 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.726      ;
; 0.618 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.726      ;
; 0.619 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.727      ;
; 0.622 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.730      ;
; 0.624 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.732      ;
; 0.624 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.732      ;
; 0.625 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.733      ;
; 0.626 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.734      ;
; 0.626 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.734      ;
; 0.648 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 0.762      ;
; 0.660 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.812      ;
; 0.673 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.825      ;
; 0.674 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.782      ;
; 0.695 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.847      ;
; 0.717 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.822      ;
; 0.717 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.047     ; 0.822      ;
; 0.728 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.874      ;
; 0.741 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.893      ;
; 0.743 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.912      ;
; 0.743 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.895      ;
; 0.763 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.927      ;
; 0.789 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.941      ;
; 0.795 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.034      ; 0.981      ;
; 0.808 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.044     ; 0.916      ;
; 0.839 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.010     ; 0.981      ;
; 0.840 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.015      ; 1.007      ;
; 0.856 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.005      ;
; 0.895 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.044      ;
; 0.930 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.079      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.970 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.038     ; 1.084      ;
; 0.973 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.128      ;
; 0.973 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.128      ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter'                                                                                      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.101 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 1.000        ; -0.003     ; 0.928      ;
; 0.116 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 1.000        ; 0.003      ; 0.919      ;
; 0.121 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 1.000        ; 0.032      ; 0.943      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.128 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; counter      ; counter     ; 1.000        ; 0.032      ; 0.936      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.736      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter'                                                                                       ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.752 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; counter      ; counter     ; 0.000        ; 0.032      ; 0.936      ;
; 0.759 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 0.000        ; 0.032      ; 0.943      ;
; 0.764 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 0.000        ; 0.003      ; 0.919      ;
; 0.779 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 0.000        ; -0.003     ; 0.928      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_o1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|ocounter[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|ocounter[4]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK               ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[0]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[1]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[2]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[3]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[4]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[5]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[6]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[7]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_slave_en[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                        ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; 4.141 ; 4.141 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.141 ; 4.141 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.006 ; 3.006 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.006 ; 3.006 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.801 ; 2.801 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.800 ; 2.800 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.801 ; 2.801 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; 3.081 ; 3.081 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; 3.081 ; 3.081 ; Rise       ; counter                                  ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; -4.021 ; -4.021 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.021 ; -4.021 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.856 ; -2.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.856 ; -2.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.680 ; -2.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.680 ; -2.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.681 ; -2.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; -2.961 ; -2.961 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; -2.961 ; -2.961 ; Rise       ; counter                                  ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 3.773 ; 3.773 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.773 ; 3.773 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 2.976 ; 2.976 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.215 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.215 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.435 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.485 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.485 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.071 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 5.811 ; 5.811 ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 5.753 ; 5.753 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 5.241 ; 5.241 ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 5.654 ; 5.654 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 5.811 ; 5.811 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 5.154 ; 5.154 ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 5.472 ; 5.472 ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 5.604 ; 5.604 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 5.507 ; 5.507 ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 5.507 ; 5.507 ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 4.870 ; 4.870 ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 5.196 ; 5.196 ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 5.080 ; 5.080 ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 5.179 ; 5.179 ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 5.148 ; 5.148 ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 5.294 ; 5.294 ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 5.703 ; 5.703 ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 5.023 ; 5.023 ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 5.047 ; 5.047 ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 5.473 ; 5.473 ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 5.136 ; 5.136 ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 5.236 ; 5.236 ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 5.284 ; 5.284 ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 5.703 ; 5.703 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 6.565 ; 6.565 ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 6.422 ; 6.422 ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 6.555 ; 6.555 ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 6.424 ; 6.424 ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 6.268 ; 6.268 ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 6.565 ; 6.565 ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 6.401 ; 6.401 ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 6.408 ; 6.408 ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 4.963 ; 4.963 ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 4.656 ; 4.656 ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 4.963 ; 4.963 ; Rise       ; counter                                  ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 2.976 ; 2.976 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.749 ; 3.749 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 2.976 ; 2.976 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.435 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.215 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.435 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.071 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.485 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.071 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 4.903 ; 4.903 ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 5.490 ; 5.490 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 4.991 ; 4.991 ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 5.400 ; 5.400 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 5.558 ; 5.558 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 4.903 ; 4.903 ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 5.217 ; 5.217 ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 5.340 ; 5.340 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 4.116 ; 4.116 ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 4.769 ; 4.769 ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 4.116 ; 4.116 ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 4.458 ; 4.458 ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 4.324 ; 4.324 ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 4.424 ; 4.424 ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 4.402 ; 4.402 ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 4.551 ; 4.551 ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 4.815 ; 4.815 ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 4.815 ; 4.815 ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 4.838 ; 4.838 ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 5.262 ; 5.262 ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 4.925 ; 4.925 ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 4.838 ; 4.838 ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 4.885 ; 4.885 ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 5.302 ; 5.302 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 4.851 ; 4.851 ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 5.005 ; 5.005 ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 5.142 ; 5.142 ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 4.998 ; 4.998 ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 4.851 ; 4.851 ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 5.139 ; 5.139 ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 4.980 ; 4.980 ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 4.987 ; 4.987 ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 4.656 ; 4.656 ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 4.656 ; 4.656 ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 4.963 ; 4.963 ; Rise       ; counter                                  ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.744 ; 6.744 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.759 ;       ;       ; 6.759 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.425 ;       ;       ; 6.425 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.629 ;       ;       ; 6.629 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.728 ; 6.728 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.709 ;       ;       ; 6.709 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.697 ; 6.697 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.594 ;       ;       ; 6.594 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.278 ; 6.278 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.505 ; 5.505 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.531 ;       ;       ; 5.531 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.154 ;       ;       ; 5.154 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.244 ; 5.244 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.249 ; 5.249 ; 5.249 ; 5.249 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.271 ; 5.271 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.744 ; 6.744 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.759 ;       ;       ; 6.759 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.425 ;       ;       ; 6.425 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.629 ;       ;       ; 6.629 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.728 ; 6.728 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.709 ;       ;       ; 6.709 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.697 ; 6.697 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.594 ;       ;       ; 6.594 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.278 ; 6.278 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.505 ; 5.505 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.531 ;       ;       ; 5.531 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.154 ;       ;       ; 5.154 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.244 ; 5.244 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.249 ; 5.249 ; 5.249 ; 5.249 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.271 ; 5.271 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+-------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -3.830    ; -1.433  ; -0.698   ; 0.584   ; -1.627              ;
;  CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.278     ; -0.049  ; N/A      ; N/A     ; 11.500              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -2.070    ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -1.698    ; -1.433  ; N/A      ; N/A     ; -0.500              ;
;  counter                                  ; -3.830    ; 0.187   ; -0.698   ; 0.584   ; -1.627              ;
;  iCLK_50                                  ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                           ; -1144.704 ; -13.407 ; -13.322  ; 0.0     ; -1572.728           ;
;  CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000     ; -0.095  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; -54.949   ; 0.000   ; N/A      ; N/A     ; -46.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; -26.152   ; -13.360 ; N/A      ; N/A     ; -21.000             ;
;  counter                                  ; -1063.603 ; 0.000   ; -13.322  ; 0.000   ; -1505.728           ;
;  iCLK_50                                  ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; 7.126 ; 7.126 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.126 ; 7.126 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.389 ; 5.389 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.389 ; 5.389 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.065 ; 5.065 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.054 ; 5.054 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.065 ; 5.065 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; 5.752 ; 5.752 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; 5.752 ; 5.752 ; Rise       ; counter                                  ;
+------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; iSW[*]     ; iCLK_50                                ; -4.021 ; -4.021 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.021 ; -4.021 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.856 ; -2.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.856 ; -2.856 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.680 ; -2.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.680 ; -2.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.681 ; -2.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; iKEY[*]    ; counter                                ; -2.961 ; -2.961 ; Rise       ; counter                                  ;
;  iKEY[1]   ; counter                                ; -2.961 ; -2.961 ; Rise       ; counter                                  ;
+------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 7.542  ; 7.542  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.542  ; 7.542  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 5.795  ; 5.795  ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.714  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.714  ; 9.714  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.686  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.624  ; 8.624  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.686  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.406 ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.406 ; 10.406 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.745  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.745  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 10.119 ; 10.119 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 11.183 ; 11.183 ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 10.931 ; 10.931 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 9.732  ; 9.732  ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 10.774 ; 10.774 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 11.183 ; 11.183 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 9.575  ; 9.575  ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 10.310 ; 10.310 ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 10.716 ; 10.716 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 10.420 ; 10.420 ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 10.420 ; 10.420 ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 8.984  ; 8.984  ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 9.702  ; 9.702  ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 9.487  ; 9.487  ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 9.716  ; 9.716  ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 9.527  ; 9.527  ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 9.962  ; 9.962  ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 10.916 ; 10.916 ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 9.285  ; 9.285  ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 9.311  ; 9.311  ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 10.010 ; 10.010 ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 9.488  ; 9.488  ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 9.799  ; 9.799  ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 9.868  ; 9.868  ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 10.916 ; 10.916 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 12.458 ; 12.458 ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 12.149 ; 12.149 ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 12.424 ; 12.424 ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 12.153 ; 12.153 ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 11.841 ; 11.841 ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 12.458 ; 12.458 ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 12.128 ; 12.128 ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 12.141 ; 12.141 ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 9.181  ; 9.181  ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 8.468  ; 8.468  ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 9.181  ; 9.181  ; Rise       ; counter                                  ;
+-------------+----------------------------------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 2.976 ; 2.976 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.749 ; 3.749 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 2.976 ; 2.976 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.435 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.215 ; 5.215 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.435 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.609 ; 4.609 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.435 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.071 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.485 ; 5.485 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.071 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.071 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ;
; GPIO_0[*]   ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
;  GPIO_0[5]  ; counter                                ; 5.385 ; 5.385 ; Rise       ; counter                                  ;
; oHEX0_D[*]  ; counter                                ; 4.903 ; 4.903 ; Rise       ; counter                                  ;
;  oHEX0_D[0] ; counter                                ; 5.490 ; 5.490 ; Rise       ; counter                                  ;
;  oHEX0_D[1] ; counter                                ; 4.991 ; 4.991 ; Rise       ; counter                                  ;
;  oHEX0_D[2] ; counter                                ; 5.400 ; 5.400 ; Rise       ; counter                                  ;
;  oHEX0_D[3] ; counter                                ; 5.558 ; 5.558 ; Rise       ; counter                                  ;
;  oHEX0_D[4] ; counter                                ; 4.903 ; 4.903 ; Rise       ; counter                                  ;
;  oHEX0_D[5] ; counter                                ; 5.217 ; 5.217 ; Rise       ; counter                                  ;
;  oHEX0_D[6] ; counter                                ; 5.340 ; 5.340 ; Rise       ; counter                                  ;
; oHEX1_D[*]  ; counter                                ; 4.116 ; 4.116 ; Rise       ; counter                                  ;
;  oHEX1_D[0] ; counter                                ; 4.769 ; 4.769 ; Rise       ; counter                                  ;
;  oHEX1_D[1] ; counter                                ; 4.116 ; 4.116 ; Rise       ; counter                                  ;
;  oHEX1_D[2] ; counter                                ; 4.458 ; 4.458 ; Rise       ; counter                                  ;
;  oHEX1_D[3] ; counter                                ; 4.324 ; 4.324 ; Rise       ; counter                                  ;
;  oHEX1_D[4] ; counter                                ; 4.424 ; 4.424 ; Rise       ; counter                                  ;
;  oHEX1_D[5] ; counter                                ; 4.402 ; 4.402 ; Rise       ; counter                                  ;
;  oHEX1_D[6] ; counter                                ; 4.551 ; 4.551 ; Rise       ; counter                                  ;
; oHEX2_D[*]  ; counter                                ; 4.815 ; 4.815 ; Rise       ; counter                                  ;
;  oHEX2_D[0] ; counter                                ; 4.815 ; 4.815 ; Rise       ; counter                                  ;
;  oHEX2_D[1] ; counter                                ; 4.838 ; 4.838 ; Rise       ; counter                                  ;
;  oHEX2_D[2] ; counter                                ; 5.262 ; 5.262 ; Rise       ; counter                                  ;
;  oHEX2_D[3] ; counter                                ; 4.925 ; 4.925 ; Rise       ; counter                                  ;
;  oHEX2_D[4] ; counter                                ; 4.838 ; 4.838 ; Rise       ; counter                                  ;
;  oHEX2_D[5] ; counter                                ; 4.885 ; 4.885 ; Rise       ; counter                                  ;
;  oHEX2_D[6] ; counter                                ; 5.302 ; 5.302 ; Rise       ; counter                                  ;
; oHEX3_D[*]  ; counter                                ; 4.851 ; 4.851 ; Rise       ; counter                                  ;
;  oHEX3_D[0] ; counter                                ; 5.005 ; 5.005 ; Rise       ; counter                                  ;
;  oHEX3_D[1] ; counter                                ; 5.142 ; 5.142 ; Rise       ; counter                                  ;
;  oHEX3_D[2] ; counter                                ; 4.998 ; 4.998 ; Rise       ; counter                                  ;
;  oHEX3_D[3] ; counter                                ; 4.851 ; 4.851 ; Rise       ; counter                                  ;
;  oHEX3_D[4] ; counter                                ; 5.139 ; 5.139 ; Rise       ; counter                                  ;
;  oHEX3_D[5] ; counter                                ; 4.980 ; 4.980 ; Rise       ; counter                                  ;
;  oHEX3_D[6] ; counter                                ; 4.987 ; 4.987 ; Rise       ; counter                                  ;
; oLEDR[*]    ; counter                                ; 4.656 ; 4.656 ; Rise       ; counter                                  ;
;  oLEDR[16]  ; counter                                ; 4.656 ; 4.656 ; Rise       ; counter                                  ;
;  oLEDR[17]  ; counter                                ; 4.963 ; 4.963 ; Rise       ; counter                                  ;
+-------------+----------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.115 ;        ;        ; 12.115 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.093 ; 12.093 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.080 ;        ;        ; 12.080 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.345 ;        ;        ; 11.345 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.788 ;        ;        ; 11.788 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.016 ;        ;        ; 12.016 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.003 ; 12.003 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.743 ;        ;        ; 11.743 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.026 ; 11.026 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.899  ; 9.899  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.900  ; 9.900  ; 9.900  ; 9.900  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.928  ;        ;        ; 9.928  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.131  ;        ;        ; 9.131  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.131  ; 9.131  ; 9.131  ; 9.131  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.163  ;        ;        ; 9.163  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.360  ; 9.360  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.406  ; 9.406  ; 9.406  ; 9.406  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.412  ; 9.412  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.744 ; 6.744 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.759 ;       ;       ; 6.759 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.425 ;       ;       ; 6.425 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.629 ;       ;       ; 6.629 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.728 ; 6.728 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.709 ;       ;       ; 6.709 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.697 ; 6.697 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.594 ;       ;       ; 6.594 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.278 ; 6.278 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.505 ; 5.505 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.531 ;       ;       ; 5.531 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.154 ;       ;       ; 5.154 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.244 ; 5.244 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.249 ; 5.249 ; 5.249 ; 5.249 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.271 ; 5.271 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter                                  ; counter                                  ; 4084     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; counter                                  ; 49       ; 0        ; 0        ; 0        ;
; counter                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 98       ; 0        ; 0        ; 0        ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 78       ; 0        ; 0        ; 0        ;
; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 50       ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; counter                                  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter                                  ; counter                                  ; 4084     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; counter                                  ; 49       ; 0        ; 0        ; 0        ;
; counter                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK   ; 98       ; 0        ; 0        ; 0        ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 78       ; 0        ; 0        ; 0        ;
; counter                                  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK   ; 50       ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; counter    ; counter  ; 27       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; counter    ; counter  ; 27       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 12 00:31:17 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLK_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLK_PLL_inst|altpll_component|pll|clk[0]} {CLK_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.830     -1063.603 counter 
    Info (332119):    -2.070       -54.949 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.698       -26.152 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.278         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.433       -10.090 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.049        -0.095 CLK_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.389         0.000 counter 
    Info (332119):     0.391         0.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
Info (332146): Worst-case recovery slack is -0.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.698       -13.322 counter 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 counter 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1505.728 counter 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -21.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.534
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.534      -252.580 counter 
    Info (332119):    -0.504        -5.716 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.265        -2.473 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.370         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.075       -13.360 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.030        -0.047 CLK_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.187         0.000 counter 
    Info (332119):     0.215         0.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
Info (332146): Worst-case recovery slack is 0.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.101         0.000 counter 
Info (332146): Worst-case removal slack is 0.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.584         0.000 counter 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1505.728 counter 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -21.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Tue May 12 00:31:19 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


