$date
	Thu Sep 15 07:30:32 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_simple $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mymux $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ s $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1"
#200
1#
1$
#300
0!
0"
0$
