# Gubmi configuration file for the TSOP-48 MX29LV800 parallel flash chip.
#
# Craig Heffner
# 30-April-2012

# Set mode to parallel NOR flash
MODE=parallel

# Number of pins on the chip
PINS=48

# 1MB chip
SIZE=0x100000

# No latching delay period
TOE=0

# 30 second erase period
TSCE=30

# Define address, data, Vcc and GND pins
ADDRESS=25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,48,17,16
# Since 16 data pins are defined, reads will be done in word mode (BE high)
DATA=29,31,33,35,38,40,42,44 #,30,32,34,36,39,41,43,45
VCC=37
GND=46,27

# Control pins, active low
CE=26,0
WE=11,0
OE=28,0
BE=47,1
RST=12,0

ID=0x555:0xaa,0x2aa:0x55,0x555:0x90
WRITE=0x555:0xaa,0x2aa:0x55,0x555:0xa0
ERASE=0x555:0xaa,0x2aa:0x55,0x555:0x80,0x555:0xaa,0x2aa:0x55,0x555:0x10
