<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス AtomicCPUPort</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a>::<a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a>
  </div>
</div>
<div class="contents">
<h1>クラス AtomicCPUPort</h1><!-- doxytag: class="AtomicSimpleCPU::AtomicCPUPort" --><!-- doxytag: inherits="MasterPort" --><div class="dynheader">
AtomicCPUPortに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classAtomicSimpleCPU_1_1AtomicCPUPort.gif" usemap="#AtomicCPUPort_map" alt=""/>
  <map id="AtomicCPUPort_map" name="AtomicCPUPort_map">
<area href="classMasterPort.html" alt="MasterPort" shape="rect" coords="0,112,107,136"/>
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,107,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,107,24"/>
<area href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html" alt="AtomicCPUDPort" shape="rect" coords="0,224,107,248"/>
</map>
 </div>
</div>

<p><a href="classAtomicSimpleCPU_1_1AtomicCPUPort-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#ab7510fb4487981ef766c2183a23534df">AtomicCPUPort</a> (const std::string &amp;_name, <a class="el" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a> *_cpu)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#ae1160d8f94f042aba1dc9a07a72e1e82">recvAtomicSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a482dba5588f4bee43e498875a61e5e0b">recvTimingResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a29cb5a4f98063ce6e9210eacbdb35298">recvRetry</a> ()</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>An <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a> overrides the default behaviour of the recvAtomicSnoop and ignores the packet instead of panicking. It also provides an implementation for the purely virtual timing functions and panics on either of these. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ab7510fb4487981ef766c2183a23534df"></a><!-- doxytag: member="AtomicSimpleCPU::AtomicCPUPort::AtomicCPUPort" ref="ab7510fb4487981ef766c2183a23534df" args="(const std::string &amp;_name, BaseSimpleCPU *_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html">AtomicCPUPort</a> </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseSimpleCPU_1_1BaseSimpleCPU.html">BaseSimpleCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00151"></a>00151             : <a class="code" href="classMasterPort.html#a4a4ccf1d4533ae4ce5ac9bf88a7edfd5">MasterPort</a>(_name, _cpu)
<a name="l00152"></a>00152         { }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ae1160d8f94f042aba1dc9a07a72e1e82"></a><!-- doxytag: member="AtomicSimpleCPU::AtomicCPUPort::recvAtomicSnoop" ref="ae1160d8f94f042aba1dc9a07a72e1e82" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> recvAtomicSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive an atomic snoop request packet from the slave port. </p>

<p><a class="el" href="classMasterPort.html#ae1160d8f94f042aba1dc9a07a72e1e82">MasterPort</a>を再定義しています。</p>

<p><a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a886d584c81ee4e398ff8069907f6e1a5">AtomicCPUDPort</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00155"></a>00155 { <span class="keywordflow">return</span> 0; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a29cb5a4f98063ce6e9210eacbdb35298"></a><!-- doxytag: member="AtomicSimpleCPU::AtomicCPUPort::recvRetry" ref="a29cb5a4f98063ce6e9210eacbdb35298" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recvRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. </p>

<p><a class="el" href="classMasterPort.html#ac1ccc3bcf7ebabb20b57fab99b2be5b0">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00164"></a>00164         {
<a name="l00165"></a>00165             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Atomic CPU doesn&apos;t expect recvRetry!\n&quot;</span>);
<a name="l00166"></a>00166         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a482dba5588f4bee43e498875a61e5e0b"></a><!-- doxytag: member="AtomicSimpleCPU::AtomicCPUPort::recvTimingResp" ref="a482dba5588f4bee43e498875a61e5e0b" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive a timing response from the slave port. </p>

<p><a class="el" href="classMasterPort.html#abd323548d6c93f8b0543f1fe3a86ca35">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00158"></a>00158         {
<a name="l00159"></a>00159             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Atomic CPU doesn&apos;t expect recvTimingResp!\n&quot;</span>);
<a name="l00160"></a>00160             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00161"></a>00161         }
</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/simple/<a class="el" href="atomic_8hh_source.html">atomic.hh</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
