xpm_cdc.sv,systemverilog,xpm,../../../../../home/mingzhenjia/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../home/mingzhenjia/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/mingzhenjia/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_14,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
DRAM.v,verilog,xil_defaultlib,../../../../digital_twin.gen/sources_1/ip/DRAM_1/sim/DRAM.v,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
