`timescale 1ns/100ps

module tb_gatelogic();

reg a,b,s;
wire z;


gatelogic gtlg(a,b,s,z);

initial
begin 
	a=0;b=1;s=0;
#10	a=1;b=0;
#10	a=0;b=1;s=1;
#10	a=1;b=0;

end
endmodule
