$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#4450
0!
#20537
b00000001 "
#20538
b00000001 "
#21987
b00000000 "
#21988
b00000000 "
#23500
b00000000 "
#23501
b00000000 "
#25012
b00000000 "
#25013
b00000000 "
#26525
b00000000 "
#26526
b00000000 "
#42200
b00000001 "
#42201
b00000001 "
#43650
b00000000 "
#43651
b00000000 "
#45162
b00000000 "
#45163
b00000000 "
#46675
b00000000 "
#46676
b00000000 "
#48187
b00000000 "
#48188
b00000000 "
#71187
b00000001 "
#71188
b00000001 "
#72637
b00000000 "
#72638
b00000000 "
#74150
b00000000 "
#74151
b00000000 "
#75662
b00000000 "
#75663
b00000000 "
#77175
b00000000 "
#77176
b00000000 "
#85875
b00000000 "
#85876
b00000000 "
#87412
b00000000 "
#87413
b00000000 "
#88950
b00000000 "
#88951
b00000000 "
#90487
b00000000 "
#90488
b00000000 "
#92025
b00000000 "
#92026
b00000000 "
