#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar  3 20:49:44 2019
# Process ID: 10708
# Current directory: D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.runs/synth_1/toplevel.vds
# Journal file: D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.750 ; gain = 100.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:16]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter fb bound to: 3 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/RX.vhd:18' bound to instance 'reception' of component 'UART_RX' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:81]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/RX.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/RX.vhd:31]
INFO: [Synth 8-3491] module 'controle' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/controle.vhd:4' bound to instance 'Lcontrole' of component 'controle' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:82]
INFO: [Synth 8-638] synthesizing module 'controle' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/controle.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'controle' (2#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/controle.vhd:13]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter fb bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fbits' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:5' bound to instance 'Lfbits' of component 'fbits' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:83]
INFO: [Synth 8-638] synthesizing module 'fbits' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:15]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter fb bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:37]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:25]
WARNING: [Synth 8-614] signal 'enabl' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fbits' (3#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/fbits.vhd:15]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xversy' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/XversY.vhd:5' bound to instance 'Lxversy' of component 'xversy' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xversy' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/XversY.vhd:15]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xversy' (4#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/XversY.vhd:15]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/transmit.vhd:18' bound to instance 'transmit' of component 'UART_TX' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/transmit.vhd:32]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element o_TX_Active_reg was removed.  [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/transmit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (5#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/transmit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (6#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/top_level.vhd:16]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[0]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port btn1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.156 ; gain = 156.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.156 ; gain = 156.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.156 ; gain = 156.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.906 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.906 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 751.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'resetXtoY_reg' into 'resetFbits_reg' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/controle.vhd:30]
INFO: [Synth 8-4471] merging register 'resetTransmit_reg' into 'resetFbits_reg' [D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.srcs/sources_1/new/controle.vhd:31]
INFO: [Synth 8-802] inferred FSM for state register 'setat_reg' in module 'controle'
INFO: [Synth 8-5544] ROM "startreception" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'setat_reg' in module 'fbits'
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Clk_Count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Clk_Count0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 attente |                               00 |                              000
                   fbits |                               01 |                              010
                    xtoy |                               10 |                              011
                transmit |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'setat_reg' using encoding 'sequential' in module 'controle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'setat_reg' using encoding 'sequential' in module 'fbits'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module controle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module fbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module xversy 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[0]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port btn1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 751.906 ; gain = 489.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 762.844 ; gain = 500.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     1|
|4     |LUT2   |   121|
|5     |LUT3   |    11|
|6     |LUT4   |    19|
|7     |LUT5   |    13|
|8     |LUT6   |    60|
|9     |FDCE   |    82|
|10    |FDPE   |    10|
|11    |FDRE   |    60|
|12    |IBUF   |     3|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   431|
|2     |  Lcontrole |controle |    13|
|3     |  Lfbits    |fbits    |   245|
|4     |  Lxversy   |xversy   |     9|
|5     |  reception |UART_RX  |    74|
|6     |  transmit  |UART_TX  |    69|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 764.508 ; gain = 169.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 764.508 ; gain = 502.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 764.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 23 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 764.941 ; gain = 515.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 764.941 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/fac/M1/_semestre2/projet conception/jalon1_v1.8/jalon1_v1.8.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 20:50:24 2019...
