
h2pd101124_Project_13_11_2024.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c6  00800100  0000197e  00001a12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000197e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000055  008001c6  008001c6  00001ad8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001ad8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001b34  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00001b74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000018f3  00000000  00000000  00001d04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d41  00000000  00000000  000035f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001492  00000000  00000000  00004338  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000558  00000000  00000000  000057cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ac3  00000000  00000000  00005d24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000aef  00000000  00000000  000067e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  000072d6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	5f c1       	rjmp	.+702    	; 0x2c0 <__ctors_end>
       2:	00 00       	nop
       4:	79 c1       	rjmp	.+754    	; 0x2f8 <__bad_interrupt>
       6:	00 00       	nop
       8:	77 c1       	rjmp	.+750    	; 0x2f8 <__bad_interrupt>
       a:	00 00       	nop
       c:	75 c1       	rjmp	.+746    	; 0x2f8 <__bad_interrupt>
       e:	00 00       	nop
      10:	73 c1       	rjmp	.+742    	; 0x2f8 <__bad_interrupt>
      12:	00 00       	nop
      14:	71 c1       	rjmp	.+738    	; 0x2f8 <__bad_interrupt>
      16:	00 00       	nop
      18:	6f c1       	rjmp	.+734    	; 0x2f8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	6d c1       	rjmp	.+730    	; 0x2f8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	6b c1       	rjmp	.+726    	; 0x2f8 <__bad_interrupt>
      22:	00 00       	nop
      24:	69 c1       	rjmp	.+722    	; 0x2f8 <__bad_interrupt>
      26:	00 00       	nop
      28:	67 c1       	rjmp	.+718    	; 0x2f8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	65 c1       	rjmp	.+714    	; 0x2f8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	63 c1       	rjmp	.+710    	; 0x2f8 <__bad_interrupt>
      32:	00 00       	nop
      34:	61 c1       	rjmp	.+706    	; 0x2f8 <__bad_interrupt>
      36:	00 00       	nop
      38:	5f c1       	rjmp	.+702    	; 0x2f8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	5d c1       	rjmp	.+698    	; 0x2f8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	5b c1       	rjmp	.+694    	; 0x2f8 <__bad_interrupt>
      42:	00 00       	nop
      44:	59 c1       	rjmp	.+690    	; 0x2f8 <__bad_interrupt>
      46:	00 00       	nop
      48:	9f c6       	rjmp	.+3390   	; 0xd88 <__vector_18>
      4a:	00 00       	nop
      4c:	55 c1       	rjmp	.+682    	; 0x2f8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	53 c1       	rjmp	.+678    	; 0x2f8 <__bad_interrupt>
      52:	00 00       	nop
      54:	51 c1       	rjmp	.+674    	; 0x2f8 <__bad_interrupt>
      56:	00 00       	nop
      58:	4f c1       	rjmp	.+670    	; 0x2f8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	4d c1       	rjmp	.+666    	; 0x2f8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	4b c1       	rjmp	.+662    	; 0x2f8 <__bad_interrupt>
      62:	00 00       	nop
      64:	49 c1       	rjmp	.+658    	; 0x2f8 <__bad_interrupt>
      66:	00 00       	nop
      68:	47 c1       	rjmp	.+654    	; 0x2f8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	45 c1       	rjmp	.+650    	; 0x2f8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	43 c1       	rjmp	.+646    	; 0x2f8 <__bad_interrupt>
      72:	00 00       	nop
      74:	41 c1       	rjmp	.+642    	; 0x2f8 <__bad_interrupt>
      76:	00 00       	nop
      78:	3f c1       	rjmp	.+638    	; 0x2f8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	3d c1       	rjmp	.+634    	; 0x2f8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	3b c1       	rjmp	.+630    	; 0x2f8 <__bad_interrupt>
      82:	00 00       	nop
      84:	39 c1       	rjmp	.+626    	; 0x2f8 <__bad_interrupt>
      86:	00 00       	nop
      88:	37 c1       	rjmp	.+622    	; 0x2f8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	35 c1       	rjmp	.+618    	; 0x2f8 <__bad_interrupt>
      8e:	00 00       	nop
      90:	33 c1       	rjmp	.+614    	; 0x2f8 <__bad_interrupt>
      92:	00 00       	nop
      94:	31 c1       	rjmp	.+610    	; 0x2f8 <__bad_interrupt>
      96:	00 00       	nop
      98:	2f c1       	rjmp	.+606    	; 0x2f8 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	2d c1       	rjmp	.+602    	; 0x2f8 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	2b c1       	rjmp	.+598    	; 0x2f8 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	29 c1       	rjmp	.+594    	; 0x2f8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	27 c1       	rjmp	.+590    	; 0x2f8 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	25 c1       	rjmp	.+586    	; 0x2f8 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	23 c1       	rjmp	.+582    	; 0x2f8 <__bad_interrupt>
	...

000000b4 <__trampolines_end>:
      b4:	00 00       	nop
      b6:	00 00       	nop
      b8:	00 81       	ld	r16, Z
      ba:	81 18       	sub	r8, r1
      bc:	81 81       	ldd	r24, Z+1	; 0x01
      be:	00 07       	cpc	r16, r16
      c0:	00 07       	cpc	r16, r16
      c2:	00 14       	cp	r0, r0
      c4:	7f 14       	cp	r7, r15
      c6:	7f 14       	cp	r7, r15
      c8:	24 2a       	or	r2, r20
      ca:	7f 2a       	or	r7, r31
      cc:	12 23       	and	r17, r18
      ce:	13 08       	sbc	r1, r3
      d0:	64 62       	ori	r22, 0x24	; 36
      d2:	36 49       	sbci	r19, 0x96	; 150
      d4:	55 22       	and	r5, r21
      d6:	50 00       	.word	0x0050	; ????
      d8:	05 03       	mulsu	r16, r21
      da:	00 00       	nop
      dc:	00 1c       	adc	r0, r0
      de:	22 41       	sbci	r18, 0x12	; 18
      e0:	00 00       	nop
      e2:	41 22       	and	r4, r17
      e4:	1c 00       	.word	0x001c	; ????
      e6:	14 08       	sbc	r1, r4
      e8:	3e 08       	sbc	r3, r14
      ea:	14 08       	sbc	r1, r4
      ec:	08 3e       	cpi	r16, 0xE8	; 232
      ee:	08 08       	sbc	r0, r8
      f0:	00 50       	subi	r16, 0x00	; 0
      f2:	30 00       	.word	0x0030	; ????
      f4:	00 08       	sbc	r0, r0
      f6:	08 08       	sbc	r0, r8
      f8:	08 08       	sbc	r0, r8
      fa:	00 60       	ori	r16, 0x00	; 0
      fc:	60 00       	.word	0x0060	; ????
      fe:	00 20       	and	r0, r0
     100:	10 08       	sbc	r1, r0
     102:	04 02       	muls	r16, r20
     104:	3e 51       	subi	r19, 0x1E	; 30
     106:	49 45       	sbci	r20, 0x59	; 89
     108:	3e 00       	.word	0x003e	; ????
     10a:	42 7f       	andi	r20, 0xF2	; 242
     10c:	40 00       	.word	0x0040	; ????
     10e:	42 61       	ori	r20, 0x12	; 18
     110:	51 49       	sbci	r21, 0x91	; 145
     112:	46 21       	and	r20, r6
     114:	41 45       	sbci	r20, 0x51	; 81
     116:	4b 31       	cpi	r20, 0x1B	; 27
     118:	18 14       	cp	r1, r8
     11a:	12 7f       	andi	r17, 0xF2	; 242
     11c:	10 27       	eor	r17, r16
     11e:	45 45       	sbci	r20, 0x55	; 85
     120:	45 39       	cpi	r20, 0x95	; 149
     122:	3c 4a       	sbci	r19, 0xAC	; 172
     124:	49 49       	sbci	r20, 0x99	; 153
     126:	30 01       	movw	r6, r0
     128:	71 09       	sbc	r23, r1
     12a:	05 03       	mulsu	r16, r21
     12c:	36 49       	sbci	r19, 0x96	; 150
     12e:	49 49       	sbci	r20, 0x99	; 153
     130:	36 06       	cpc	r3, r22
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	29 1e       	adc	r2, r25
     136:	00 36       	cpi	r16, 0x60	; 96
     138:	36 00       	.word	0x0036	; ????
     13a:	00 00       	nop
     13c:	56 36       	cpi	r21, 0x66	; 102
     13e:	00 00       	nop
     140:	08 14       	cp	r0, r8
     142:	22 41       	sbci	r18, 0x12	; 18
     144:	00 14       	cp	r0, r0
     146:	14 14       	cp	r1, r4
     148:	14 14       	cp	r1, r4
     14a:	00 41       	sbci	r16, 0x10	; 16
     14c:	22 14       	cp	r2, r2
     14e:	08 02       	muls	r16, r24
     150:	01 51       	subi	r16, 0x11	; 17
     152:	09 06       	cpc	r0, r25
     154:	32 49       	sbci	r19, 0x92	; 146
     156:	79 41       	sbci	r23, 0x19	; 25
     158:	3e 7e       	andi	r19, 0xEE	; 238
     15a:	11 11       	cpse	r17, r1
     15c:	11 7e       	andi	r17, 0xE1	; 225
     15e:	7f 49       	sbci	r23, 0x9F	; 159
     160:	49 49       	sbci	r20, 0x99	; 153
     162:	36 3e       	cpi	r19, 0xE6	; 230
     164:	41 41       	sbci	r20, 0x11	; 17
     166:	41 22       	and	r4, r17
     168:	7f 41       	sbci	r23, 0x1F	; 31
     16a:	41 22       	and	r4, r17
     16c:	1c 7f       	andi	r17, 0xFC	; 252
     16e:	49 49       	sbci	r20, 0x99	; 153
     170:	49 41       	sbci	r20, 0x19	; 25
     172:	7f 09       	sbc	r23, r15
     174:	09 09       	sbc	r16, r9
     176:	01 3e       	cpi	r16, 0xE1	; 225
     178:	41 49       	sbci	r20, 0x91	; 145
     17a:	49 7a       	andi	r20, 0xA9	; 169
     17c:	7f 08       	sbc	r7, r15
     17e:	08 08       	sbc	r0, r8
     180:	7f 00       	.word	0x007f	; ????
     182:	41 7f       	andi	r20, 0xF1	; 241
     184:	41 00       	.word	0x0041	; ????
     186:	20 40       	sbci	r18, 0x00	; 0
     188:	41 3f       	cpi	r20, 0xF1	; 241
     18a:	01 7f       	andi	r16, 0xF1	; 241
     18c:	08 14       	cp	r0, r8
     18e:	22 41       	sbci	r18, 0x12	; 18
     190:	7f 40       	sbci	r23, 0x0F	; 15
     192:	40 40       	sbci	r20, 0x00	; 0
     194:	40 7f       	andi	r20, 0xF0	; 240
     196:	02 0c       	add	r0, r2
     198:	02 7f       	andi	r16, 0xF2	; 242
     19a:	7f 04       	cpc	r7, r15
     19c:	08 10       	cpse	r0, r8
     19e:	7f 3e       	cpi	r23, 0xEF	; 239
     1a0:	41 41       	sbci	r20, 0x11	; 17
     1a2:	41 3e       	cpi	r20, 0xE1	; 225
     1a4:	7f 09       	sbc	r23, r15
     1a6:	09 09       	sbc	r16, r9
     1a8:	06 3e       	cpi	r16, 0xE6	; 230
     1aa:	41 51       	subi	r20, 0x11	; 17
     1ac:	21 5e       	subi	r18, 0xE1	; 225
     1ae:	7f 09       	sbc	r23, r15
     1b0:	19 29       	or	r17, r9
     1b2:	46 46       	sbci	r20, 0x66	; 102
     1b4:	49 49       	sbci	r20, 0x99	; 153
     1b6:	49 31       	cpi	r20, 0x19	; 25
     1b8:	01 01       	movw	r0, r2
     1ba:	7f 01       	movw	r14, r30
     1bc:	01 3f       	cpi	r16, 0xF1	; 241
     1be:	40 40       	sbci	r20, 0x00	; 0
     1c0:	40 3f       	cpi	r20, 0xF0	; 240
     1c2:	1f 20       	and	r1, r15
     1c4:	40 20       	and	r4, r0
     1c6:	1f 3f       	cpi	r17, 0xFF	; 255
     1c8:	40 38       	cpi	r20, 0x80	; 128
     1ca:	40 3f       	cpi	r20, 0xF0	; 240
     1cc:	63 14       	cp	r6, r3
     1ce:	08 14       	cp	r0, r8
     1d0:	63 07       	cpc	r22, r19
     1d2:	08 70       	andi	r16, 0x08	; 8
     1d4:	08 07       	cpc	r16, r24
     1d6:	61 51       	subi	r22, 0x11	; 17
     1d8:	49 45       	sbci	r20, 0x59	; 89
     1da:	43 00       	.word	0x0043	; ????
     1dc:	7f 41       	sbci	r23, 0x1F	; 31
     1de:	41 00       	.word	0x0041	; ????
     1e0:	02 04       	cpc	r0, r2
     1e2:	08 10       	cpse	r0, r8
     1e4:	20 00       	.word	0x0020	; ????
     1e6:	41 41       	sbci	r20, 0x11	; 17
     1e8:	7f 00       	.word	0x007f	; ????
     1ea:	04 02       	muls	r16, r20
     1ec:	01 02       	muls	r16, r17
     1ee:	04 40       	sbci	r16, 0x04	; 4
     1f0:	40 40       	sbci	r20, 0x00	; 0
     1f2:	40 40       	sbci	r20, 0x00	; 0
     1f4:	00 01       	movw	r0, r0
     1f6:	02 04       	cpc	r0, r2
     1f8:	00 20       	and	r0, r0
     1fa:	54 54       	subi	r21, 0x44	; 68
     1fc:	54 78       	andi	r21, 0x84	; 132
     1fe:	7f 48       	sbci	r23, 0x8F	; 143
     200:	44 44       	sbci	r20, 0x44	; 68
     202:	38 38       	cpi	r19, 0x88	; 136
     204:	44 44       	sbci	r20, 0x44	; 68
     206:	44 20       	and	r4, r4
     208:	38 44       	sbci	r19, 0x48	; 72
     20a:	44 48       	sbci	r20, 0x84	; 132
     20c:	7f 38       	cpi	r23, 0x8F	; 143
     20e:	54 54       	subi	r21, 0x44	; 68
     210:	54 18       	sub	r5, r4
     212:	08 7e       	andi	r16, 0xE8	; 232
     214:	09 01       	movw	r0, r18
     216:	02 0c       	add	r0, r2
     218:	52 52       	subi	r21, 0x22	; 34
     21a:	52 3e       	cpi	r21, 0xE2	; 226
     21c:	7f 08       	sbc	r7, r15
     21e:	04 04       	cpc	r0, r4
     220:	78 00       	.word	0x0078	; ????
     222:	44 7d       	andi	r20, 0xD4	; 212
     224:	40 00       	.word	0x0040	; ????
     226:	20 40       	sbci	r18, 0x00	; 0
     228:	44 3d       	cpi	r20, 0xD4	; 212
     22a:	00 7f       	andi	r16, 0xF0	; 240
     22c:	10 28       	or	r1, r0
     22e:	44 00       	.word	0x0044	; ????
     230:	00 41       	sbci	r16, 0x10	; 16
     232:	7f 40       	sbci	r23, 0x0F	; 15
     234:	00 7c       	andi	r16, 0xC0	; 192
     236:	04 18       	sub	r0, r4
     238:	04 78       	andi	r16, 0x84	; 132
     23a:	7c 08       	sbc	r7, r12
     23c:	04 04       	cpc	r0, r4
     23e:	78 38       	cpi	r23, 0x88	; 136
     240:	44 44       	sbci	r20, 0x44	; 68
     242:	44 38       	cpi	r20, 0x84	; 132
     244:	7c 14       	cp	r7, r12
     246:	14 14       	cp	r1, r4
     248:	08 08       	sbc	r0, r8
     24a:	14 14       	cp	r1, r4
     24c:	14 7c       	andi	r17, 0xC4	; 196
     24e:	7c 08       	sbc	r7, r12
     250:	04 04       	cpc	r0, r4
     252:	08 48       	sbci	r16, 0x88	; 136
     254:	54 54       	subi	r21, 0x44	; 68
     256:	54 20       	and	r5, r4
     258:	04 3f       	cpi	r16, 0xF4	; 244
     25a:	44 40       	sbci	r20, 0x04	; 4
     25c:	20 3c       	cpi	r18, 0xC0	; 192
     25e:	40 40       	sbci	r20, 0x00	; 0
     260:	20 7c       	andi	r18, 0xC0	; 192
     262:	1c 20       	and	r1, r12
     264:	40 20       	and	r4, r0
     266:	1c 3c       	cpi	r17, 0xCC	; 204
     268:	40 30       	cpi	r20, 0x00	; 0
     26a:	40 3c       	cpi	r20, 0xC0	; 192
     26c:	44 28       	or	r4, r4
     26e:	10 28       	or	r1, r0
     270:	44 0c       	add	r4, r4
     272:	50 50       	subi	r21, 0x00	; 0
     274:	50 3c       	cpi	r21, 0xC0	; 192
     276:	44 64       	ori	r20, 0x44	; 68
     278:	54 4c       	sbci	r21, 0xC4	; 196
     27a:	44 00       	.word	0x0044	; ????
     27c:	08 36       	cpi	r16, 0x68	; 104
     27e:	41 00       	.word	0x0041	; ????
     280:	00 00       	nop
     282:	7f 00       	.word	0x007f	; ????
     284:	00 00       	nop
     286:	41 36       	cpi	r20, 0x61	; 97
     288:	08 00       	.word	0x0008	; ????
     28a:	10 08       	sbc	r1, r0
     28c:	08 10       	cpse	r0, r8
     28e:	08 00       	.word	0x0008	; ????
     290:	00 00       	nop
	...

00000294 <INIT_SSD1306>:
     294:	11 ae 00 a8 01 3f 20 01 00 40 00 d3 01 00 a1 00     .....? ..@......
     2a4:	c8 00 da 01 12 81 01 7f a4 00 a6 00 d5 01 80 d9     ................
     2b4:	01 c2 db 01 20 8d 01 14 2e 00 af 00                 .... .......

000002c0 <__ctors_end>:
     2c0:	11 24       	eor	r1, r1
     2c2:	1f be       	out	0x3f, r1	; 63
     2c4:	cf ef       	ldi	r28, 0xFF	; 255
     2c6:	d8 e0       	ldi	r29, 0x08	; 8
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	cd bf       	out	0x3d, r28	; 61

000002cc <__do_copy_data>:
     2cc:	11 e0       	ldi	r17, 0x01	; 1
     2ce:	a0 e0       	ldi	r26, 0x00	; 0
     2d0:	b1 e0       	ldi	r27, 0x01	; 1
     2d2:	ee e7       	ldi	r30, 0x7E	; 126
     2d4:	f9 e1       	ldi	r31, 0x19	; 25
     2d6:	02 c0       	rjmp	.+4      	; 0x2dc <__do_copy_data+0x10>
     2d8:	05 90       	lpm	r0, Z+
     2da:	0d 92       	st	X+, r0
     2dc:	a6 3c       	cpi	r26, 0xC6	; 198
     2de:	b1 07       	cpc	r27, r17
     2e0:	d9 f7       	brne	.-10     	; 0x2d8 <__do_copy_data+0xc>

000002e2 <__do_clear_bss>:
     2e2:	22 e0       	ldi	r18, 0x02	; 2
     2e4:	a6 ec       	ldi	r26, 0xC6	; 198
     2e6:	b1 e0       	ldi	r27, 0x01	; 1
     2e8:	01 c0       	rjmp	.+2      	; 0x2ec <.do_clear_bss_start>

000002ea <.do_clear_bss_loop>:
     2ea:	1d 92       	st	X+, r1

000002ec <.do_clear_bss_start>:
     2ec:	ab 31       	cpi	r26, 0x1B	; 27
     2ee:	b2 07       	cpc	r27, r18
     2f0:	e1 f7       	brne	.-8      	; 0x2ea <.do_clear_bss_loop>
     2f2:	b7 d6       	rcall	.+3438   	; 0x1062 <main>
     2f4:	0c 94 bd 0c 	jmp	0x197a	; 0x197a <_exit>

000002f8 <__bad_interrupt>:
     2f8:	83 ce       	rjmp	.-762    	; 0x0 <__vectors>

000002fa <SSD1306_Send_StartAndSLAW>:
  // TWI STOP
  // -------------------------------------------------------------------------------------
  TWI_Stop ();

  return SSD1306_SUCCESS;                                         // success
}
     2fa:	cf 93       	push	r28
     2fc:	df 93       	push	r29
     2fe:	00 d0       	rcall	.+0      	; 0x300 <SSD1306_Send_StartAndSLAW+0x6>
     300:	cd b7       	in	r28, 0x3d	; 61
     302:	de b7       	in	r29, 0x3e	; 62
     304:	8a 83       	std	Y+2, r24	; 0x02
     306:	8f ef       	ldi	r24, 0xFF	; 255
     308:	89 83       	std	Y+1, r24	; 0x01
     30a:	ac d3       	rcall	.+1880   	; 0xa64 <TWI_MT_Start>
     30c:	89 83       	std	Y+1, r24	; 0x01
     30e:	89 81       	ldd	r24, Y+1	; 0x01
     310:	88 23       	and	r24, r24
     312:	11 f0       	breq	.+4      	; 0x318 <SSD1306_Send_StartAndSLAW+0x1e>
     314:	89 81       	ldd	r24, Y+1	; 0x01
     316:	09 c0       	rjmp	.+18     	; 0x32a <SSD1306_Send_StartAndSLAW+0x30>
     318:	8a 81       	ldd	r24, Y+2	; 0x02
     31a:	e9 d3       	rcall	.+2002   	; 0xaee <TWI_MT_Send_SLAW>
     31c:	89 83       	std	Y+1, r24	; 0x01
     31e:	89 81       	ldd	r24, Y+1	; 0x01
     320:	88 23       	and	r24, r24
     322:	11 f0       	breq	.+4      	; 0x328 <SSD1306_Send_StartAndSLAW+0x2e>
     324:	89 81       	ldd	r24, Y+1	; 0x01
     326:	01 c0       	rjmp	.+2      	; 0x32a <SSD1306_Send_StartAndSLAW+0x30>
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	df 91       	pop	r29
     330:	cf 91       	pop	r28
     332:	08 95       	ret

00000334 <SSD1306_Send_Command>:
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
     338:	00 d0       	rcall	.+0      	; 0x33a <SSD1306_Send_Command+0x6>
     33a:	cd b7       	in	r28, 0x3d	; 61
     33c:	de b7       	in	r29, 0x3e	; 62
     33e:	8a 83       	std	Y+2, r24	; 0x02
     340:	8f ef       	ldi	r24, 0xFF	; 255
     342:	89 83       	std	Y+1, r24	; 0x01
     344:	80 e8       	ldi	r24, 0x80	; 128
     346:	0e d4       	rcall	.+2076   	; 0xb64 <TWI_MT_Send_Data>
     348:	89 83       	std	Y+1, r24	; 0x01
     34a:	89 81       	ldd	r24, Y+1	; 0x01
     34c:	88 23       	and	r24, r24
     34e:	11 f0       	breq	.+4      	; 0x354 <SSD1306_Send_Command+0x20>
     350:	89 81       	ldd	r24, Y+1	; 0x01
     352:	09 c0       	rjmp	.+18     	; 0x366 <SSD1306_Send_Command+0x32>
     354:	8a 81       	ldd	r24, Y+2	; 0x02
     356:	06 d4       	rcall	.+2060   	; 0xb64 <TWI_MT_Send_Data>
     358:	89 83       	std	Y+1, r24	; 0x01
     35a:	89 81       	ldd	r24, Y+1	; 0x01
     35c:	88 23       	and	r24, r24
     35e:	11 f0       	breq	.+4      	; 0x364 <SSD1306_Send_Command+0x30>
     360:	89 81       	ldd	r24, Y+1	; 0x01
     362:	01 c0       	rjmp	.+2      	; 0x366 <SSD1306_Send_Command+0x32>
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	08 95       	ret

00000370 <SSD1306_Init>:
     370:	cf 93       	push	r28
     372:	df 93       	push	r29
     374:	cd b7       	in	r28, 0x3d	; 61
     376:	de b7       	in	r29, 0x3e	; 62
     378:	a0 97       	sbiw	r28, 0x20	; 32
     37a:	0f b6       	in	r0, 0x3f	; 63
     37c:	f8 94       	cli
     37e:	de bf       	out	0x3e, r29	; 62
     380:	0f be       	out	0x3f, r0	; 63
     382:	cd bf       	out	0x3d, r28	; 61
     384:	88 a3       	std	Y+32, r24	; 0x20
     386:	84 e9       	ldi	r24, 0x94	; 148
     388:	92 e0       	ldi	r25, 0x02	; 2
     38a:	9a 83       	std	Y+2, r25	; 0x02
     38c:	89 83       	std	Y+1, r24	; 0x01
     38e:	8f ef       	ldi	r24, 0xFF	; 255
     390:	8d 83       	std	Y+5, r24	; 0x05
     392:	89 81       	ldd	r24, Y+1	; 0x01
     394:	9a 81       	ldd	r25, Y+2	; 0x02
     396:	9c 01       	movw	r18, r24
     398:	2f 5f       	subi	r18, 0xFF	; 255
     39a:	3f 4f       	sbci	r19, 0xFF	; 255
     39c:	3a 83       	std	Y+2, r19	; 0x02
     39e:	29 83       	std	Y+1, r18	; 0x01
     3a0:	9f 83       	std	Y+7, r25	; 0x07
     3a2:	8e 83       	std	Y+6, r24	; 0x06
     3a4:	8e 81       	ldd	r24, Y+6	; 0x06
     3a6:	9f 81       	ldd	r25, Y+7	; 0x07
     3a8:	fc 01       	movw	r30, r24
     3aa:	84 91       	lpm	r24, Z
     3ac:	88 87       	std	Y+8, r24	; 0x08
     3ae:	88 85       	ldd	r24, Y+8	; 0x08
     3b0:	8c 83       	std	Y+4, r24	; 0x04
     3b2:	36 d3       	rcall	.+1644   	; 0xa20 <TWI_Init>
     3b4:	88 a1       	ldd	r24, Y+32	; 0x20
     3b6:	a1 df       	rcall	.-190    	; 0x2fa <SSD1306_Send_StartAndSLAW>
     3b8:	8d 83       	std	Y+5, r24	; 0x05
     3ba:	8d 81       	ldd	r24, Y+5	; 0x05
     3bc:	88 23       	and	r24, r24
     3be:	11 f0       	breq	.+4      	; 0x3c4 <SSD1306_Init+0x54>
     3c0:	8d 81       	ldd	r24, Y+5	; 0x05
     3c2:	c1 c0       	rjmp	.+386    	; 0x546 <__EEPROM_REGION_LENGTH__+0x146>
     3c4:	84 ee       	ldi	r24, 0xE4	; 228
     3c6:	b6 df       	rcall	.-148    	; 0x334 <SSD1306_Send_Command>
     3c8:	8d 83       	std	Y+5, r24	; 0x05
     3ca:	8d 81       	ldd	r24, Y+5	; 0x05
     3cc:	88 23       	and	r24, r24
     3ce:	11 f0       	breq	.+4      	; 0x3d4 <SSD1306_Init+0x64>
     3d0:	8d 81       	ldd	r24, Y+5	; 0x05
     3d2:	b9 c0       	rjmp	.+370    	; 0x546 <__EEPROM_REGION_LENGTH__+0x146>
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	a0 e8       	ldi	r26, 0x80	; 128
     3da:	bf e3       	ldi	r27, 0x3F	; 63
     3dc:	8a 8b       	std	Y+18, r24	; 0x12
     3de:	9b 8b       	std	Y+19, r25	; 0x13
     3e0:	ac 8b       	std	Y+20, r26	; 0x14
     3e2:	bd 8b       	std	Y+21, r27	; 0x15
     3e4:	20 e0       	ldi	r18, 0x00	; 0
     3e6:	30 e0       	ldi	r19, 0x00	; 0
     3e8:	4a e7       	ldi	r20, 0x7A	; 122
     3ea:	53 e4       	ldi	r21, 0x43	; 67
     3ec:	6a 89       	ldd	r22, Y+18	; 0x12
     3ee:	7b 89       	ldd	r23, Y+19	; 0x13
     3f0:	8c 89       	ldd	r24, Y+20	; 0x14
     3f2:	9d 89       	ldd	r25, Y+21	; 0x15
     3f4:	17 d7       	rcall	.+3630   	; 0x1224 <__mulsf3>
     3f6:	dc 01       	movw	r26, r24
     3f8:	cb 01       	movw	r24, r22
     3fa:	8e 8b       	std	Y+22, r24	; 0x16
     3fc:	9f 8b       	std	Y+23, r25	; 0x17
     3fe:	a8 8f       	std	Y+24, r26	; 0x18
     400:	b9 8f       	std	Y+25, r27	; 0x19
     402:	20 e0       	ldi	r18, 0x00	; 0
     404:	30 e0       	ldi	r19, 0x00	; 0
     406:	40 e8       	ldi	r20, 0x80	; 128
     408:	5f e3       	ldi	r21, 0x3F	; 63
     40a:	6e 89       	ldd	r22, Y+22	; 0x16
     40c:	7f 89       	ldd	r23, Y+23	; 0x17
     40e:	88 8d       	ldd	r24, Y+24	; 0x18
     410:	99 8d       	ldd	r25, Y+25	; 0x19
     412:	87 d6       	rcall	.+3342   	; 0x1122 <__cmpsf2>
     414:	88 23       	and	r24, r24
     416:	2c f4       	brge	.+10     	; 0x422 <__EEPROM_REGION_LENGTH__+0x22>
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	9b 8f       	std	Y+27, r25	; 0x1b
     41e:	8a 8f       	std	Y+26, r24	; 0x1a
     420:	3b c0       	rjmp	.+118    	; 0x498 <__EEPROM_REGION_LENGTH__+0x98>
     422:	20 e0       	ldi	r18, 0x00	; 0
     424:	3f ef       	ldi	r19, 0xFF	; 255
     426:	4f e7       	ldi	r20, 0x7F	; 127
     428:	57 e4       	ldi	r21, 0x47	; 71
     42a:	6e 89       	ldd	r22, Y+22	; 0x16
     42c:	7f 89       	ldd	r23, Y+23	; 0x17
     42e:	88 8d       	ldd	r24, Y+24	; 0x18
     430:	99 8d       	ldd	r25, Y+25	; 0x19
     432:	f4 d6       	rcall	.+3560   	; 0x121c <__gesf2>
     434:	18 16       	cp	r1, r24
     436:	3c f5       	brge	.+78     	; 0x486 <__EEPROM_REGION_LENGTH__+0x86>
     438:	20 e0       	ldi	r18, 0x00	; 0
     43a:	30 e0       	ldi	r19, 0x00	; 0
     43c:	40 e2       	ldi	r20, 0x20	; 32
     43e:	51 e4       	ldi	r21, 0x41	; 65
     440:	6a 89       	ldd	r22, Y+18	; 0x12
     442:	7b 89       	ldd	r23, Y+19	; 0x13
     444:	8c 89       	ldd	r24, Y+20	; 0x14
     446:	9d 89       	ldd	r25, Y+21	; 0x15
     448:	ed d6       	rcall	.+3546   	; 0x1224 <__mulsf3>
     44a:	dc 01       	movw	r26, r24
     44c:	cb 01       	movw	r24, r22
     44e:	bc 01       	movw	r22, r24
     450:	cd 01       	movw	r24, r26
     452:	6b d6       	rcall	.+3286   	; 0x112a <__fixunssfsi>
     454:	dc 01       	movw	r26, r24
     456:	cb 01       	movw	r24, r22
     458:	9b 8f       	std	Y+27, r25	; 0x1b
     45a:	8a 8f       	std	Y+26, r24	; 0x1a
     45c:	0f c0       	rjmp	.+30     	; 0x47c <__EEPROM_REGION_LENGTH__+0x7c>
     45e:	89 e1       	ldi	r24, 0x19	; 25
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	9d 8f       	std	Y+29, r25	; 0x1d
     464:	8c 8f       	std	Y+28, r24	; 0x1c
     466:	8c 8d       	ldd	r24, Y+28	; 0x1c
     468:	9d 8d       	ldd	r25, Y+29	; 0x1d
     46a:	01 97       	sbiw	r24, 0x01	; 1
     46c:	f1 f7       	brne	.-4      	; 0x46a <__EEPROM_REGION_LENGTH__+0x6a>
     46e:	9d 8f       	std	Y+29, r25	; 0x1d
     470:	8c 8f       	std	Y+28, r24	; 0x1c
     472:	8a 8d       	ldd	r24, Y+26	; 0x1a
     474:	9b 8d       	ldd	r25, Y+27	; 0x1b
     476:	01 97       	sbiw	r24, 0x01	; 1
     478:	9b 8f       	std	Y+27, r25	; 0x1b
     47a:	8a 8f       	std	Y+26, r24	; 0x1a
     47c:	8a 8d       	ldd	r24, Y+26	; 0x1a
     47e:	9b 8d       	ldd	r25, Y+27	; 0x1b
     480:	89 2b       	or	r24, r25
     482:	69 f7       	brne	.-38     	; 0x45e <__EEPROM_REGION_LENGTH__+0x5e>
     484:	13 c0       	rjmp	.+38     	; 0x4ac <__EEPROM_REGION_LENGTH__+0xac>
     486:	6e 89       	ldd	r22, Y+22	; 0x16
     488:	7f 89       	ldd	r23, Y+23	; 0x17
     48a:	88 8d       	ldd	r24, Y+24	; 0x18
     48c:	99 8d       	ldd	r25, Y+25	; 0x19
     48e:	4d d6       	rcall	.+3226   	; 0x112a <__fixunssfsi>
     490:	dc 01       	movw	r26, r24
     492:	cb 01       	movw	r24, r22
     494:	9b 8f       	std	Y+27, r25	; 0x1b
     496:	8a 8f       	std	Y+26, r24	; 0x1a
     498:	8a 8d       	ldd	r24, Y+26	; 0x1a
     49a:	9b 8d       	ldd	r25, Y+27	; 0x1b
     49c:	9f 8f       	std	Y+31, r25	; 0x1f
     49e:	8e 8f       	std	Y+30, r24	; 0x1e
     4a0:	8e 8d       	ldd	r24, Y+30	; 0x1e
     4a2:	9f 8d       	ldd	r25, Y+31	; 0x1f
     4a4:	01 97       	sbiw	r24, 0x01	; 1
     4a6:	f1 f7       	brne	.-4      	; 0x4a4 <__EEPROM_REGION_LENGTH__+0xa4>
     4a8:	9f 8f       	std	Y+31, r25	; 0x1f
     4aa:	8e 8f       	std	Y+30, r24	; 0x1e
     4ac:	43 c0       	rjmp	.+134    	; 0x534 <__EEPROM_REGION_LENGTH__+0x134>
     4ae:	89 81       	ldd	r24, Y+1	; 0x01
     4b0:	9a 81       	ldd	r25, Y+2	; 0x02
     4b2:	9c 01       	movw	r18, r24
     4b4:	2f 5f       	subi	r18, 0xFF	; 255
     4b6:	3f 4f       	sbci	r19, 0xFF	; 255
     4b8:	3a 83       	std	Y+2, r19	; 0x02
     4ba:	29 83       	std	Y+1, r18	; 0x01
     4bc:	9a 87       	std	Y+10, r25	; 0x0a
     4be:	89 87       	std	Y+9, r24	; 0x09
     4c0:	89 85       	ldd	r24, Y+9	; 0x09
     4c2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4c4:	fc 01       	movw	r30, r24
     4c6:	84 91       	lpm	r24, Z
     4c8:	8b 87       	std	Y+11, r24	; 0x0b
     4ca:	8b 85       	ldd	r24, Y+11	; 0x0b
     4cc:	33 df       	rcall	.-410    	; 0x334 <SSD1306_Send_Command>
     4ce:	8d 83       	std	Y+5, r24	; 0x05
     4d0:	8d 81       	ldd	r24, Y+5	; 0x05
     4d2:	88 23       	and	r24, r24
     4d4:	11 f0       	breq	.+4      	; 0x4da <__EEPROM_REGION_LENGTH__+0xda>
     4d6:	8d 81       	ldd	r24, Y+5	; 0x05
     4d8:	36 c0       	rjmp	.+108    	; 0x546 <__EEPROM_REGION_LENGTH__+0x146>
     4da:	89 81       	ldd	r24, Y+1	; 0x01
     4dc:	9a 81       	ldd	r25, Y+2	; 0x02
     4de:	9c 01       	movw	r18, r24
     4e0:	2f 5f       	subi	r18, 0xFF	; 255
     4e2:	3f 4f       	sbci	r19, 0xFF	; 255
     4e4:	3a 83       	std	Y+2, r19	; 0x02
     4e6:	29 83       	std	Y+1, r18	; 0x01
     4e8:	9d 87       	std	Y+13, r25	; 0x0d
     4ea:	8c 87       	std	Y+12, r24	; 0x0c
     4ec:	8c 85       	ldd	r24, Y+12	; 0x0c
     4ee:	9d 85       	ldd	r25, Y+13	; 0x0d
     4f0:	fc 01       	movw	r30, r24
     4f2:	84 91       	lpm	r24, Z
     4f4:	8e 87       	std	Y+14, r24	; 0x0e
     4f6:	8e 85       	ldd	r24, Y+14	; 0x0e
     4f8:	8b 83       	std	Y+3, r24	; 0x03
     4fa:	16 c0       	rjmp	.+44     	; 0x528 <__EEPROM_REGION_LENGTH__+0x128>
     4fc:	89 81       	ldd	r24, Y+1	; 0x01
     4fe:	9a 81       	ldd	r25, Y+2	; 0x02
     500:	9c 01       	movw	r18, r24
     502:	2f 5f       	subi	r18, 0xFF	; 255
     504:	3f 4f       	sbci	r19, 0xFF	; 255
     506:	3a 83       	std	Y+2, r19	; 0x02
     508:	29 83       	std	Y+1, r18	; 0x01
     50a:	98 8b       	std	Y+16, r25	; 0x10
     50c:	8f 87       	std	Y+15, r24	; 0x0f
     50e:	8f 85       	ldd	r24, Y+15	; 0x0f
     510:	98 89       	ldd	r25, Y+16	; 0x10
     512:	fc 01       	movw	r30, r24
     514:	84 91       	lpm	r24, Z
     516:	89 8b       	std	Y+17, r24	; 0x11
     518:	89 89       	ldd	r24, Y+17	; 0x11
     51a:	0c df       	rcall	.-488    	; 0x334 <SSD1306_Send_Command>
     51c:	8d 83       	std	Y+5, r24	; 0x05
     51e:	8d 81       	ldd	r24, Y+5	; 0x05
     520:	88 23       	and	r24, r24
     522:	11 f0       	breq	.+4      	; 0x528 <__EEPROM_REGION_LENGTH__+0x128>
     524:	8d 81       	ldd	r24, Y+5	; 0x05
     526:	0f c0       	rjmp	.+30     	; 0x546 <__EEPROM_REGION_LENGTH__+0x146>
     528:	8b 81       	ldd	r24, Y+3	; 0x03
     52a:	9f ef       	ldi	r25, 0xFF	; 255
     52c:	98 0f       	add	r25, r24
     52e:	9b 83       	std	Y+3, r25	; 0x03
     530:	88 23       	and	r24, r24
     532:	21 f7       	brne	.-56     	; 0x4fc <__EEPROM_REGION_LENGTH__+0xfc>
     534:	8c 81       	ldd	r24, Y+4	; 0x04
     536:	9f ef       	ldi	r25, 0xFF	; 255
     538:	98 0f       	add	r25, r24
     53a:	9c 83       	std	Y+4, r25	; 0x04
     53c:	88 23       	and	r24, r24
     53e:	09 f0       	breq	.+2      	; 0x542 <__EEPROM_REGION_LENGTH__+0x142>
     540:	b6 cf       	rjmp	.-148    	; 0x4ae <__EEPROM_REGION_LENGTH__+0xae>
     542:	4a d3       	rcall	.+1684   	; 0xbd8 <TWI_Stop>
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	a0 96       	adiw	r28, 0x20	; 32
     548:	0f b6       	in	r0, 0x3f	; 63
     54a:	f8 94       	cli
     54c:	de bf       	out	0x3e, r29	; 62
     54e:	0f be       	out	0x3f, r0	; 63
     550:	cd bf       	out	0x3d, r28	; 61
     552:	df 91       	pop	r29
     554:	cf 91       	pop	r28
     556:	08 95       	ret

00000558 <SSD1306_ClearScreen>:
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	00 d0       	rcall	.+0      	; 0x55e <SSD1306_ClearScreen+0x6>
     55e:	1f 92       	push	r1
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
     564:	8f ef       	ldi	r24, 0xFF	; 255
     566:	8b 83       	std	Y+3, r24	; 0x03
     568:	8c e3       	ldi	r24, 0x3C	; 60
     56a:	c7 de       	rcall	.-626    	; 0x2fa <SSD1306_Send_StartAndSLAW>
     56c:	8b 83       	std	Y+3, r24	; 0x03
     56e:	8b 81       	ldd	r24, Y+3	; 0x03
     570:	88 23       	and	r24, r24
     572:	11 f0       	breq	.+4      	; 0x578 <SSD1306_ClearScreen+0x20>
     574:	8b 81       	ldd	r24, Y+3	; 0x03
     576:	57 c0       	rjmp	.+174    	; 0x626 <SSD1306_ClearScreen+0xce>
     578:	81 e2       	ldi	r24, 0x21	; 33
     57a:	dc de       	rcall	.-584    	; 0x334 <SSD1306_Send_Command>
     57c:	8b 83       	std	Y+3, r24	; 0x03
     57e:	8b 81       	ldd	r24, Y+3	; 0x03
     580:	88 23       	and	r24, r24
     582:	11 f0       	breq	.+4      	; 0x588 <SSD1306_ClearScreen+0x30>
     584:	8b 81       	ldd	r24, Y+3	; 0x03
     586:	4f c0       	rjmp	.+158    	; 0x626 <SSD1306_ClearScreen+0xce>
     588:	80 e0       	ldi	r24, 0x00	; 0
     58a:	d4 de       	rcall	.-600    	; 0x334 <SSD1306_Send_Command>
     58c:	8b 83       	std	Y+3, r24	; 0x03
     58e:	8b 81       	ldd	r24, Y+3	; 0x03
     590:	88 23       	and	r24, r24
     592:	11 f0       	breq	.+4      	; 0x598 <SSD1306_ClearScreen+0x40>
     594:	8b 81       	ldd	r24, Y+3	; 0x03
     596:	47 c0       	rjmp	.+142    	; 0x626 <SSD1306_ClearScreen+0xce>
     598:	8f e7       	ldi	r24, 0x7F	; 127
     59a:	cc de       	rcall	.-616    	; 0x334 <SSD1306_Send_Command>
     59c:	8b 83       	std	Y+3, r24	; 0x03
     59e:	8b 81       	ldd	r24, Y+3	; 0x03
     5a0:	88 23       	and	r24, r24
     5a2:	11 f0       	breq	.+4      	; 0x5a8 <SSD1306_ClearScreen+0x50>
     5a4:	8b 81       	ldd	r24, Y+3	; 0x03
     5a6:	3f c0       	rjmp	.+126    	; 0x626 <SSD1306_ClearScreen+0xce>
     5a8:	10 92 c7 01 	sts	0x01C7, r1	; 0x8001c7 <__data_end+0x1>
     5ac:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <__data_end>
     5b0:	82 e2       	ldi	r24, 0x22	; 34
     5b2:	c0 de       	rcall	.-640    	; 0x334 <SSD1306_Send_Command>
     5b4:	8b 83       	std	Y+3, r24	; 0x03
     5b6:	8b 81       	ldd	r24, Y+3	; 0x03
     5b8:	88 23       	and	r24, r24
     5ba:	11 f0       	breq	.+4      	; 0x5c0 <SSD1306_ClearScreen+0x68>
     5bc:	8b 81       	ldd	r24, Y+3	; 0x03
     5be:	33 c0       	rjmp	.+102    	; 0x626 <SSD1306_ClearScreen+0xce>
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	b8 de       	rcall	.-656    	; 0x334 <SSD1306_Send_Command>
     5c4:	8b 83       	std	Y+3, r24	; 0x03
     5c6:	8b 81       	ldd	r24, Y+3	; 0x03
     5c8:	88 23       	and	r24, r24
     5ca:	11 f0       	breq	.+4      	; 0x5d0 <SSD1306_ClearScreen+0x78>
     5cc:	8b 81       	ldd	r24, Y+3	; 0x03
     5ce:	2b c0       	rjmp	.+86     	; 0x626 <SSD1306_ClearScreen+0xce>
     5d0:	87 e0       	ldi	r24, 0x07	; 7
     5d2:	b0 de       	rcall	.-672    	; 0x334 <SSD1306_Send_Command>
     5d4:	8b 83       	std	Y+3, r24	; 0x03
     5d6:	8b 81       	ldd	r24, Y+3	; 0x03
     5d8:	88 23       	and	r24, r24
     5da:	11 f0       	breq	.+4      	; 0x5e0 <SSD1306_ClearScreen+0x88>
     5dc:	8b 81       	ldd	r24, Y+3	; 0x03
     5de:	23 c0       	rjmp	.+70     	; 0x626 <SSD1306_ClearScreen+0xce>
     5e0:	10 92 c9 01 	sts	0x01C9, r1	; 0x8001c9 <_indexPage+0x1>
     5e4:	10 92 c8 01 	sts	0x01C8, r1	; 0x8001c8 <_indexPage>
     5e8:	80 e4       	ldi	r24, 0x40	; 64
     5ea:	bc d2       	rcall	.+1400   	; 0xb64 <TWI_MT_Send_Data>
     5ec:	8b 83       	std	Y+3, r24	; 0x03
     5ee:	8b 81       	ldd	r24, Y+3	; 0x03
     5f0:	88 23       	and	r24, r24
     5f2:	11 f0       	breq	.+4      	; 0x5f8 <SSD1306_ClearScreen+0xa0>
     5f4:	8b 81       	ldd	r24, Y+3	; 0x03
     5f6:	17 c0       	rjmp	.+46     	; 0x626 <SSD1306_ClearScreen+0xce>
     5f8:	1a 82       	std	Y+2, r1	; 0x02
     5fa:	19 82       	std	Y+1, r1	; 0x01
     5fc:	0d c0       	rjmp	.+26     	; 0x618 <SSD1306_ClearScreen+0xc0>
     5fe:	80 e0       	ldi	r24, 0x00	; 0
     600:	b1 d2       	rcall	.+1378   	; 0xb64 <TWI_MT_Send_Data>
     602:	8b 83       	std	Y+3, r24	; 0x03
     604:	8b 81       	ldd	r24, Y+3	; 0x03
     606:	88 23       	and	r24, r24
     608:	11 f0       	breq	.+4      	; 0x60e <SSD1306_ClearScreen+0xb6>
     60a:	8b 81       	ldd	r24, Y+3	; 0x03
     60c:	0c c0       	rjmp	.+24     	; 0x626 <SSD1306_ClearScreen+0xce>
     60e:	89 81       	ldd	r24, Y+1	; 0x01
     610:	9a 81       	ldd	r25, Y+2	; 0x02
     612:	01 96       	adiw	r24, 0x01	; 1
     614:	9a 83       	std	Y+2, r25	; 0x02
     616:	89 83       	std	Y+1, r24	; 0x01
     618:	89 81       	ldd	r24, Y+1	; 0x01
     61a:	9a 81       	ldd	r25, Y+2	; 0x02
     61c:	81 15       	cp	r24, r1
     61e:	94 40       	sbci	r25, 0x04	; 4
     620:	70 f3       	brcs	.-36     	; 0x5fe <SSD1306_ClearScreen+0xa6>
     622:	da d2       	rcall	.+1460   	; 0xbd8 <TWI_Stop>
     624:	80 e0       	ldi	r24, 0x00	; 0
     626:	0f 90       	pop	r0
     628:	0f 90       	pop	r0
     62a:	0f 90       	pop	r0
     62c:	df 91       	pop	r29
     62e:	cf 91       	pop	r28
     630:	08 95       	ret

00000632 <SSD1306_SetWindow>:
 * @param   uint8_t page -> 0 ... 3 or 7
 *
 * @return  void
 */
uint8_t SSD1306_SetWindow (uint8_t x1, uint8_t x2, uint8_t y1, uint8_t y2)
{
     632:	cf 93       	push	r28
     634:	df 93       	push	r29
     636:	00 d0       	rcall	.+0      	; 0x638 <SSD1306_SetWindow+0x6>
     638:	00 d0       	rcall	.+0      	; 0x63a <SSD1306_SetWindow+0x8>
     63a:	1f 92       	push	r1
     63c:	cd b7       	in	r28, 0x3d	; 61
     63e:	de b7       	in	r29, 0x3e	; 62
     640:	8a 83       	std	Y+2, r24	; 0x02
     642:	6b 83       	std	Y+3, r22	; 0x03
     644:	4c 83       	std	Y+4, r20	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
  uint8_t status = INIT_STATUS;                                   // TWI init status 0xFF
     648:	8f ef       	ldi	r24, 0xFF	; 255
     64a:	89 83       	std	Y+1, r24	; 0x01

  // TWI START & SLAW
  // -------------------------------------------------------------------------------------
  status = SSD1306_Send_StartAndSLAW (SSD1306_ADDR);              // start & SLAW
     64c:	8c e3       	ldi	r24, 0x3C	; 60
     64e:	55 de       	rcall	.-854    	; 0x2fa <SSD1306_Send_StartAndSLAW>
     650:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     652:	89 81       	ldd	r24, Y+1	; 0x01
     654:	88 23       	and	r24, r24
     656:	11 f0       	breq	.+4      	; 0x65c <SSD1306_SetWindow+0x2a>
    return status;                                                // error
     658:	89 81       	ldd	r24, Y+1	; 0x01
     65a:	40 c0       	rjmp	.+128    	; 0x6dc <SSD1306_SetWindow+0xaa>
  }
  // COLUMN
  // -------------------------------------------------------------------------------------
  status = SSD1306_Send_Command (SSD1306_SET_COLUMN_ADDR);        // 0x21
     65c:	81 e2       	ldi	r24, 0x21	; 33
     65e:	6a de       	rcall	.-812    	; 0x334 <SSD1306_Send_Command>
     660:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     662:	89 81       	ldd	r24, Y+1	; 0x01
     664:	88 23       	and	r24, r24
     666:	11 f0       	breq	.+4      	; 0x66c <SSD1306_SetWindow+0x3a>
    return status;                                                // error
     668:	89 81       	ldd	r24, Y+1	; 0x01
  }
  status = SSD1306_Send_Command (x1);                             // start COLUMN
     66a:	38 c0       	rjmp	.+112    	; 0x6dc <SSD1306_SetWindow+0xaa>
     66c:	8a 81       	ldd	r24, Y+2	; 0x02
     66e:	62 de       	rcall	.-828    	; 0x334 <SSD1306_Send_Command>
     670:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     672:	89 81       	ldd	r24, Y+1	; 0x01
     674:	88 23       	and	r24, r24
     676:	11 f0       	breq	.+4      	; 0x67c <SSD1306_SetWindow+0x4a>
    return status;                                                // error
     678:	89 81       	ldd	r24, Y+1	; 0x01
  }
  status = SSD1306_Send_Command (x2);                             // end COLUMN
     67a:	30 c0       	rjmp	.+96     	; 0x6dc <SSD1306_SetWindow+0xaa>
     67c:	8b 81       	ldd	r24, Y+3	; 0x03
     67e:	5a de       	rcall	.-844    	; 0x334 <SSD1306_Send_Command>
     680:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     682:	89 81       	ldd	r24, Y+1	; 0x01
     684:	88 23       	and	r24, r24
     686:	11 f0       	breq	.+4      	; 0x68c <SSD1306_SetWindow+0x5a>
    return status;                                                // error
     688:	89 81       	ldd	r24, Y+1	; 0x01
     68a:	28 c0       	rjmp	.+80     	; 0x6dc <SSD1306_SetWindow+0xaa>
  }
  _indexCol = x1;                                                 // update column index
     68c:	8a 81       	ldd	r24, Y+2	; 0x02
     68e:	88 2f       	mov	r24, r24
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	90 93 c7 01 	sts	0x01C7, r25	; 0x8001c7 <__data_end+0x1>
     696:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <__data_end>
  // PAGE
  // -------------------------------------------------------------------------------------
  status = SSD1306_Send_Command (SSD1306_SET_PAGE_ADDR);          // 0x22
     69a:	82 e2       	ldi	r24, 0x22	; 34
     69c:	4b de       	rcall	.-874    	; 0x334 <SSD1306_Send_Command>
     69e:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     6a0:	89 81       	ldd	r24, Y+1	; 0x01
     6a2:	88 23       	and	r24, r24
    return status;                                                // error
     6a4:	11 f0       	breq	.+4      	; 0x6aa <SSD1306_SetWindow+0x78>
     6a6:	89 81       	ldd	r24, Y+1	; 0x01
  }
  status = SSD1306_Send_Command (y1);                             // start PAGE
     6a8:	19 c0       	rjmp	.+50     	; 0x6dc <SSD1306_SetWindow+0xaa>
     6aa:	8c 81       	ldd	r24, Y+4	; 0x04
     6ac:	43 de       	rcall	.-890    	; 0x334 <SSD1306_Send_Command>
     6ae:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     6b0:	89 81       	ldd	r24, Y+1	; 0x01
     6b2:	88 23       	and	r24, r24
    return status;                                                // error
     6b4:	11 f0       	breq	.+4      	; 0x6ba <SSD1306_SetWindow+0x88>
     6b6:	89 81       	ldd	r24, Y+1	; 0x01
  }
  status = SSD1306_Send_Command (y2);                             // end PAGE
     6b8:	11 c0       	rjmp	.+34     	; 0x6dc <SSD1306_SetWindow+0xaa>
     6ba:	8d 81       	ldd	r24, Y+5	; 0x05
     6bc:	3b de       	rcall	.-906    	; 0x334 <SSD1306_Send_Command>
     6be:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     6c0:	89 81       	ldd	r24, Y+1	; 0x01
     6c2:	88 23       	and	r24, r24
     6c4:	11 f0       	breq	.+4      	; 0x6ca <SSD1306_SetWindow+0x98>
    return status;                                                // error
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	09 c0       	rjmp	.+18     	; 0x6dc <SSD1306_SetWindow+0xaa>
  }
  _indexPage = y1;                                                // update column index
     6ca:	8c 81       	ldd	r24, Y+4	; 0x04
     6cc:	88 2f       	mov	r24, r24
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	90 93 c9 01 	sts	0x01C9, r25	; 0x8001c9 <_indexPage+0x1>
     6d4:	80 93 c8 01 	sts	0x01C8, r24	; 0x8001c8 <_indexPage>

  // TWI STOP
  // -------------------------------------------------------------------------------------
  TWI_Stop ();
     6d8:	7f d2       	rcall	.+1278   	; 0xbd8 <TWI_Stop>

  return SSD1306_SUCCESS;                                         // success
     6da:	80 e0       	ldi	r24, 0x00	; 0
}
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	0f 90       	pop	r0
     6e2:	0f 90       	pop	r0
     6e4:	0f 90       	pop	r0
     6e6:	df 91       	pop	r29
     6e8:	cf 91       	pop	r28
     6ea:	08 95       	ret

000006ec <SSD1306_SetPosition>:
 * @param   uint8_t page -> 0 ... 7
 *
 * @return  void
 */
uint8_t SSD1306_SetPosition (uint8_t x, uint8_t y)
{
     6ec:	cf 93       	push	r28
     6ee:	df 93       	push	r29
     6f0:	00 d0       	rcall	.+0      	; 0x6f2 <SSD1306_SetPosition+0x6>
     6f2:	00 d0       	rcall	.+0      	; 0x6f4 <SSD1306_SetPosition+0x8>
     6f4:	1f 92       	push	r1
     6f6:	cd b7       	in	r28, 0x3d	; 61
     6f8:	de b7       	in	r29, 0x3e	; 62
     6fa:	8c 83       	std	Y+4, r24	; 0x04
     6fc:	6d 83       	std	Y+5, r22	; 0x05
  uint8_t status = INIT_STATUS;                                   // TWI init status 0xFF
     6fe:	8f ef       	ldi	r24, 0xFF	; 255
     700:	89 83       	std	Y+1, r24	; 0x01
  uint8_t x_end = END_COLUMN_ADDR;
     702:	8f e7       	ldi	r24, 0x7F	; 127
     704:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t y_end = END_PAGE_ADDR;
     706:	87 e0       	ldi	r24, 0x07	; 7
     708:	8b 83       	std	Y+3, r24	; 0x03
 
  status = SSD1306_SetWindow (x, x_end, y, y_end);                // end COLUMN
     70a:	2b 81       	ldd	r18, Y+3	; 0x03
     70c:	4d 81       	ldd	r20, Y+5	; 0x05
     70e:	6a 81       	ldd	r22, Y+2	; 0x02
     710:	8c 81       	ldd	r24, Y+4	; 0x04
     712:	8f df       	rcall	.-226    	; 0x632 <SSD1306_SetWindow>
     714:	89 83       	std	Y+1, r24	; 0x01
  if (SSD1306_SUCCESS != status) {                                // check status
     716:	89 81       	ldd	r24, Y+1	; 0x01
     718:	88 23       	and	r24, r24
     71a:	11 f0       	breq	.+4      	; 0x720 <SSD1306_SetPosition+0x34>
    return status;                                                // error
     71c:	89 81       	ldd	r24, Y+1	; 0x01
     71e:	01 c0       	rjmp	.+2      	; 0x722 <SSD1306_SetPosition+0x36>
  }

  return SSD1306_SUCCESS;                                         // success
     720:	80 e0       	ldi	r24, 0x00	; 0
}
     722:	0f 90       	pop	r0
     724:	0f 90       	pop	r0
     726:	0f 90       	pop	r0
     728:	0f 90       	pop	r0
     72a:	0f 90       	pop	r0
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <SSD1306_UpdatePosition>:
 * @param   uint8_t page
 *
 * @return  uint8_t
 */
uint8_t SSD1306_UpdatePosition (uint8_t x, uint8_t p)
{
     732:	cf 93       	push	r28
     734:	df 93       	push	r29
     736:	00 d0       	rcall	.+0      	; 0x738 <SSD1306_UpdatePosition+0x6>
     738:	1f 92       	push	r1
     73a:	cd b7       	in	r28, 0x3d	; 61
     73c:	de b7       	in	r29, 0x3e	; 62
     73e:	8a 83       	std	Y+2, r24	; 0x02
     740:	6b 83       	std	Y+3, r22	; 0x03
  uint8_t status = INIT_STATUS;                                   // TWI init status 0xFF
     742:	8f ef       	ldi	r24, 0xFF	; 255
     744:	89 83       	std	Y+1, r24	; 0x01

  // check position
  // -------------------------------------------------------------------------------------
  if (x > END_COLUMN_ADDR) {
     746:	8a 81       	ldd	r24, Y+2	; 0x02
     748:	88 23       	and	r24, r24
     74a:	44 f5       	brge	.+80     	; 0x79c <SSD1306_UpdatePosition+0x6a>
    // last page not reached
    // -----------------------------------------------------------------------------------
    if (p < END_PAGE_ADDR) {
     74c:	8b 81       	ldd	r24, Y+3	; 0x03
     74e:	87 30       	cpi	r24, 0x07	; 7
     750:	00 f5       	brcc	.+64     	; 0x792 <SSD1306_UpdatePosition+0x60>
      _indexCol = 2;                                              // update column
     752:	82 e0       	ldi	r24, 0x02	; 2
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	90 93 c7 01 	sts	0x01C7, r25	; 0x8001c7 <__data_end+0x1>
     75a:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <__data_end>
      _indexPage = _indexPage + 1;                                // update page
     75e:	80 91 c8 01 	lds	r24, 0x01C8	; 0x8001c8 <_indexPage>
     762:	90 91 c9 01 	lds	r25, 0x01C9	; 0x8001c9 <_indexPage+0x1>
     766:	01 96       	adiw	r24, 0x01	; 1
     768:	90 93 c9 01 	sts	0x01C9, r25	; 0x8001c9 <_indexPage+0x1>
     76c:	80 93 c8 01 	sts	0x01C8, r24	; 0x8001c8 <_indexPage>
      status = SSD1306_SetPosition (_indexCol, _indexPage);       // update position
     770:	80 91 c8 01 	lds	r24, 0x01C8	; 0x8001c8 <_indexPage>
     774:	90 91 c9 01 	lds	r25, 0x01C9	; 0x8001c9 <_indexPage+0x1>
     778:	28 2f       	mov	r18, r24
     77a:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     77e:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     782:	62 2f       	mov	r22, r18
     784:	b3 df       	rcall	.-154    	; 0x6ec <SSD1306_SetPosition>
     786:	89 83       	std	Y+1, r24	; 0x01
      if (SSD1306_SUCCESS != status) {                            // check status
     788:	89 81       	ldd	r24, Y+1	; 0x01
     78a:	88 23       	and	r24, r24
     78c:	11 f0       	breq	.+4      	; 0x792 <SSD1306_UpdatePosition+0x60>
        return status;                                            // error
     78e:	89 81       	ldd	r24, Y+1	; 0x01
     790:	06 c0       	rjmp	.+12     	; 0x79e <SSD1306_UpdatePosition+0x6c>
      }
    }
    // last page reached
    // -----------------------------------------------------------------------------------
    if (p >= END_PAGE_ADDR) {
     792:	8b 81       	ldd	r24, Y+3	; 0x03
     794:	87 30       	cpi	r24, 0x07	; 7
     796:	10 f0       	brcs	.+4      	; 0x79c <SSD1306_UpdatePosition+0x6a>
      return SSD1306_ERROR;                                       // return out of range
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	01 c0       	rjmp	.+2      	; 0x79e <SSD1306_UpdatePosition+0x6c>
    }
  }

  return SSD1306_SUCCESS;                                         // success
     79c:	80 e0       	ldi	r24, 0x00	; 0
}
     79e:	0f 90       	pop	r0
     7a0:	0f 90       	pop	r0
     7a2:	0f 90       	pop	r0
     7a4:	df 91       	pop	r29
     7a6:	cf 91       	pop	r28
     7a8:	08 95       	ret

000007aa <SSD1306_DrawChar>:
 * @param   enum font 
 *
 * @return  uint8_t
 */
uint8_t SSD1306_DrawChar (char ch, enum E_Font font)
{
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	cd b7       	in	r28, 0x3d	; 61
     7b0:	de b7       	in	r29, 0x3e	; 62
     7b2:	2e 97       	sbiw	r28, 0x0e	; 14
     7b4:	0f b6       	in	r0, 0x3f	; 63
     7b6:	f8 94       	cli
     7b8:	de bf       	out	0x3e, r29	; 62
     7ba:	0f be       	out	0x3f, r0	; 63
     7bc:	cd bf       	out	0x3d, r28	; 61
     7be:	8d 87       	std	Y+13, r24	; 0x0d
     7c0:	6e 87       	std	Y+14, r22	; 0x0e
  uint8_t byte;
  uint8_t status = INIT_STATUS;                                   // TWI init status 0xFF
     7c2:	8f ef       	ldi	r24, 0xFF	; 255
     7c4:	8b 83       	std	Y+3, r24	; 0x03
  uint8_t i = 0;                                                  // counter
     7c6:	19 82       	std	Y+1, r1	; 0x01
  uint8_t next_x;
  uint8_t next_p;
  uint8_t mask = 0x00;
     7c8:	1a 82       	std	Y+2, r1	; 0x02

  //  NORMAL FONT
  // -------------------------------------------------------------------------------------
  if ((font & 0x0f) == NORMAL) { 
     7ca:	8e 85       	ldd	r24, Y+14	; 0x0e
     7cc:	88 2f       	mov	r24, r24
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	8f 70       	andi	r24, 0x0F	; 15
     7d2:	99 27       	eor	r25, r25
     7d4:	89 2b       	or	r24, r25
     7d6:	09 f0       	breq	.+2      	; 0x7da <SSD1306_DrawChar+0x30>
     7d8:	64 c0       	rjmp	.+200    	; 0x8a2 <__DATA_REGION_LENGTH__+0xa2>

    if (font & 0xf0) {                                            // underline?
     7da:	8e 85       	ldd	r24, Y+14	; 0x0e
     7dc:	88 2f       	mov	r24, r24
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	80 7f       	andi	r24, 0xF0	; 240
     7e2:	99 27       	eor	r25, r25
     7e4:	89 2b       	or	r24, r25
     7e6:	11 f0       	breq	.+4      	; 0x7ec <SSD1306_DrawChar+0x42>
      mask = 0x80;                                                // set underline mask
     7e8:	80 e8       	ldi	r24, 0x80	; 128
     7ea:	8a 83       	std	Y+2, r24	; 0x02
    }

    next_x = _indexCol + CHARS_COLS_LENGTH;                       // next column
     7ec:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     7f0:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     7f4:	8b 5f       	subi	r24, 0xFB	; 251
     7f6:	8c 83       	std	Y+4, r24	; 0x04
    next_p = _indexPage;                                          // next page
     7f8:	80 91 c8 01 	lds	r24, 0x01C8	; 0x8001c8 <_indexPage>
     7fc:	90 91 c9 01 	lds	r25, 0x01C9	; 0x8001c9 <_indexPage+0x1>
     800:	8d 83       	std	Y+5, r24	; 0x05

    // UPDATE / CHECK TEXT POSITION
    // -----------------------------------------------------------------------------------
    status = SSD1306_UpdatePosition (next_x, next_p);
     802:	6d 81       	ldd	r22, Y+5	; 0x05
     804:	8c 81       	ldd	r24, Y+4	; 0x04
     806:	95 df       	rcall	.-214    	; 0x732 <SSD1306_UpdatePosition>
     808:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     80a:	8b 81       	ldd	r24, Y+3	; 0x03
     80c:	88 23       	and	r24, r24
     80e:	11 f0       	breq	.+4      	; 0x814 <__DATA_REGION_LENGTH__+0x14>
      return status;                                              // error
     810:	8b 81       	ldd	r24, Y+3	; 0x03
     812:	d1 c0       	rjmp	.+418    	; 0x9b6 <__stack+0xb7>
    }

    // TWI START & SLAW
    // -----------------------------------------------------------------------------------
    status = SSD1306_Send_StartAndSLAW (SSD1306_ADDR);            // start & SLAW
     814:	8c e3       	ldi	r24, 0x3C	; 60
     816:	71 dd       	rcall	.-1310   	; 0x2fa <SSD1306_Send_StartAndSLAW>
     818:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     81a:	8b 81       	ldd	r24, Y+3	; 0x03
     81c:	88 23       	and	r24, r24
     81e:	11 f0       	breq	.+4      	; 0x824 <__DATA_REGION_LENGTH__+0x24>
      return status;                                              // error
     820:	8b 81       	ldd	r24, Y+3	; 0x03
    }
    // TWI control byte data stream
    // -----------------------------------------------------------------------------------
    status = TWI_MT_Send_Data (SSD1306_DATA_STREAM);              // send data 0x40
     822:	c9 c0       	rjmp	.+402    	; 0x9b6 <__stack+0xb7>
     824:	80 e4       	ldi	r24, 0x40	; 64
     826:	9e d1       	rcall	.+828    	; 0xb64 <TWI_MT_Send_Data>
     828:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     82a:	8b 81       	ldd	r24, Y+3	; 0x03
     82c:	88 23       	and	r24, r24
     82e:	a9 f1       	breq	.+106    	; 0x89a <__DATA_REGION_LENGTH__+0x9a>
      return status;                                              // error
     830:	8b 81       	ldd	r24, Y+3	; 0x03
     832:	c1 c0       	rjmp	.+386    	; 0x9b6 <__stack+0xb7>
    }

    while (i < CHARS_COLS_LENGTH) {
      byte = pgm_read_byte (&FONTS[ch-32][i++]);
     834:	8d 85       	ldd	r24, Y+13	; 0x0d
     836:	88 2f       	mov	r24, r24
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	9c 01       	movw	r18, r24
     83c:	20 52       	subi	r18, 0x20	; 32
     83e:	31 09       	sbc	r19, r1
     840:	89 81       	ldd	r24, Y+1	; 0x01
     842:	91 e0       	ldi	r25, 0x01	; 1
     844:	98 0f       	add	r25, r24
     846:	99 83       	std	Y+1, r25	; 0x01
     848:	48 2f       	mov	r20, r24
     84a:	50 e0       	ldi	r21, 0x00	; 0
     84c:	c9 01       	movw	r24, r18
     84e:	88 0f       	add	r24, r24
     850:	99 1f       	adc	r25, r25
     852:	88 0f       	add	r24, r24
     854:	99 1f       	adc	r25, r25
     856:	82 0f       	add	r24, r18
     858:	93 1f       	adc	r25, r19
     85a:	84 0f       	add	r24, r20
     85c:	95 1f       	adc	r25, r21
     85e:	8c 54       	subi	r24, 0x4C	; 76
     860:	9f 4f       	sbci	r25, 0xFF	; 255
     862:	9f 83       	std	Y+7, r25	; 0x07
     864:	8e 83       	std	Y+6, r24	; 0x06
     866:	8e 81       	ldd	r24, Y+6	; 0x06
     868:	9f 81       	ldd	r25, Y+7	; 0x07
     86a:	fc 01       	movw	r30, r24
     86c:	84 91       	lpm	r24, Z
     86e:	88 87       	std	Y+8, r24	; 0x08
     870:	88 85       	ldd	r24, Y+8	; 0x08
     872:	89 87       	std	Y+9, r24	; 0x09
      status = TWI_MT_Send_Data (byte | mask);                    // send data col
     874:	99 85       	ldd	r25, Y+9	; 0x09
     876:	8a 81       	ldd	r24, Y+2	; 0x02
     878:	89 2b       	or	r24, r25
     87a:	74 d1       	rcall	.+744    	; 0xb64 <TWI_MT_Send_Data>
     87c:	8b 83       	std	Y+3, r24	; 0x03
      if (SSD1306_SUCCESS != status) {                            // check status
     87e:	8b 81       	ldd	r24, Y+3	; 0x03
     880:	88 23       	and	r24, r24
     882:	11 f0       	breq	.+4      	; 0x888 <__DATA_REGION_LENGTH__+0x88>
        return status;                                            // error
     884:	8b 81       	ldd	r24, Y+3	; 0x03
     886:	97 c0       	rjmp	.+302    	; 0x9b6 <__stack+0xb7>
      }
      _indexCol++;                                                // update global col
     888:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     88c:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     890:	01 96       	adiw	r24, 0x01	; 1
     892:	90 93 c7 01 	sts	0x01C7, r25	; 0x8001c7 <__data_end+0x1>
     896:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <__data_end>
    status = TWI_MT_Send_Data (SSD1306_DATA_STREAM);              // send data 0x40
    if (SSD1306_SUCCESS != status) {                              // check status
      return status;                                              // error
    }

    while (i < CHARS_COLS_LENGTH) {
     89a:	89 81       	ldd	r24, Y+1	; 0x01
     89c:	85 30       	cpi	r24, 0x05	; 5
     89e:	50 f2       	brcs	.-108    	; 0x834 <__DATA_REGION_LENGTH__+0x34>
     8a0:	77 c0       	rjmp	.+238    	; 0x990 <__stack+0x91>
      }
      _indexCol++;                                                // update global col
    }
  //  BOLD FONT
  // -------------------------------------------------------------------------------------
  } else if ((font & 0x0f) == BOLD) {
     8a2:	8e 85       	ldd	r24, Y+14	; 0x0e
     8a4:	88 2f       	mov	r24, r24
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	8f 70       	andi	r24, 0x0F	; 15
     8aa:	99 27       	eor	r25, r25
     8ac:	01 97       	sbiw	r24, 0x01	; 1
     8ae:	09 f0       	breq	.+2      	; 0x8b2 <__DATA_REGION_LENGTH__+0xb2>
     8b0:	6f c0       	rjmp	.+222    	; 0x990 <__stack+0x91>

    if (font & 0xf0) {                                            // underline?
     8b2:	8e 85       	ldd	r24, Y+14	; 0x0e
     8b4:	88 2f       	mov	r24, r24
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	80 7f       	andi	r24, 0xF0	; 240
     8ba:	99 27       	eor	r25, r25
     8bc:	89 2b       	or	r24, r25
     8be:	11 f0       	breq	.+4      	; 0x8c4 <__DATA_REGION_LENGTH__+0xc4>
      mask = 0x80;                                                // set underline mask
     8c0:	80 e8       	ldi	r24, 0x80	; 128
     8c2:	8a 83       	std	Y+2, r24	; 0x02
    }

    next_x = _indexCol + (CHARS_COLS_LENGTH << 1);                // next column
     8c4:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     8c8:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     8cc:	86 5f       	subi	r24, 0xF6	; 246
     8ce:	8c 83       	std	Y+4, r24	; 0x04
    next_p = _indexPage;                                          // next page
     8d0:	80 91 c8 01 	lds	r24, 0x01C8	; 0x8001c8 <_indexPage>
     8d4:	90 91 c9 01 	lds	r25, 0x01C9	; 0x8001c9 <_indexPage+0x1>

    // UPDATE / CHECK TEXT POSITION
    // -----------------------------------------------------------------------------------
    status = SSD1306_UpdatePosition (next_x, next_p);
     8d8:	8d 83       	std	Y+5, r24	; 0x05
     8da:	6d 81       	ldd	r22, Y+5	; 0x05
     8dc:	8c 81       	ldd	r24, Y+4	; 0x04
     8de:	29 df       	rcall	.-430    	; 0x732 <SSD1306_UpdatePosition>
     8e0:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     8e2:	8b 81       	ldd	r24, Y+3	; 0x03
     8e4:	88 23       	and	r24, r24
      return status;                                              // error
     8e6:	11 f0       	breq	.+4      	; 0x8ec <__DATA_REGION_LENGTH__+0xec>
     8e8:	8b 81       	ldd	r24, Y+3	; 0x03
    }

    // TWI START & SLAW
    // -----------------------------------------------------------------------------------
    status = SSD1306_Send_StartAndSLAW (SSD1306_ADDR);            // start & SLAW
     8ea:	65 c0       	rjmp	.+202    	; 0x9b6 <__stack+0xb7>
     8ec:	8c e3       	ldi	r24, 0x3C	; 60
     8ee:	05 dd       	rcall	.-1526   	; 0x2fa <SSD1306_Send_StartAndSLAW>
     8f0:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     8f2:	8b 81       	ldd	r24, Y+3	; 0x03
     8f4:	88 23       	and	r24, r24
      return status;                                              // error
     8f6:	11 f0       	breq	.+4      	; 0x8fc <__DATA_REGION_LENGTH__+0xfc>
     8f8:	8b 81       	ldd	r24, Y+3	; 0x03
    }
    // TWI control byte data stream
    // -----------------------------------------------------------------------------------
    status = TWI_MT_Send_Data (SSD1306_DATA_STREAM);              // send data 0x40
     8fa:	5d c0       	rjmp	.+186    	; 0x9b6 <__stack+0xb7>
     8fc:	80 e4       	ldi	r24, 0x40	; 64
     8fe:	32 d1       	rcall	.+612    	; 0xb64 <TWI_MT_Send_Data>
     900:	8b 83       	std	Y+3, r24	; 0x03
    if (SSD1306_SUCCESS != status) {                              // check status
     902:	8b 81       	ldd	r24, Y+3	; 0x03
     904:	88 23       	and	r24, r24
     906:	09 f4       	brne	.+2      	; 0x90a <__stack+0xb>
     908:	3f c0       	rjmp	.+126    	; 0x988 <__stack+0x89>
      return status;                                              // error
     90a:	8b 81       	ldd	r24, Y+3	; 0x03
     90c:	54 c0       	rjmp	.+168    	; 0x9b6 <__stack+0xb7>
    }

    while (i < CHARS_COLS_LENGTH) {
      byte = pgm_read_byte (&FONTS[ch-32][i++]);
     90e:	8d 85       	ldd	r24, Y+13	; 0x0d
     910:	88 2f       	mov	r24, r24
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	9c 01       	movw	r18, r24
     916:	20 52       	subi	r18, 0x20	; 32
     918:	31 09       	sbc	r19, r1
     91a:	89 81       	ldd	r24, Y+1	; 0x01
     91c:	91 e0       	ldi	r25, 0x01	; 1
     91e:	98 0f       	add	r25, r24
     920:	99 83       	std	Y+1, r25	; 0x01
     922:	48 2f       	mov	r20, r24
     924:	50 e0       	ldi	r21, 0x00	; 0
     926:	c9 01       	movw	r24, r18
     928:	88 0f       	add	r24, r24
     92a:	99 1f       	adc	r25, r25
     92c:	88 0f       	add	r24, r24
     92e:	99 1f       	adc	r25, r25
     930:	82 0f       	add	r24, r18
     932:	93 1f       	adc	r25, r19
     934:	84 0f       	add	r24, r20
     936:	95 1f       	adc	r25, r21
     938:	8c 54       	subi	r24, 0x4C	; 76
     93a:	9f 4f       	sbci	r25, 0xFF	; 255
     93c:	9b 87       	std	Y+11, r25	; 0x0b
     93e:	8a 87       	std	Y+10, r24	; 0x0a
     940:	8a 85       	ldd	r24, Y+10	; 0x0a
     942:	9b 85       	ldd	r25, Y+11	; 0x0b
     944:	fc 01       	movw	r30, r24
     946:	84 91       	lpm	r24, Z
     948:	8c 87       	std	Y+12, r24	; 0x0c
     94a:	8c 85       	ldd	r24, Y+12	; 0x0c
      status = TWI_MT_Send_Data (byte | mask);                    // send data 1st col
     94c:	89 87       	std	Y+9, r24	; 0x09
     94e:	99 85       	ldd	r25, Y+9	; 0x09
     950:	8a 81       	ldd	r24, Y+2	; 0x02
     952:	89 2b       	or	r24, r25
     954:	07 d1       	rcall	.+526    	; 0xb64 <TWI_MT_Send_Data>
     956:	8b 83       	std	Y+3, r24	; 0x03
      if (SSD1306_SUCCESS != status) {                            // check status
     958:	8b 81       	ldd	r24, Y+3	; 0x03
     95a:	88 23       	and	r24, r24
        return status;                                            // error
     95c:	11 f0       	breq	.+4      	; 0x962 <__stack+0x63>
     95e:	8b 81       	ldd	r24, Y+3	; 0x03
      }
      status = TWI_MT_Send_Data (byte | mask);                    // send data 2nd col
     960:	2a c0       	rjmp	.+84     	; 0x9b6 <__stack+0xb7>
     962:	99 85       	ldd	r25, Y+9	; 0x09
     964:	8a 81       	ldd	r24, Y+2	; 0x02
     966:	89 2b       	or	r24, r25
     968:	fd d0       	rcall	.+506    	; 0xb64 <TWI_MT_Send_Data>
     96a:	8b 83       	std	Y+3, r24	; 0x03
      if (SSD1306_SUCCESS != status) {                            // check status
     96c:	8b 81       	ldd	r24, Y+3	; 0x03
     96e:	88 23       	and	r24, r24
     970:	11 f0       	breq	.+4      	; 0x976 <__stack+0x77>
        return status;                                            // error
     972:	8b 81       	ldd	r24, Y+3	; 0x03
     974:	20 c0       	rjmp	.+64     	; 0x9b6 <__stack+0xb7>
      }
      _indexCol = _indexCol + 2;                                  // update global col
     976:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     97a:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     97e:	02 96       	adiw	r24, 0x02	; 2
     980:	90 93 c7 01 	sts	0x01C7, r25	; 0x8001c7 <__data_end+0x1>
     984:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <__data_end>
    status = TWI_MT_Send_Data (SSD1306_DATA_STREAM);              // send data 0x40
    if (SSD1306_SUCCESS != status) {                              // check status
      return status;                                              // error
    }

    while (i < CHARS_COLS_LENGTH) {
     988:	89 81       	ldd	r24, Y+1	; 0x01
     98a:	85 30       	cpi	r24, 0x05	; 5
     98c:	08 f4       	brcc	.+2      	; 0x990 <__stack+0x91>
      _indexCol = _indexCol + 2;                                  // update global col
    }
  } 
  //  send empty column to memory lcd
  // -------------------------------------------------------------------------------------
  status = TWI_MT_Send_Data (mask);                               // ONE empty column
     98e:	bf cf       	rjmp	.-130    	; 0x90e <__stack+0xf>
     990:	8a 81       	ldd	r24, Y+2	; 0x02
     992:	e8 d0       	rcall	.+464    	; 0xb64 <TWI_MT_Send_Data>
     994:	8b 83       	std	Y+3, r24	; 0x03
  if (SSD1306_SUCCESS != status) {                                // check status
     996:	8b 81       	ldd	r24, Y+3	; 0x03
     998:	88 23       	and	r24, r24
     99a:	11 f0       	breq	.+4      	; 0x9a0 <__stack+0xa1>
    return status;                                                // error
     99c:	8b 81       	ldd	r24, Y+3	; 0x03
  }
  _indexCol++;                                                    // update global col
     99e:	0b c0       	rjmp	.+22     	; 0x9b6 <__stack+0xb7>
     9a0:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__data_end>
     9a4:	90 91 c7 01 	lds	r25, 0x01C7	; 0x8001c7 <__data_end+0x1>
     9a8:	01 96       	adiw	r24, 0x01	; 1
     9aa:	90 93 c7 01 	sts	0x01C7, r25	; 0x8001c7 <__data_end+0x1>
     9ae:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <__data_end>

  // TWI STOP
  // -------------------------------------------------------------------------------------
  TWI_Stop ();
     9b2:	12 d1       	rcall	.+548    	; 0xbd8 <TWI_Stop>

  return SSD1306_SUCCESS;                                         // success
     9b4:	80 e0       	ldi	r24, 0x00	; 0
}
     9b6:	2e 96       	adiw	r28, 0x0e	; 14
     9b8:	0f b6       	in	r0, 0x3f	; 63
     9ba:	f8 94       	cli
     9bc:	de bf       	out	0x3e, r29	; 62
     9be:	0f be       	out	0x3f, r0	; 63
     9c0:	cd bf       	out	0x3d, r28	; 61
     9c2:	df 91       	pop	r29
     9c4:	cf 91       	pop	r28
     9c6:	08 95       	ret

000009c8 <SSD1306_DrawString>:
 * @param   char * string
 *
 * @return  uint8_t
 */
uint8_t SSD1306_DrawString (char *str, enum E_Font font)
{
     9c8:	cf 93       	push	r28
     9ca:	df 93       	push	r29
     9cc:	00 d0       	rcall	.+0      	; 0x9ce <SSD1306_DrawString+0x6>
     9ce:	00 d0       	rcall	.+0      	; 0x9d0 <SSD1306_DrawString+0x8>
     9d0:	cd b7       	in	r28, 0x3d	; 61
     9d2:	de b7       	in	r29, 0x3e	; 62
     9d4:	9b 83       	std	Y+3, r25	; 0x03
     9d6:	8a 83       	std	Y+2, r24	; 0x02
     9d8:	6c 83       	std	Y+4, r22	; 0x04
  uint8_t i = 0;                                                  // char counter
     9da:	19 82       	std	Y+1, r1	; 0x01

  // send characters of string
  // -------------------------------------------------------------------------------------
  while (str[i] != '\0') {
     9dc:	0e c0       	rjmp	.+28     	; 0x9fa <SSD1306_DrawString+0x32>
    SSD1306_DrawChar (str[i++], font);                            // send char
     9de:	89 81       	ldd	r24, Y+1	; 0x01
     9e0:	91 e0       	ldi	r25, 0x01	; 1
     9e2:	98 0f       	add	r25, r24
     9e4:	99 83       	std	Y+1, r25	; 0x01
     9e6:	88 2f       	mov	r24, r24
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	2a 81       	ldd	r18, Y+2	; 0x02
     9ec:	3b 81       	ldd	r19, Y+3	; 0x03
     9ee:	82 0f       	add	r24, r18
     9f0:	93 1f       	adc	r25, r19
     9f2:	fc 01       	movw	r30, r24
     9f4:	80 81       	ld	r24, Z
     9f6:	6c 81       	ldd	r22, Y+4	; 0x04
     9f8:	d8 de       	rcall	.-592    	; 0x7aa <SSD1306_DrawChar>
{
  uint8_t i = 0;                                                  // char counter

  // send characters of string
  // -------------------------------------------------------------------------------------
  while (str[i] != '\0') {
     9fa:	89 81       	ldd	r24, Y+1	; 0x01
     9fc:	88 2f       	mov	r24, r24
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	2a 81       	ldd	r18, Y+2	; 0x02
     a02:	3b 81       	ldd	r19, Y+3	; 0x03
     a04:	82 0f       	add	r24, r18
     a06:	93 1f       	adc	r25, r19
     a08:	fc 01       	movw	r30, r24
     a0a:	80 81       	ld	r24, Z
     a0c:	88 23       	and	r24, r24
     a0e:	39 f7       	brne	.-50     	; 0x9de <SSD1306_DrawString+0x16>
    SSD1306_DrawChar (str[i++], font);                            // send char
  }

  return SSD1306_SUCCESS;                                         // success
     a10:	80 e0       	ldi	r24, 0x00	; 0
}
     a12:	0f 90       	pop	r0
     a14:	0f 90       	pop	r0
     a16:	0f 90       	pop	r0
     a18:	0f 90       	pop	r0
     a1a:	df 91       	pop	r29
     a1c:	cf 91       	pop	r28
     a1e:	08 95       	ret

00000a20 <TWI_Init>:
    // return status
    return TWI_STATUS;
  }
  // success
  return SUCCESS;
}
     a20:	cf 93       	push	r28
     a22:	df 93       	push	r29
     a24:	cd b7       	in	r28, 0x3d	; 61
     a26:	de b7       	in	r29, 0x3e	; 62
     a28:	88 eb       	ldi	r24, 0xB8	; 184
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	22 e0       	ldi	r18, 0x02	; 2
     a2e:	fc 01       	movw	r30, r24
     a30:	20 83       	st	Z, r18
     a32:	89 eb       	ldi	r24, 0xB9	; 185
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	fc 01       	movw	r30, r24
     a38:	80 81       	ld	r24, Z
     a3a:	88 2f       	mov	r24, r24
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	82 70       	andi	r24, 0x02	; 2
     a40:	99 27       	eor	r25, r25
     a42:	ac 01       	movw	r20, r24
     a44:	41 60       	ori	r20, 0x01	; 1
     a46:	89 eb       	ldi	r24, 0xB9	; 185
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	29 eb       	ldi	r18, 0xB9	; 185
     a4c:	30 e0       	ldi	r19, 0x00	; 0
     a4e:	f9 01       	movw	r30, r18
     a50:	20 81       	ld	r18, Z
     a52:	32 2f       	mov	r19, r18
     a54:	24 2f       	mov	r18, r20
     a56:	23 2b       	or	r18, r19
     a58:	fc 01       	movw	r30, r24
     a5a:	20 83       	st	Z, r18
     a5c:	00 00       	nop
     a5e:	df 91       	pop	r29
     a60:	cf 91       	pop	r28
     a62:	08 95       	ret

00000a64 <TWI_MT_Start>:
     a64:	cf 93       	push	r28
     a66:	df 93       	push	r29
     a68:	00 d0       	rcall	.+0      	; 0xa6a <TWI_MT_Start+0x6>
     a6a:	cd b7       	in	r28, 0x3d	; 61
     a6c:	de b7       	in	r29, 0x3e	; 62
     a6e:	89 eb       	ldi	r24, 0xB9	; 185
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	29 eb       	ldi	r18, 0xB9	; 185
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	f9 01       	movw	r30, r18
     a78:	20 81       	ld	r18, Z
     a7a:	27 75       	andi	r18, 0x57	; 87
     a7c:	fc 01       	movw	r30, r24
     a7e:	20 83       	st	Z, r18
     a80:	8c eb       	ldi	r24, 0xBC	; 188
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	24 ea       	ldi	r18, 0xA4	; 164
     a86:	fc 01       	movw	r30, r24
     a88:	20 83       	st	Z, r18
     a8a:	1a 82       	std	Y+2, r1	; 0x02
     a8c:	19 82       	std	Y+1, r1	; 0x01
     a8e:	89 81       	ldd	r24, Y+1	; 0x01
     a90:	9a 81       	ldd	r25, Y+2	; 0x02
     a92:	01 96       	adiw	r24, 0x01	; 1
     a94:	9a 83       	std	Y+2, r25	; 0x02
     a96:	89 83       	std	Y+1, r24	; 0x01
     a98:	8c eb       	ldi	r24, 0xBC	; 188
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	fc 01       	movw	r30, r24
     a9e:	80 81       	ld	r24, Z
     aa0:	88 23       	and	r24, r24
     aa2:	2c f0       	brlt	.+10     	; 0xaae <TWI_MT_Start+0x4a>
     aa4:	89 81       	ldd	r24, Y+1	; 0x01
     aa6:	9a 81       	ldd	r25, Y+2	; 0x02
     aa8:	8f 3f       	cpi	r24, 0xFF	; 255
     aaa:	91 05       	cpc	r25, r1
     aac:	80 f3       	brcs	.-32     	; 0xa8e <TWI_MT_Start+0x2a>
     aae:	89 eb       	ldi	r24, 0xB9	; 185
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	fc 01       	movw	r30, r24
     ab4:	80 81       	ld	r24, Z
     ab6:	88 2f       	mov	r24, r24
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	88 7f       	andi	r24, 0xF8	; 248
     abc:	99 27       	eor	r25, r25
     abe:	08 97       	sbiw	r24, 0x08	; 8
     ac0:	81 f0       	breq	.+32     	; 0xae2 <TWI_MT_Start+0x7e>
     ac2:	89 eb       	ldi	r24, 0xB9	; 185
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	fc 01       	movw	r30, r24
     ac8:	80 81       	ld	r24, Z
     aca:	88 2f       	mov	r24, r24
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	88 7f       	andi	r24, 0xF8	; 248
     ad0:	99 27       	eor	r25, r25
     ad2:	40 97       	sbiw	r24, 0x10	; 16
     ad4:	31 f0       	breq	.+12     	; 0xae2 <TWI_MT_Start+0x7e>
     ad6:	89 eb       	ldi	r24, 0xB9	; 185
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	fc 01       	movw	r30, r24
     adc:	80 81       	ld	r24, Z
     ade:	88 7f       	andi	r24, 0xF8	; 248
     ae0:	01 c0       	rjmp	.+2      	; 0xae4 <TWI_MT_Start+0x80>
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	0f 90       	pop	r0
     ae6:	0f 90       	pop	r0
     ae8:	df 91       	pop	r29
     aea:	cf 91       	pop	r28
     aec:	08 95       	ret

00000aee <TWI_MT_Send_SLAW>:
     aee:	cf 93       	push	r28
     af0:	df 93       	push	r29
     af2:	00 d0       	rcall	.+0      	; 0xaf4 <TWI_MT_Send_SLAW+0x6>
     af4:	1f 92       	push	r1
     af6:	cd b7       	in	r28, 0x3d	; 61
     af8:	de b7       	in	r29, 0x3e	; 62
     afa:	8b 83       	std	Y+3, r24	; 0x03
     afc:	8b eb       	ldi	r24, 0xBB	; 187
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	2b 81       	ldd	r18, Y+3	; 0x03
     b02:	22 0f       	add	r18, r18
     b04:	fc 01       	movw	r30, r24
     b06:	20 83       	st	Z, r18
     b08:	8c eb       	ldi	r24, 0xBC	; 188
     b0a:	90 e0       	ldi	r25, 0x00	; 0
     b0c:	24 e8       	ldi	r18, 0x84	; 132
     b0e:	fc 01       	movw	r30, r24
     b10:	20 83       	st	Z, r18
     b12:	1a 82       	std	Y+2, r1	; 0x02
     b14:	19 82       	std	Y+1, r1	; 0x01
     b16:	89 81       	ldd	r24, Y+1	; 0x01
     b18:	9a 81       	ldd	r25, Y+2	; 0x02
     b1a:	01 96       	adiw	r24, 0x01	; 1
     b1c:	9a 83       	std	Y+2, r25	; 0x02
     b1e:	89 83       	std	Y+1, r24	; 0x01
     b20:	8c eb       	ldi	r24, 0xBC	; 188
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	fc 01       	movw	r30, r24
     b26:	80 81       	ld	r24, Z
     b28:	88 23       	and	r24, r24
     b2a:	2c f0       	brlt	.+10     	; 0xb36 <TWI_MT_Send_SLAW+0x48>
     b2c:	89 81       	ldd	r24, Y+1	; 0x01
     b2e:	9a 81       	ldd	r25, Y+2	; 0x02
     b30:	8f 3f       	cpi	r24, 0xFF	; 255
     b32:	91 05       	cpc	r25, r1
     b34:	80 f3       	brcs	.-32     	; 0xb16 <TWI_MT_Send_SLAW+0x28>
     b36:	89 eb       	ldi	r24, 0xB9	; 185
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	fc 01       	movw	r30, r24
     b3c:	80 81       	ld	r24, Z
     b3e:	88 2f       	mov	r24, r24
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	88 7f       	andi	r24, 0xF8	; 248
     b44:	99 27       	eor	r25, r25
     b46:	48 97       	sbiw	r24, 0x18	; 24
     b48:	31 f0       	breq	.+12     	; 0xb56 <TWI_MT_Send_SLAW+0x68>
     b4a:	89 eb       	ldi	r24, 0xB9	; 185
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	fc 01       	movw	r30, r24
     b50:	80 81       	ld	r24, Z
     b52:	88 7f       	andi	r24, 0xF8	; 248
     b54:	01 c0       	rjmp	.+2      	; 0xb58 <TWI_MT_Send_SLAW+0x6a>
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	0f 90       	pop	r0
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	08 95       	ret

00000b64 <TWI_MT_Send_Data>:
     b64:	cf 93       	push	r28
     b66:	df 93       	push	r29
     b68:	00 d0       	rcall	.+0      	; 0xb6a <TWI_MT_Send_Data+0x6>
     b6a:	1f 92       	push	r1
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
     b70:	8b 83       	std	Y+3, r24	; 0x03
     b72:	8b eb       	ldi	r24, 0xBB	; 187
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	2b 81       	ldd	r18, Y+3	; 0x03
     b78:	fc 01       	movw	r30, r24
     b7a:	20 83       	st	Z, r18
     b7c:	8c eb       	ldi	r24, 0xBC	; 188
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	24 e8       	ldi	r18, 0x84	; 132
     b82:	fc 01       	movw	r30, r24
     b84:	20 83       	st	Z, r18
     b86:	1a 82       	std	Y+2, r1	; 0x02
     b88:	19 82       	std	Y+1, r1	; 0x01
     b8a:	89 81       	ldd	r24, Y+1	; 0x01
     b8c:	9a 81       	ldd	r25, Y+2	; 0x02
     b8e:	01 96       	adiw	r24, 0x01	; 1
     b90:	9a 83       	std	Y+2, r25	; 0x02
     b92:	89 83       	std	Y+1, r24	; 0x01
     b94:	8c eb       	ldi	r24, 0xBC	; 188
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	fc 01       	movw	r30, r24
     b9a:	80 81       	ld	r24, Z
     b9c:	88 23       	and	r24, r24
     b9e:	2c f0       	brlt	.+10     	; 0xbaa <TWI_MT_Send_Data+0x46>
     ba0:	89 81       	ldd	r24, Y+1	; 0x01
     ba2:	9a 81       	ldd	r25, Y+2	; 0x02
     ba4:	8f 3f       	cpi	r24, 0xFF	; 255
     ba6:	91 05       	cpc	r25, r1
     ba8:	80 f3       	brcs	.-32     	; 0xb8a <TWI_MT_Send_Data+0x26>
     baa:	89 eb       	ldi	r24, 0xB9	; 185
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	fc 01       	movw	r30, r24
     bb0:	80 81       	ld	r24, Z
     bb2:	88 2f       	mov	r24, r24
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	88 7f       	andi	r24, 0xF8	; 248
     bb8:	99 27       	eor	r25, r25
     bba:	88 97       	sbiw	r24, 0x28	; 40
     bbc:	31 f0       	breq	.+12     	; 0xbca <TWI_MT_Send_Data+0x66>
     bbe:	89 eb       	ldi	r24, 0xB9	; 185
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	fc 01       	movw	r30, r24
     bc4:	80 81       	ld	r24, Z
     bc6:	88 7f       	andi	r24, 0xF8	; 248
     bc8:	01 c0       	rjmp	.+2      	; 0xbcc <TWI_MT_Send_Data+0x68>
     bca:	80 e0       	ldi	r24, 0x00	; 0
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	df 91       	pop	r29
     bd4:	cf 91       	pop	r28
     bd6:	08 95       	ret

00000bd8 <TWI_Stop>:
 * @param   void
 *
 * @return  void
 */
void TWI_Stop (void)
{
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
  // End TWI
  // -------------------------------------------------------------------------------------
  // send stop sequence
  TWI_STOP ();
     be0:	8c eb       	ldi	r24, 0xBC	; 188
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	24 e9       	ldi	r18, 0x94	; 148
     be6:	fc 01       	movw	r30, r24
     be8:	20 83       	st	Z, r18
  // wait for TWINT flag is set
//  TWI_WAIT_TILL_TWINT_IS_SET();
}
     bea:	00 00       	nop
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	08 95       	ret

00000bf2 <SetupFunctionCallbackPointer>:
}

void Disable_UART_Receive_Interupt()
{
	UCSRB &= ~(1 << RXCIE); // Disable the USART Recieve Complete interrupt (USART_RXC)
}
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
     bf6:	00 d0       	rcall	.+0      	; 0xbf8 <SetupFunctionCallbackPointer+0x6>
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
     bfc:	9a 83       	std	Y+2, r25	; 0x02
     bfe:	89 83       	std	Y+1, r24	; 0x01
     c00:	89 81       	ldd	r24, Y+1	; 0x01
     c02:	9a 81       	ldd	r25, Y+2	; 0x02
     c04:	90 93 cb 01 	sts	0x01CB, r25	; 0x8001cb <Callback_Function_Pointer+0x1>
     c08:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <Callback_Function_Pointer>
     c0c:	00 00       	nop
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	08 95       	ret

00000c18 <RS232Init>:
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
     c1c:	cd b7       	in	r28, 0x3d	; 61
     c1e:	de b7       	in	r29, 0x3e	; 62
     c20:	84 ec       	ldi	r24, 0xC4	; 196
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	27 e6       	ldi	r18, 0x67	; 103
     c26:	fc 01       	movw	r30, r24
     c28:	20 83       	st	Z, r18
     c2a:	85 ec       	ldi	r24, 0xC5	; 197
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	fc 01       	movw	r30, r24
     c30:	10 82       	st	Z, r1
     c32:	80 ec       	ldi	r24, 0xC0	; 192
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	fc 01       	movw	r30, r24
     c38:	10 82       	st	Z, r1
     c3a:	81 ec       	ldi	r24, 0xC1	; 193
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	28 e1       	ldi	r18, 0x18	; 24
     c40:	fc 01       	movw	r30, r24
     c42:	20 83       	st	Z, r18
     c44:	82 ec       	ldi	r24, 0xC2	; 194
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	26 e0       	ldi	r18, 0x06	; 6
     c4a:	fc 01       	movw	r30, r24
     c4c:	20 83       	st	Z, r18
     c4e:	05 d0       	rcall	.+10     	; 0xc5a <SetupOutputStreamToUart>
     c50:	12 d0       	rcall	.+36     	; 0xc76 <SetupInputStreamToUart>
     c52:	00 00       	nop
     c54:	df 91       	pop	r29
     c56:	cf 91       	pop	r28
     c58:	08 95       	ret

00000c5a <SetupOutputStreamToUart>:
     c5a:	cf 93       	push	r28
     c5c:	df 93       	push	r29
     c5e:	cd b7       	in	r28, 0x3d	; 61
     c60:	de b7       	in	r29, 0x3e	; 62
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	91 e0       	ldi	r25, 0x01	; 1
     c66:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <__iob+0x3>
     c6a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <__iob+0x2>
     c6e:	00 00       	nop
     c70:	df 91       	pop	r29
     c72:	cf 91       	pop	r28
     c74:	08 95       	ret

00000c76 <SetupInputStreamToUart>:
     c76:	cf 93       	push	r28
     c78:	df 93       	push	r29
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
     c7e:	8e e0       	ldi	r24, 0x0E	; 14
     c80:	91 e0       	ldi	r25, 0x01	; 1
     c82:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <__iob+0x1>
     c86:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <__iob>
     c8a:	00 00       	nop
     c8c:	df 91       	pop	r29
     c8e:	cf 91       	pop	r28
     c90:	08 95       	ret

00000c92 <uart_getch>:
     c92:	cf 93       	push	r28
     c94:	df 93       	push	r29
     c96:	00 d0       	rcall	.+0      	; 0xc98 <uart_getch+0x6>
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	9a 83       	std	Y+2, r25	; 0x02
     c9e:	89 83       	std	Y+1, r24	; 0x01
     ca0:	00 00       	nop
     ca2:	80 ec       	ldi	r24, 0xC0	; 192
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	fc 01       	movw	r30, r24
     ca8:	80 81       	ld	r24, Z
     caa:	88 23       	and	r24, r24
     cac:	d4 f7       	brge	.-12     	; 0xca2 <uart_getch+0x10>
     cae:	86 ec       	ldi	r24, 0xC6	; 198
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	fc 01       	movw	r30, r24
     cb4:	80 81       	ld	r24, Z
     cb6:	88 2f       	mov	r24, r24
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	0f 90       	pop	r0
     cbc:	0f 90       	pop	r0
     cbe:	df 91       	pop	r29
     cc0:	cf 91       	pop	r28
     cc2:	08 95       	ret

00000cc4 <uart_putch>:
     cc4:	cf 93       	push	r28
     cc6:	df 93       	push	r29
     cc8:	00 d0       	rcall	.+0      	; 0xcca <uart_putch+0x6>
     cca:	1f 92       	push	r1
     ccc:	cd b7       	in	r28, 0x3d	; 61
     cce:	de b7       	in	r29, 0x3e	; 62
     cd0:	89 83       	std	Y+1, r24	; 0x01
     cd2:	7b 83       	std	Y+3, r23	; 0x03
     cd4:	6a 83       	std	Y+2, r22	; 0x02
     cd6:	00 00       	nop
     cd8:	80 ec       	ldi	r24, 0xC0	; 192
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	fc 01       	movw	r30, r24
     cde:	80 81       	ld	r24, Z
     ce0:	88 2f       	mov	r24, r24
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	80 72       	andi	r24, 0x20	; 32
     ce6:	99 27       	eor	r25, r25
     ce8:	89 2b       	or	r24, r25
     cea:	b1 f3       	breq	.-20     	; 0xcd8 <uart_putch+0x14>
     cec:	86 ec       	ldi	r24, 0xC6	; 198
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	29 81       	ldd	r18, Y+1	; 0x01
     cf2:	fc 01       	movw	r30, r24
     cf4:	20 83       	st	Z, r18
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	df 91       	pop	r29
     d02:	cf 91       	pop	r28
     d04:	08 95       	ret

00000d06 <Enable_UART_Receive_Interrupt>:
     d06:	cf 93       	push	r28
     d08:	df 93       	push	r29
     d0a:	cd b7       	in	r28, 0x3d	; 61
     d0c:	de b7       	in	r29, 0x3e	; 62
     d0e:	81 ec       	ldi	r24, 0xC1	; 193
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	21 ec       	ldi	r18, 0xC1	; 193
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	f9 01       	movw	r30, r18
     d18:	20 81       	ld	r18, Z
     d1a:	20 68       	ori	r18, 0x80	; 128
     d1c:	fc 01       	movw	r30, r24
     d1e:	20 83       	st	Z, r18
     d20:	00 00       	nop
     d22:	df 91       	pop	r29
     d24:	cf 91       	pop	r28
     d26:	08 95       	ret

00000d28 <ConvertReceivedChar>:
#define Upper_Lower_Bit_Position 5
#define Upper_Lower_Bit_Value (1 << Upper_Lower_Bit_Position)


void ConvertReceivedChar(char *ReceivedChar)
{
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	00 d0       	rcall	.+0      	; 0xd2e <ConvertReceivedChar+0x6>
     d2e:	cd b7       	in	r28, 0x3d	; 61
     d30:	de b7       	in	r29, 0x3e	; 62
     d32:	9a 83       	std	Y+2, r25	; 0x02
     d34:	89 83       	std	Y+1, r24	; 0x01
	// Den smarte mde at f konverteret sm bogstaver om til store bogstaver og
	// modsat er ved brug af Xor, som vi tidligere har set. S kan vi klare det i
	// n linje kode.
	
	if ( ((*ReceivedChar >= 0x41) && (*ReceivedChar <= 0x5D)) ||
     d36:	89 81       	ldd	r24, Y+1	; 0x01
     d38:	9a 81       	ldd	r25, Y+2	; 0x02
     d3a:	fc 01       	movw	r30, r24
     d3c:	80 81       	ld	r24, Z
     d3e:	81 34       	cpi	r24, 0x41	; 65
     d40:	30 f0       	brcs	.+12     	; 0xd4e <ConvertReceivedChar+0x26>
     d42:	89 81       	ldd	r24, Y+1	; 0x01
     d44:	9a 81       	ldd	r25, Y+2	; 0x02
     d46:	fc 01       	movw	r30, r24
     d48:	80 81       	ld	r24, Z
     d4a:	8e 35       	cpi	r24, 0x5E	; 94
     d4c:	60 f0       	brcs	.+24     	; 0xd66 <ConvertReceivedChar+0x3e>
	((*ReceivedChar >= 0x61) && (*ReceivedChar <= 0x7D)))
     d4e:	89 81       	ldd	r24, Y+1	; 0x01
     d50:	9a 81       	ldd	r25, Y+2	; 0x02
     d52:	fc 01       	movw	r30, r24
     d54:	80 81       	ld	r24, Z
{
	// Den smarte mde at f konverteret sm bogstaver om til store bogstaver og
	// modsat er ved brug af Xor, som vi tidligere har set. S kan vi klare det i
	// n linje kode.
	
	if ( ((*ReceivedChar >= 0x41) && (*ReceivedChar <= 0x5D)) ||
     d56:	81 36       	cpi	r24, 0x61	; 97
     d58:	88 f0       	brcs	.+34     	; 0xd7c <ConvertReceivedChar+0x54>
	((*ReceivedChar >= 0x61) && (*ReceivedChar <= 0x7D)))
     d5a:	89 81       	ldd	r24, Y+1	; 0x01
     d5c:	9a 81       	ldd	r25, Y+2	; 0x02
     d5e:	fc 01       	movw	r30, r24
     d60:	80 81       	ld	r24, Z
     d62:	8e 37       	cpi	r24, 0x7E	; 126
     d64:	58 f4       	brcc	.+22     	; 0xd7c <ConvertReceivedChar+0x54>
	{
		*ReceivedChar = *ReceivedChar ^ Upper_Lower_Bit_Value;
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	9a 81       	ldd	r25, Y+2	; 0x02
     d6a:	fc 01       	movw	r30, r24
     d6c:	90 81       	ld	r25, Z
     d6e:	80 e2       	ldi	r24, 0x20	; 32
     d70:	29 2f       	mov	r18, r25
     d72:	28 27       	eor	r18, r24
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	9a 81       	ldd	r25, Y+2	; 0x02
     d78:	fc 01       	movw	r30, r24
     d7a:	20 83       	st	Z, r18
	}
}
     d7c:	00 00       	nop
     d7e:	0f 90       	pop	r0
     d80:	0f 90       	pop	r0
     d82:	df 91       	pop	r29
     d84:	cf 91       	pop	r28
     d86:	08 95       	ret

00000d88 <__vector_18>:


ISR(UART_ISR_VECTOR)
{
     d88:	1f 92       	push	r1
     d8a:	0f 92       	push	r0
     d8c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     d90:	0f 92       	push	r0
     d92:	11 24       	eor	r1, r1
     d94:	2f 93       	push	r18
     d96:	3f 93       	push	r19
     d98:	4f 93       	push	r20
     d9a:	5f 93       	push	r21
     d9c:	6f 93       	push	r22
     d9e:	7f 93       	push	r23
     da0:	8f 93       	push	r24
     da2:	9f 93       	push	r25
     da4:	af 93       	push	r26
     da6:	bf 93       	push	r27
     da8:	ef 93       	push	r30
     daa:	ff 93       	push	r31
     dac:	cf 93       	push	r28
     dae:	df 93       	push	r29
     db0:	1f 92       	push	r1
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
	char ReceivedChar;
	ReceivedChar = UDR;
     db6:	86 ec       	ldi	r24, 0xC6	; 198
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	fc 01       	movw	r30, r24
     dbc:	80 81       	ld	r24, Z
     dbe:	89 83       	std	Y+1, r24	; 0x01
	Callback_Function_Pointer(ReceivedChar);
     dc0:	20 91 ca 01 	lds	r18, 0x01CA	; 0x8001ca <Callback_Function_Pointer>
     dc4:	30 91 cb 01 	lds	r19, 0x01CB	; 0x8001cb <Callback_Function_Pointer+0x1>
     dc8:	89 81       	ldd	r24, Y+1	; 0x01
     dca:	f9 01       	movw	r30, r18
     dcc:	09 95       	icall
	// Her bruges vi en pointer, nr vi kalder funktionen: ConvertReceivedChar .
	// Dette er fordi, vi gerne vil have den konverterede vrdi tilbage til her,
	// hvorfra vi har kaldt funktionen. Bruger vi ikke en pointer her, vil vi ikke se
	// ndringer lavet til vores parameter ReceivedChar lavet i funktionen:
	// ConvertReceivedChar.
	ConvertReceivedChar(&ReceivedChar);
     dce:	ce 01       	movw	r24, r28
     dd0:	01 96       	adiw	r24, 0x01	; 1
     dd2:	aa df       	rcall	.-172    	; 0xd28 <ConvertReceivedChar>
	//WriteReceivedCharacterFromUARTInDisplay(ReceivedChar);
	//Callback_Function_Pointer(ReceivedChar);
	UDR = ReceivedChar; // Echo back the received byte converted to the computer
     dd4:	86 ec       	ldi	r24, 0xC6	; 198
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	29 81       	ldd	r18, Y+1	; 0x01
     dda:	fc 01       	movw	r30, r24
     ddc:	20 83       	st	Z, r18
	sei();
     dde:	78 94       	sei
}
     de0:	00 00       	nop
     de2:	0f 90       	pop	r0
     de4:	df 91       	pop	r29
     de6:	cf 91       	pop	r28
     de8:	ff 91       	pop	r31
     dea:	ef 91       	pop	r30
     dec:	bf 91       	pop	r27
     dee:	af 91       	pop	r26
     df0:	9f 91       	pop	r25
     df2:	8f 91       	pop	r24
     df4:	7f 91       	pop	r23
     df6:	6f 91       	pop	r22
     df8:	5f 91       	pop	r21
     dfa:	4f 91       	pop	r20
     dfc:	3f 91       	pop	r19
     dfe:	2f 91       	pop	r18
     e00:	0f 90       	pop	r0
     e02:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
     e06:	0f 90       	pop	r0
     e08:	1f 90       	pop	r1
     e0a:	18 95       	reti

00000e0c <ReceiceCharacterFromUart>:
static volatile uint8_t I2CDisplayStatus = SSD1306_SUCCESS;

static volatile RingBufferStruct RingBufferReceiver;

void ReceiceCharacterFromUart(char ReceivedCharacter)
{
     e0c:	cf 93       	push	r28
     e0e:	df 93       	push	r29
     e10:	1f 92       	push	r1
     e12:	cd b7       	in	r28, 0x3d	; 61
     e14:	de b7       	in	r29, 0x3e	; 62
     e16:	89 83       	std	Y+1, r24	; 0x01
	if ((RingBufferReceiver.BufferHead + 1) % DisplayBufferSize == RingBufferReceiver.BufferTail) 
     e18:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <RingBufferReceiver+0x40>
     e1c:	88 2f       	mov	r24, r24
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	01 96       	adiw	r24, 0x01	; 1
     e22:	8f 73       	andi	r24, 0x3F	; 63
     e24:	90 78       	andi	r25, 0x80	; 128
     e26:	99 23       	and	r25, r25
     e28:	24 f4       	brge	.+8      	; 0xe32 <ReceiceCharacterFromUart+0x26>
     e2a:	01 97       	sbiw	r24, 0x01	; 1
     e2c:	80 6c       	ori	r24, 0xC0	; 192
     e2e:	9f 6f       	ori	r25, 0xFF	; 255
     e30:	01 96       	adiw	r24, 0x01	; 1
     e32:	9c 01       	movw	r18, r24
     e34:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     e38:	88 2f       	mov	r24, r24
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	28 17       	cp	r18, r24
     e3e:	39 07       	cpc	r19, r25
     e40:	29 f5       	brne	.+74     	; 0xe8c <ReceiceCharacterFromUart+0x80>
	{
		// Buffer is full, discard the oldest character
		RingBufferReceiver.SkippedCharacter = RingBufferReceiver.DisplayBuffer[RingBufferReceiver.BufferTail];
     e42:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     e46:	88 2f       	mov	r24, r24
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	81 53       	subi	r24, 0x31	; 49
     e4c:	9e 4f       	sbci	r25, 0xFE	; 254
     e4e:	fc 01       	movw	r30, r24
     e50:	80 81       	ld	r24, Z
     e52:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <RingBufferReceiver+0x45>
		RingBufferReceiver.SkippedCharacterIndicator = true;
     e56:	81 e0       	ldi	r24, 0x01	; 1
     e58:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <RingBufferReceiver+0x44>
		RingBufferReceiver.BufferOverrunCounter++;
     e5c:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <RingBufferReceiver+0x42>
     e60:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <RingBufferReceiver+0x43>
     e64:	01 96       	adiw	r24, 0x01	; 1
     e66:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <RingBufferReceiver+0x43>
     e6a:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <RingBufferReceiver+0x42>
		RingBufferReceiver.BufferTail = (RingBufferReceiver.BufferTail + 1) % DisplayBufferSize;
     e6e:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     e72:	88 2f       	mov	r24, r24
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	01 96       	adiw	r24, 0x01	; 1
     e78:	8f 73       	andi	r24, 0x3F	; 63
     e7a:	90 78       	andi	r25, 0x80	; 128
     e7c:	99 23       	and	r25, r25
     e7e:	24 f4       	brge	.+8      	; 0xe88 <ReceiceCharacterFromUart+0x7c>
     e80:	01 97       	sbiw	r24, 0x01	; 1
     e82:	80 6c       	ori	r24, 0xC0	; 192
     e84:	9f 6f       	ori	r25, 0xFF	; 255
     e86:	01 96       	adiw	r24, 0x01	; 1
     e88:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <RingBufferReceiver+0x41>
	}
	RingBufferReceiver.DisplayBuffer[RingBufferReceiver.BufferHead] = ReceivedCharacter;
     e8c:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <RingBufferReceiver+0x40>
     e90:	88 2f       	mov	r24, r24
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	81 53       	subi	r24, 0x31	; 49
     e96:	9e 4f       	sbci	r25, 0xFE	; 254
     e98:	29 81       	ldd	r18, Y+1	; 0x01
     e9a:	fc 01       	movw	r30, r24
     e9c:	20 83       	st	Z, r18
	RingBufferReceiver.BufferHead = (RingBufferReceiver.BufferHead + 1) % DisplayBufferSize;
     e9e:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <RingBufferReceiver+0x40>
     ea2:	88 2f       	mov	r24, r24
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	01 96       	adiw	r24, 0x01	; 1
     ea8:	8f 73       	andi	r24, 0x3F	; 63
     eaa:	90 78       	andi	r25, 0x80	; 128
     eac:	99 23       	and	r25, r25
     eae:	24 f4       	brge	.+8      	; 0xeb8 <ReceiceCharacterFromUart+0xac>
     eb0:	01 97       	sbiw	r24, 0x01	; 1
     eb2:	80 6c       	ori	r24, 0xC0	; 192
     eb4:	9f 6f       	ori	r25, 0xFF	; 255
     eb6:	01 96       	adiw	r24, 0x01	; 1
     eb8:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <RingBufferReceiver+0x40>
	CharacterReceivedFromUART = true;
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	80 93 cc 01 	sts	0x01CC, r24	; 0x8001cc <CharacterReceivedFromUART>
}
     ec2:	00 00       	nop
     ec4:	0f 90       	pop	r0
     ec6:	df 91       	pop	r29
     ec8:	cf 91       	pop	r28
     eca:	08 95       	ret

00000ecc <WriteReceivedCharacterFromUARTInDisplay>:

void WriteReceivedCharacterFromUARTInDisplay()
{
     ecc:	cf 93       	push	r28
     ece:	df 93       	push	r29
     ed0:	00 d0       	rcall	.+0      	; 0xed2 <WriteReceivedCharacterFromUARTInDisplay+0x6>
     ed2:	cd b7       	in	r28, 0x3d	; 61
     ed4:	de b7       	in	r29, 0x3e	; 62
	char ReceivedCharacterFromUARTString[2];
	
	while (RingBufferReceiver.BufferTail != RingBufferReceiver.BufferHead) 
     ed6:	44 c0       	rjmp	.+136    	; 0xf60 <WriteReceivedCharacterFromUARTInDisplay+0x94>
	{
		SSD1306_SetPosition(0, DisplayLineCounter++);
     ed8:	80 91 cd 01 	lds	r24, 0x01CD	; 0x8001cd <DisplayLineCounter>
     edc:	91 e0       	ldi	r25, 0x01	; 1
     ede:	98 0f       	add	r25, r24
     ee0:	90 93 cd 01 	sts	0x01CD, r25	; 0x8001cd <DisplayLineCounter>
     ee4:	68 2f       	mov	r22, r24
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	01 dc       	rcall	.-2046   	; 0x6ec <SSD1306_SetPosition>
		SSD1306_DrawString("character : ", NORMAL);
     eea:	60 e0       	ldi	r22, 0x00	; 0
     eec:	8d e1       	ldi	r24, 0x1D	; 29
     eee:	91 e0       	ldi	r25, 0x01	; 1
     ef0:	6b dd       	rcall	.-1322   	; 0x9c8 <SSD1306_DrawString>
		
		sprintf(ReceivedCharacterFromUARTString, "%c", RingBufferReceiver.DisplayBuffer[RingBufferReceiver.BufferTail]);
     ef2:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     ef6:	88 2f       	mov	r24, r24
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	81 53       	subi	r24, 0x31	; 49
     efc:	9e 4f       	sbci	r25, 0xFE	; 254
     efe:	fc 01       	movw	r30, r24
     f00:	80 81       	ld	r24, Z
     f02:	88 2f       	mov	r24, r24
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	29 2f       	mov	r18, r25
     f08:	2f 93       	push	r18
     f0a:	8f 93       	push	r24
     f0c:	8a e2       	ldi	r24, 0x2A	; 42
     f0e:	91 e0       	ldi	r25, 0x01	; 1
     f10:	89 2f       	mov	r24, r25
     f12:	8f 93       	push	r24
     f14:	8a e2       	ldi	r24, 0x2A	; 42
     f16:	91 e0       	ldi	r25, 0x01	; 1
     f18:	8f 93       	push	r24
     f1a:	ce 01       	movw	r24, r28
     f1c:	01 96       	adiw	r24, 0x01	; 1
     f1e:	9f 93       	push	r25
     f20:	8f 93       	push	r24
     f22:	53 d2       	rcall	.+1190   	; 0x13ca <sprintf>
     f24:	0f 90       	pop	r0
     f26:	0f 90       	pop	r0
     f28:	0f 90       	pop	r0
     f2a:	0f 90       	pop	r0
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
		SSD1306_DrawString(ReceivedCharacterFromUARTString, BOLD);
     f30:	61 e0       	ldi	r22, 0x01	; 1
     f32:	ce 01       	movw	r24, r28
     f34:	01 96       	adiw	r24, 0x01	; 1
     f36:	48 dd       	rcall	.-1392   	; 0x9c8 <SSD1306_DrawString>
		  // Increment the cursor position for the next line

		// Move the tail pointer to the next character
		RingBufferReceiver.BufferTail = (RingBufferReceiver.BufferTail + 1) % DisplayBufferSize;
     f38:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     f3c:	88 2f       	mov	r24, r24
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	01 96       	adiw	r24, 0x01	; 1
     f42:	8f 73       	andi	r24, 0x3F	; 63
     f44:	90 78       	andi	r25, 0x80	; 128
     f46:	99 23       	and	r25, r25
     f48:	24 f4       	brge	.+8      	; 0xf52 <WriteReceivedCharacterFromUARTInDisplay+0x86>
     f4a:	01 97       	sbiw	r24, 0x01	; 1
     f4c:	80 6c       	ori	r24, 0xC0	; 192
     f4e:	9f 6f       	ori	r25, 0xFF	; 255
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <RingBufferReceiver+0x41>
		DisplayLineCounter = DisplayLineCounter % MAX_NUMBER_OF_LINES_IN_DISPLAY;
     f56:	80 91 cd 01 	lds	r24, 0x01CD	; 0x8001cd <DisplayLineCounter>
     f5a:	87 70       	andi	r24, 0x07	; 7
     f5c:	80 93 cd 01 	sts	0x01CD, r24	; 0x8001cd <DisplayLineCounter>

void WriteReceivedCharacterFromUARTInDisplay()
{
	char ReceivedCharacterFromUARTString[2];
	
	while (RingBufferReceiver.BufferTail != RingBufferReceiver.BufferHead) 
     f60:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     f64:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <RingBufferReceiver+0x40>
     f68:	98 17       	cp	r25, r24
     f6a:	09 f0       	breq	.+2      	; 0xf6e <WriteReceivedCharacterFromUARTInDisplay+0xa2>
     f6c:	b5 cf       	rjmp	.-150    	; 0xed8 <WriteReceivedCharacterFromUARTInDisplay+0xc>

		// Move the tail pointer to the next character
		RingBufferReceiver.BufferTail = (RingBufferReceiver.BufferTail + 1) % DisplayBufferSize;
		DisplayLineCounter = DisplayLineCounter % MAX_NUMBER_OF_LINES_IN_DISPLAY;
	}
}
     f6e:	00 00       	nop
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	08 95       	ret

00000f7a <WriteReceivedCharacterFromUARTOnUART>:

void WriteReceivedCharacterFromUARTOnUART()
{
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <WriteReceivedCharacterFromUARTOnUART+0x6>
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
	char ReceivedCharacterFromUARTString[2];
	
	while (RingBufferReceiver.BufferTail != RingBufferReceiver.BufferHead)
     f84:	42 c0       	rjmp	.+132    	; 0x100a <WriteReceivedCharacterFromUARTOnUART+0x90>
	{
		printf("\ncharacter : ");
     f86:	8d e2       	ldi	r24, 0x2D	; 45
     f88:	91 e0       	ldi	r25, 0x01	; 1
     f8a:	89 2f       	mov	r24, r25
     f8c:	8f 93       	push	r24
     f8e:	8d e2       	ldi	r24, 0x2D	; 45
     f90:	91 e0       	ldi	r25, 0x01	; 1
     f92:	8f 93       	push	r24
     f94:	d2 d1       	rcall	.+932    	; 0x133a <printf>
     f96:	0f 90       	pop	r0
     f98:	0f 90       	pop	r0
		
		sprintf(ReceivedCharacterFromUARTString, "%c", RingBufferReceiver.DisplayBuffer[RingBufferReceiver.BufferTail]);
     f9a:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
     f9e:	88 2f       	mov	r24, r24
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	81 53       	subi	r24, 0x31	; 49
     fa4:	9e 4f       	sbci	r25, 0xFE	; 254
     fa6:	fc 01       	movw	r30, r24
     fa8:	80 81       	ld	r24, Z
     faa:	88 2f       	mov	r24, r24
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	29 2f       	mov	r18, r25
     fb0:	2f 93       	push	r18
     fb2:	8f 93       	push	r24
     fb4:	8a e2       	ldi	r24, 0x2A	; 42
     fb6:	91 e0       	ldi	r25, 0x01	; 1
     fb8:	89 2f       	mov	r24, r25
     fba:	8f 93       	push	r24
     fbc:	8a e2       	ldi	r24, 0x2A	; 42
     fbe:	91 e0       	ldi	r25, 0x01	; 1
     fc0:	8f 93       	push	r24
     fc2:	ce 01       	movw	r24, r28
     fc4:	01 96       	adiw	r24, 0x01	; 1
     fc6:	9f 93       	push	r25
     fc8:	8f 93       	push	r24
     fca:	ff d1       	rcall	.+1022   	; 0x13ca <sprintf>
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
     fd0:	0f 90       	pop	r0
     fd2:	0f 90       	pop	r0
     fd4:	0f 90       	pop	r0
     fd6:	0f 90       	pop	r0
		printf(ReceivedCharacterFromUARTString);
     fd8:	ce 01       	movw	r24, r28
     fda:	01 96       	adiw	r24, 0x01	; 1
     fdc:	9f 93       	push	r25
     fde:	8f 93       	push	r24
     fe0:	ac d1       	rcall	.+856    	; 0x133a <printf>
     fe2:	0f 90       	pop	r0
     fe4:	0f 90       	pop	r0
		printf("\n");
     fe6:	8a e0       	ldi	r24, 0x0A	; 10
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	ba d1       	rcall	.+884    	; 0x1360 <putchar>
     fec:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <RingBufferReceiver+0x41>
		
		// Move the tail pointer to the next character
		RingBufferReceiver.BufferTail = (RingBufferReceiver.BufferTail + 1) % DisplayBufferSize;
     ff0:	88 2f       	mov	r24, r24
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	01 96       	adiw	r24, 0x01	; 1
     ff6:	8f 73       	andi	r24, 0x3F	; 63
     ff8:	90 78       	andi	r25, 0x80	; 128
     ffa:	99 23       	and	r25, r25
     ffc:	24 f4       	brge	.+8      	; 0x1006 <WriteReceivedCharacterFromUARTOnUART+0x8c>
     ffe:	01 97       	sbiw	r24, 0x01	; 1
    1000:	80 6c       	ori	r24, 0xC0	; 192
    1002:	9f 6f       	ori	r25, 0xFF	; 255
    1004:	01 96       	adiw	r24, 0x01	; 1
    1006:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <RingBufferReceiver+0x41>
    100a:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <RingBufferReceiver+0x41>

void WriteReceivedCharacterFromUARTOnUART()
{
	char ReceivedCharacterFromUARTString[2];
	
	while (RingBufferReceiver.BufferTail != RingBufferReceiver.BufferHead)
    100e:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <RingBufferReceiver+0x40>
    1012:	98 17       	cp	r25, r24
    1014:	09 f0       	breq	.+2      	; 0x1018 <WriteReceivedCharacterFromUARTOnUART+0x9e>
    1016:	b7 cf       	rjmp	.-146    	; 0xf86 <WriteReceivedCharacterFromUARTOnUART+0xc>
    1018:	00 00       	nop
		printf("\n");
		
		// Move the tail pointer to the next character
		RingBufferReceiver.BufferTail = (RingBufferReceiver.BufferTail + 1) % DisplayBufferSize;
	}
}
    101a:	0f 90       	pop	r0
    101c:	0f 90       	pop	r0
    101e:	df 91       	pop	r29
    1020:	cf 91       	pop	r28
    1022:	08 95       	ret

00001024 <I2C_0_init>:
    1024:	cf 93       	push	r28

void I2C_0_init()
{
    1026:	df 93       	push	r29
    1028:	cd b7       	in	r28, 0x3d	; 61
    102a:	de b7       	in	r29, 0x3e	; 62
#if defined (_AVR_ATMEGA328PB_H_INCLUDED)
	/* Enable TWI0 */
	PRR0 &= ~(1 << PRTWI0);
    102c:	84 e6       	ldi	r24, 0x64	; 100
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	24 e6       	ldi	r18, 0x64	; 100
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	f9 01       	movw	r30, r18
    1036:	20 81       	ld	r18, Z
    1038:	2f 77       	andi	r18, 0x7F	; 127
    103a:	fc 01       	movw	r30, r24
    103c:	20 83       	st	Z, r18
	
	TWCR0 = (1 << TWEN)   /* TWI0: enabled */
    103e:	8c eb       	ldi	r24, 0xBC	; 188
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	25 e0       	ldi	r18, 0x05	; 5
    1044:	fc 01       	movw	r30, r24
    1046:	20 83       	st	Z, r18
	| (1 << TWIE) /* TWI0 Interrupt: enabled */
	| (0 << TWEA) /* TWI0 Acknowledge: disabled */;
	
	/* SCL bitrate = F_CPU / (16 + 2 * TWBR0 * TWPS value) */
	/* Configured bit rate is 100.000kHz, based on CPU frequency 8.000MHz */
	TWBR0 = 0x20;          /* SCL bit rate: 100.000kHZ before prescaling */
    1048:	88 eb       	ldi	r24, 0xB8	; 184
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	20 e2       	ldi	r18, 0x20	; 32
    104e:	fc 01       	movw	r30, r24
    1050:	20 83       	st	Z, r18
	TWSR0 = 0x00 << TWPS0; /* SCL precaler: 1, effective bitrate = 100.000kHz */
    1052:	89 eb       	ldi	r24, 0xB9	; 185
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	fc 01       	movw	r30, r24
    1058:	10 82       	st	Z, r1
	/* SCL bitrate = F_CPU / (16 + 2 * TWBR * TWPS value) */
	/* Configured bit rate is 100.000kHz, based on CPU frequency 8.000MHz */
	TWBR = 0x20;          /* SCL bit rate: 100.000kHZ before prescaling */
	TWSR = 0x00 << TWPS0; /* SCL precaler: 1, effective bitrate = 100.000kHz */
#endif
}
    105a:	00 00       	nop
    105c:	df 91       	pop	r29
    105e:	cf 91       	pop	r28
    1060:	08 95       	ret

00001062 <main>:

int main(void)
{
    1062:	cf 93       	push	r28
    1064:	df 93       	push	r29
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
	RingBufferReceiver.BufferHead = 0;
    106a:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <RingBufferReceiver+0x40>
	RingBufferReceiver.BufferTail = 0;
    106e:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <RingBufferReceiver+0x41>
	RingBufferReceiver.BufferOverrunCounter = 0;
    1072:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <RingBufferReceiver+0x43>
    1076:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <RingBufferReceiver+0x42>
	RingBufferReceiver.SkippedCharacter = false;
    107a:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <RingBufferReceiver+0x45>
	
	SetupFunctionCallbackPointer(ReceiceCharacterFromUart);
    107e:	86 e0       	ldi	r24, 0x06	; 6
    1080:	97 e0       	ldi	r25, 0x07	; 7
    1082:	b7 dd       	rcall	.-1170   	; 0xbf2 <SetupFunctionCallbackPointer>
	// Kodelinjen herover kan ogs skrives som vist i den udkommenterede kodelinje 
	// herunder. Dette skyldes, at nr man i C skriver navnet p en funktion,
	// mener man implicit adressen p funktionen !!!
	//SetupFunctionCallbackPointer(&ReceiceCharacterFromUart);
	
	I2C_0_init();
    1084:	cf df       	rcall	.-98     	; 0x1024 <I2C_0_init>
	RS232Init();
    1086:	c8 dd       	rcall	.-1136   	; 0xc18 <RS232Init>
    1088:	3e de       	rcall	.-900    	; 0xd06 <Enable_UART_Receive_Interrupt>
	Enable_UART_Receive_Interrupt();
    108a:	78 94       	sei
	
	// Enable global interrupt
	sei();
    108c:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <I2C_Address>

	// init ssd1306
	I2CDisplayStatus = SSD1306_Init(I2C_Address);
    1090:	6f d9       	rcall	.-3362   	; 0x370 <SSD1306_Init>
    1092:	80 93 ce 01 	sts	0x01CE, r24	; 0x8001ce <I2CDisplayStatus>
    1096:	80 91 ce 01 	lds	r24, 0x01CE	; 0x8001ce <I2CDisplayStatus>
	if (SSD1306_SUCCESS != I2CDisplayStatus)
    109a:	88 23       	and	r24, r24
    109c:	21 f0       	breq	.+8      	; 0x10a6 <main+0x44>
    109e:	8b e3       	ldi	r24, 0x3B	; 59
	{
		printf("Display NOT properly initialized !!!\n");
    10a0:	91 e0       	ldi	r25, 0x01	; 1
    10a2:	63 d1       	rcall	.+710    	; 0x136a <puts>
    10a4:	03 c0       	rjmp	.+6      	; 0x10ac <main+0x4a>
	}
	else
	{
		printf("Display properly initialized !!!\n");
    10a6:	80 e6       	ldi	r24, 0x60	; 96
    10a8:	91 e0       	ldi	r25, 0x01	; 1
    10aa:	5f d1       	rcall	.+702    	; 0x136a <puts>
    10ac:	55 da       	rcall	.-2902   	; 0x558 <SSD1306_ClearScreen>
	}

	// clear screen
	SSD1306_ClearScreen();
    10ae:	80 91 cc 01 	lds	r24, 0x01CC	; 0x8001cc <CharacterReceivedFromUART>
	
	while (1)
	{
		if (true == CharacterReceivedFromUART)
    10b2:	88 23       	and	r24, r24
    10b4:	49 f0       	breq	.+18     	; 0x10c8 <main+0x66>
    10b6:	10 92 cc 01 	sts	0x01CC, r1	; 0x8001cc <CharacterReceivedFromUART>
		{
			CharacterReceivedFromUART = false;
			if (SSD1306_SUCCESS == I2CDisplayStatus)
    10ba:	80 91 ce 01 	lds	r24, 0x01CE	; 0x8001ce <I2CDisplayStatus>
    10be:	88 23       	and	r24, r24
    10c0:	11 f4       	brne	.+4      	; 0x10c6 <main+0x64>
			{
				WriteReceivedCharacterFromUARTInDisplay();
    10c2:	04 df       	rcall	.-504    	; 0xecc <WriteReceivedCharacterFromUARTInDisplay>
    10c4:	01 c0       	rjmp	.+2      	; 0x10c8 <main+0x66>
    10c6:	59 df       	rcall	.-334    	; 0xf7a <WriteReceivedCharacterFromUARTOnUART>
			}
			else
			{
				WriteReceivedCharacterFromUARTOnUART();
    10c8:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <RingBufferReceiver+0x44>
			}
		}
		
		if (true == RingBufferReceiver.SkippedCharacterIndicator)
    10cc:	88 23       	and	r24, r24
    10ce:	79 f3       	breq	.-34     	; 0x10ae <main+0x4c>
    10d0:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <RingBufferReceiver+0x44>
		{
			RingBufferReceiver.SkippedCharacterIndicator = false;
    10d4:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <RingBufferReceiver+0x45>
			printf("\nSkipped character from Uart %c\n", RingBufferReceiver.SkippedCharacter);
    10d8:	88 2f       	mov	r24, r24
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	29 2f       	mov	r18, r25
    10de:	2f 93       	push	r18
    10e0:	8f 93       	push	r24
    10e2:	81 e8       	ldi	r24, 0x81	; 129
    10e4:	91 e0       	ldi	r25, 0x01	; 1
    10e6:	89 2f       	mov	r24, r25
    10e8:	8f 93       	push	r24
    10ea:	81 e8       	ldi	r24, 0x81	; 129
    10ec:	91 e0       	ldi	r25, 0x01	; 1
    10ee:	8f 93       	push	r24
    10f0:	24 d1       	rcall	.+584    	; 0x133a <printf>
    10f2:	0f 90       	pop	r0
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	0f 90       	pop	r0
    10fa:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <RingBufferReceiver+0x42>
			printf("Number of Skipped Characters : %d\n", RingBufferReceiver.BufferOverrunCounter);
    10fe:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <RingBufferReceiver+0x43>
    1102:	29 2f       	mov	r18, r25
    1104:	2f 93       	push	r18
    1106:	8f 93       	push	r24
    1108:	82 ea       	ldi	r24, 0xA2	; 162
    110a:	91 e0       	ldi	r25, 0x01	; 1
    110c:	89 2f       	mov	r24, r25
    110e:	8f 93       	push	r24
    1110:	82 ea       	ldi	r24, 0xA2	; 162
    1112:	91 e0       	ldi	r25, 0x01	; 1
    1114:	8f 93       	push	r24
    1116:	11 d1       	rcall	.+546    	; 0x133a <printf>
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	c6 cf       	rjmp	.-116    	; 0x10ae <main+0x4c>

00001122 <__cmpsf2>:
    1122:	2f d0       	rcall	.+94     	; 0x1182 <__fp_cmp>
		}
	}
    1124:	08 f4       	brcc	.+2      	; 0x1128 <__cmpsf2+0x6>
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	08 95       	ret

0000112a <__fixunssfsi>:
    112a:	57 d0       	rcall	.+174    	; 0x11da <__fp_splitA>
    112c:	88 f0       	brcs	.+34     	; 0x1150 <__fixunssfsi+0x26>
    112e:	9f 57       	subi	r25, 0x7F	; 127
    1130:	90 f0       	brcs	.+36     	; 0x1156 <__fixunssfsi+0x2c>
    1132:	b9 2f       	mov	r27, r25
    1134:	99 27       	eor	r25, r25
    1136:	b7 51       	subi	r27, 0x17	; 23
    1138:	a0 f0       	brcs	.+40     	; 0x1162 <__fixunssfsi+0x38>
    113a:	d1 f0       	breq	.+52     	; 0x1170 <__fixunssfsi+0x46>
    113c:	66 0f       	add	r22, r22
    113e:	77 1f       	adc	r23, r23
    1140:	88 1f       	adc	r24, r24
    1142:	99 1f       	adc	r25, r25
    1144:	1a f0       	brmi	.+6      	; 0x114c <__fixunssfsi+0x22>
    1146:	ba 95       	dec	r27
    1148:	c9 f7       	brne	.-14     	; 0x113c <__fixunssfsi+0x12>
    114a:	12 c0       	rjmp	.+36     	; 0x1170 <__fixunssfsi+0x46>
    114c:	b1 30       	cpi	r27, 0x01	; 1
    114e:	81 f0       	breq	.+32     	; 0x1170 <__fixunssfsi+0x46>
    1150:	5e d0       	rcall	.+188    	; 0x120e <__fp_zero>
    1152:	b1 e0       	ldi	r27, 0x01	; 1
    1154:	08 95       	ret
    1156:	5b c0       	rjmp	.+182    	; 0x120e <__fp_zero>
    1158:	67 2f       	mov	r22, r23
    115a:	78 2f       	mov	r23, r24
    115c:	88 27       	eor	r24, r24
    115e:	b8 5f       	subi	r27, 0xF8	; 248
    1160:	39 f0       	breq	.+14     	; 0x1170 <__fixunssfsi+0x46>
    1162:	b9 3f       	cpi	r27, 0xF9	; 249
    1164:	cc f3       	brlt	.-14     	; 0x1158 <__fixunssfsi+0x2e>
    1166:	86 95       	lsr	r24
    1168:	77 95       	ror	r23
    116a:	67 95       	ror	r22
    116c:	b3 95       	inc	r27
    116e:	d9 f7       	brne	.-10     	; 0x1166 <__fixunssfsi+0x3c>
    1170:	3e f4       	brtc	.+14     	; 0x1180 <__fixunssfsi+0x56>
    1172:	90 95       	com	r25
    1174:	80 95       	com	r24
    1176:	70 95       	com	r23
    1178:	61 95       	neg	r22
    117a:	7f 4f       	sbci	r23, 0xFF	; 255
    117c:	8f 4f       	sbci	r24, 0xFF	; 255
    117e:	9f 4f       	sbci	r25, 0xFF	; 255
    1180:	08 95       	ret

00001182 <__fp_cmp>:
    1182:	99 0f       	add	r25, r25
    1184:	00 08       	sbc	r0, r0
    1186:	55 0f       	add	r21, r21
    1188:	aa 0b       	sbc	r26, r26
    118a:	e0 e8       	ldi	r30, 0x80	; 128
    118c:	fe ef       	ldi	r31, 0xFE	; 254
    118e:	16 16       	cp	r1, r22
    1190:	17 06       	cpc	r1, r23
    1192:	e8 07       	cpc	r30, r24
    1194:	f9 07       	cpc	r31, r25
    1196:	c0 f0       	brcs	.+48     	; 0x11c8 <__fp_cmp+0x46>
    1198:	12 16       	cp	r1, r18
    119a:	13 06       	cpc	r1, r19
    119c:	e4 07       	cpc	r30, r20
    119e:	f5 07       	cpc	r31, r21
    11a0:	98 f0       	brcs	.+38     	; 0x11c8 <__fp_cmp+0x46>
    11a2:	62 1b       	sub	r22, r18
    11a4:	73 0b       	sbc	r23, r19
    11a6:	84 0b       	sbc	r24, r20
    11a8:	95 0b       	sbc	r25, r21
    11aa:	39 f4       	brne	.+14     	; 0x11ba <__fp_cmp+0x38>
    11ac:	0a 26       	eor	r0, r26
    11ae:	61 f0       	breq	.+24     	; 0x11c8 <__fp_cmp+0x46>
    11b0:	23 2b       	or	r18, r19
    11b2:	24 2b       	or	r18, r20
    11b4:	25 2b       	or	r18, r21
    11b6:	21 f4       	brne	.+8      	; 0x11c0 <__fp_cmp+0x3e>
    11b8:	08 95       	ret
    11ba:	0a 26       	eor	r0, r26
    11bc:	09 f4       	brne	.+2      	; 0x11c0 <__fp_cmp+0x3e>
    11be:	a1 40       	sbci	r26, 0x01	; 1
    11c0:	a6 95       	lsr	r26
    11c2:	8f ef       	ldi	r24, 0xFF	; 255
    11c4:	81 1d       	adc	r24, r1
    11c6:	81 1d       	adc	r24, r1
    11c8:	08 95       	ret

000011ca <__fp_split3>:
    11ca:	57 fd       	sbrc	r21, 7
    11cc:	90 58       	subi	r25, 0x80	; 128
    11ce:	44 0f       	add	r20, r20
    11d0:	55 1f       	adc	r21, r21
    11d2:	59 f0       	breq	.+22     	; 0x11ea <__fp_splitA+0x10>
    11d4:	5f 3f       	cpi	r21, 0xFF	; 255
    11d6:	71 f0       	breq	.+28     	; 0x11f4 <__fp_splitA+0x1a>
    11d8:	47 95       	ror	r20

000011da <__fp_splitA>:
    11da:	88 0f       	add	r24, r24
    11dc:	97 fb       	bst	r25, 7
    11de:	99 1f       	adc	r25, r25
    11e0:	61 f0       	breq	.+24     	; 0x11fa <__fp_splitA+0x20>
    11e2:	9f 3f       	cpi	r25, 0xFF	; 255
    11e4:	79 f0       	breq	.+30     	; 0x1204 <__fp_splitA+0x2a>
    11e6:	87 95       	ror	r24
    11e8:	08 95       	ret
    11ea:	12 16       	cp	r1, r18
    11ec:	13 06       	cpc	r1, r19
    11ee:	14 06       	cpc	r1, r20
    11f0:	55 1f       	adc	r21, r21
    11f2:	f2 cf       	rjmp	.-28     	; 0x11d8 <__fp_split3+0xe>
    11f4:	46 95       	lsr	r20
    11f6:	f1 df       	rcall	.-30     	; 0x11da <__fp_splitA>
    11f8:	08 c0       	rjmp	.+16     	; 0x120a <__fp_splitA+0x30>
    11fa:	16 16       	cp	r1, r22
    11fc:	17 06       	cpc	r1, r23
    11fe:	18 06       	cpc	r1, r24
    1200:	99 1f       	adc	r25, r25
    1202:	f1 cf       	rjmp	.-30     	; 0x11e6 <__fp_splitA+0xc>
    1204:	86 95       	lsr	r24
    1206:	71 05       	cpc	r23, r1
    1208:	61 05       	cpc	r22, r1
    120a:	08 94       	sec
    120c:	08 95       	ret

0000120e <__fp_zero>:
    120e:	e8 94       	clt

00001210 <__fp_szero>:
    1210:	bb 27       	eor	r27, r27
    1212:	66 27       	eor	r22, r22
    1214:	77 27       	eor	r23, r23
    1216:	cb 01       	movw	r24, r22
    1218:	97 f9       	bld	r25, 7
    121a:	08 95       	ret

0000121c <__gesf2>:
    121c:	b2 df       	rcall	.-156    	; 0x1182 <__fp_cmp>
    121e:	08 f4       	brcc	.+2      	; 0x1222 <__gesf2+0x6>
    1220:	8f ef       	ldi	r24, 0xFF	; 255
    1222:	08 95       	ret

00001224 <__mulsf3>:
    1224:	0b d0       	rcall	.+22     	; 0x123c <__mulsf3x>
    1226:	78 c0       	rjmp	.+240    	; 0x1318 <__fp_round>
    1228:	69 d0       	rcall	.+210    	; 0x12fc <__fp_pscA>
    122a:	28 f0       	brcs	.+10     	; 0x1236 <__mulsf3+0x12>
    122c:	6e d0       	rcall	.+220    	; 0x130a <__fp_pscB>
    122e:	18 f0       	brcs	.+6      	; 0x1236 <__mulsf3+0x12>
    1230:	95 23       	and	r25, r21
    1232:	09 f0       	breq	.+2      	; 0x1236 <__mulsf3+0x12>
    1234:	5a c0       	rjmp	.+180    	; 0x12ea <__fp_inf>
    1236:	5f c0       	rjmp	.+190    	; 0x12f6 <__fp_nan>
    1238:	11 24       	eor	r1, r1
    123a:	ea cf       	rjmp	.-44     	; 0x1210 <__fp_szero>

0000123c <__mulsf3x>:
    123c:	c6 df       	rcall	.-116    	; 0x11ca <__fp_split3>
    123e:	a0 f3       	brcs	.-24     	; 0x1228 <__mulsf3+0x4>

00001240 <__mulsf3_pse>:
    1240:	95 9f       	mul	r25, r21
    1242:	d1 f3       	breq	.-12     	; 0x1238 <__mulsf3+0x14>
    1244:	95 0f       	add	r25, r21
    1246:	50 e0       	ldi	r21, 0x00	; 0
    1248:	55 1f       	adc	r21, r21
    124a:	62 9f       	mul	r22, r18
    124c:	f0 01       	movw	r30, r0
    124e:	72 9f       	mul	r23, r18
    1250:	bb 27       	eor	r27, r27
    1252:	f0 0d       	add	r31, r0
    1254:	b1 1d       	adc	r27, r1
    1256:	63 9f       	mul	r22, r19
    1258:	aa 27       	eor	r26, r26
    125a:	f0 0d       	add	r31, r0
    125c:	b1 1d       	adc	r27, r1
    125e:	aa 1f       	adc	r26, r26
    1260:	64 9f       	mul	r22, r20
    1262:	66 27       	eor	r22, r22
    1264:	b0 0d       	add	r27, r0
    1266:	a1 1d       	adc	r26, r1
    1268:	66 1f       	adc	r22, r22
    126a:	82 9f       	mul	r24, r18
    126c:	22 27       	eor	r18, r18
    126e:	b0 0d       	add	r27, r0
    1270:	a1 1d       	adc	r26, r1
    1272:	62 1f       	adc	r22, r18
    1274:	73 9f       	mul	r23, r19
    1276:	b0 0d       	add	r27, r0
    1278:	a1 1d       	adc	r26, r1
    127a:	62 1f       	adc	r22, r18
    127c:	83 9f       	mul	r24, r19
    127e:	a0 0d       	add	r26, r0
    1280:	61 1d       	adc	r22, r1
    1282:	22 1f       	adc	r18, r18
    1284:	74 9f       	mul	r23, r20
    1286:	33 27       	eor	r19, r19
    1288:	a0 0d       	add	r26, r0
    128a:	61 1d       	adc	r22, r1
    128c:	23 1f       	adc	r18, r19
    128e:	84 9f       	mul	r24, r20
    1290:	60 0d       	add	r22, r0
    1292:	21 1d       	adc	r18, r1
    1294:	82 2f       	mov	r24, r18
    1296:	76 2f       	mov	r23, r22
    1298:	6a 2f       	mov	r22, r26
    129a:	11 24       	eor	r1, r1
    129c:	9f 57       	subi	r25, 0x7F	; 127
    129e:	50 40       	sbci	r21, 0x00	; 0
    12a0:	8a f0       	brmi	.+34     	; 0x12c4 <__mulsf3_pse+0x84>
    12a2:	e1 f0       	breq	.+56     	; 0x12dc <__mulsf3_pse+0x9c>
    12a4:	88 23       	and	r24, r24
    12a6:	4a f0       	brmi	.+18     	; 0x12ba <__mulsf3_pse+0x7a>
    12a8:	ee 0f       	add	r30, r30
    12aa:	ff 1f       	adc	r31, r31
    12ac:	bb 1f       	adc	r27, r27
    12ae:	66 1f       	adc	r22, r22
    12b0:	77 1f       	adc	r23, r23
    12b2:	88 1f       	adc	r24, r24
    12b4:	91 50       	subi	r25, 0x01	; 1
    12b6:	50 40       	sbci	r21, 0x00	; 0
    12b8:	a9 f7       	brne	.-22     	; 0x12a4 <__mulsf3_pse+0x64>
    12ba:	9e 3f       	cpi	r25, 0xFE	; 254
    12bc:	51 05       	cpc	r21, r1
    12be:	70 f0       	brcs	.+28     	; 0x12dc <__mulsf3_pse+0x9c>
    12c0:	14 c0       	rjmp	.+40     	; 0x12ea <__fp_inf>
    12c2:	a6 cf       	rjmp	.-180    	; 0x1210 <__fp_szero>
    12c4:	5f 3f       	cpi	r21, 0xFF	; 255
    12c6:	ec f3       	brlt	.-6      	; 0x12c2 <__mulsf3_pse+0x82>
    12c8:	98 3e       	cpi	r25, 0xE8	; 232
    12ca:	dc f3       	brlt	.-10     	; 0x12c2 <__mulsf3_pse+0x82>
    12cc:	86 95       	lsr	r24
    12ce:	77 95       	ror	r23
    12d0:	67 95       	ror	r22
    12d2:	b7 95       	ror	r27
    12d4:	f7 95       	ror	r31
    12d6:	e7 95       	ror	r30
    12d8:	9f 5f       	subi	r25, 0xFF	; 255
    12da:	c1 f7       	brne	.-16     	; 0x12cc <__mulsf3_pse+0x8c>
    12dc:	fe 2b       	or	r31, r30
    12de:	88 0f       	add	r24, r24
    12e0:	91 1d       	adc	r25, r1
    12e2:	96 95       	lsr	r25
    12e4:	87 95       	ror	r24
    12e6:	97 f9       	bld	r25, 7
    12e8:	08 95       	ret

000012ea <__fp_inf>:
    12ea:	97 f9       	bld	r25, 7
    12ec:	9f 67       	ori	r25, 0x7F	; 127
    12ee:	80 e8       	ldi	r24, 0x80	; 128
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	60 e0       	ldi	r22, 0x00	; 0
    12f4:	08 95       	ret

000012f6 <__fp_nan>:
    12f6:	9f ef       	ldi	r25, 0xFF	; 255
    12f8:	80 ec       	ldi	r24, 0xC0	; 192
    12fa:	08 95       	ret

000012fc <__fp_pscA>:
    12fc:	00 24       	eor	r0, r0
    12fe:	0a 94       	dec	r0
    1300:	16 16       	cp	r1, r22
    1302:	17 06       	cpc	r1, r23
    1304:	18 06       	cpc	r1, r24
    1306:	09 06       	cpc	r0, r25
    1308:	08 95       	ret

0000130a <__fp_pscB>:
    130a:	00 24       	eor	r0, r0
    130c:	0a 94       	dec	r0
    130e:	12 16       	cp	r1, r18
    1310:	13 06       	cpc	r1, r19
    1312:	14 06       	cpc	r1, r20
    1314:	05 06       	cpc	r0, r21
    1316:	08 95       	ret

00001318 <__fp_round>:
    1318:	09 2e       	mov	r0, r25
    131a:	03 94       	inc	r0
    131c:	00 0c       	add	r0, r0
    131e:	11 f4       	brne	.+4      	; 0x1324 <__fp_round+0xc>
    1320:	88 23       	and	r24, r24
    1322:	52 f0       	brmi	.+20     	; 0x1338 <__fp_round+0x20>
    1324:	bb 0f       	add	r27, r27
    1326:	40 f4       	brcc	.+16     	; 0x1338 <__fp_round+0x20>
    1328:	bf 2b       	or	r27, r31
    132a:	11 f4       	brne	.+4      	; 0x1330 <__fp_round+0x18>
    132c:	60 ff       	sbrs	r22, 0
    132e:	04 c0       	rjmp	.+8      	; 0x1338 <__fp_round+0x20>
    1330:	6f 5f       	subi	r22, 0xFF	; 255
    1332:	7f 4f       	sbci	r23, 0xFF	; 255
    1334:	8f 4f       	sbci	r24, 0xFF	; 255
    1336:	9f 4f       	sbci	r25, 0xFF	; 255
    1338:	08 95       	ret

0000133a <printf>:
    133a:	a0 e0       	ldi	r26, 0x00	; 0
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	e2 ea       	ldi	r30, 0xA2	; 162
    1340:	f9 e0       	ldi	r31, 0x09	; 9
    1342:	f4 c2       	rjmp	.+1512   	; 0x192c <__prologue_saves__+0x20>
    1344:	ae 01       	movw	r20, r28
    1346:	4b 5f       	subi	r20, 0xFB	; 251
    1348:	5f 4f       	sbci	r21, 0xFF	; 255
    134a:	fa 01       	movw	r30, r20
    134c:	61 91       	ld	r22, Z+
    134e:	71 91       	ld	r23, Z+
    1350:	af 01       	movw	r20, r30
    1352:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <__iob+0x2>
    1356:	90 91 18 02 	lds	r25, 0x0218	; 0x800218 <__iob+0x3>
    135a:	56 d0       	rcall	.+172    	; 0x1408 <vfprintf>
    135c:	e2 e0       	ldi	r30, 0x02	; 2
    135e:	02 c3       	rjmp	.+1540   	; 0x1964 <__epilogue_restores__+0x20>

00001360 <putchar>:
    1360:	60 91 17 02 	lds	r22, 0x0217	; 0x800217 <__iob+0x2>
    1364:	70 91 18 02 	lds	r23, 0x0218	; 0x800218 <__iob+0x3>
    1368:	37 c2       	rjmp	.+1134   	; 0x17d8 <fputc>

0000136a <puts>:
    136a:	0f 93       	push	r16
    136c:	1f 93       	push	r17
    136e:	cf 93       	push	r28
    1370:	df 93       	push	r29
    1372:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <__iob+0x2>
    1376:	f0 91 18 02 	lds	r31, 0x0218	; 0x800218 <__iob+0x3>
    137a:	23 81       	ldd	r18, Z+3	; 0x03
    137c:	21 ff       	sbrs	r18, 1
    137e:	1b c0       	rjmp	.+54     	; 0x13b6 <puts+0x4c>
    1380:	8c 01       	movw	r16, r24
    1382:	d0 e0       	ldi	r29, 0x00	; 0
    1384:	c0 e0       	ldi	r28, 0x00	; 0
    1386:	f8 01       	movw	r30, r16
    1388:	81 91       	ld	r24, Z+
    138a:	8f 01       	movw	r16, r30
    138c:	60 91 17 02 	lds	r22, 0x0217	; 0x800217 <__iob+0x2>
    1390:	70 91 18 02 	lds	r23, 0x0218	; 0x800218 <__iob+0x3>
    1394:	db 01       	movw	r26, r22
    1396:	18 96       	adiw	r26, 0x08	; 8
    1398:	ed 91       	ld	r30, X+
    139a:	fc 91       	ld	r31, X
    139c:	19 97       	sbiw	r26, 0x09	; 9
    139e:	88 23       	and	r24, r24
    13a0:	31 f0       	breq	.+12     	; 0x13ae <puts+0x44>
    13a2:	09 95       	icall
    13a4:	89 2b       	or	r24, r25
    13a6:	79 f3       	breq	.-34     	; 0x1386 <puts+0x1c>
    13a8:	df ef       	ldi	r29, 0xFF	; 255
    13aa:	cf ef       	ldi	r28, 0xFF	; 255
    13ac:	ec cf       	rjmp	.-40     	; 0x1386 <puts+0x1c>
    13ae:	8a e0       	ldi	r24, 0x0A	; 10
    13b0:	09 95       	icall
    13b2:	89 2b       	or	r24, r25
    13b4:	19 f0       	breq	.+6      	; 0x13bc <puts+0x52>
    13b6:	8f ef       	ldi	r24, 0xFF	; 255
    13b8:	9f ef       	ldi	r25, 0xFF	; 255
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <puts+0x56>
    13bc:	8d 2f       	mov	r24, r29
    13be:	9c 2f       	mov	r25, r28
    13c0:	df 91       	pop	r29
    13c2:	cf 91       	pop	r28
    13c4:	1f 91       	pop	r17
    13c6:	0f 91       	pop	r16
    13c8:	08 95       	ret

000013ca <sprintf>:
    13ca:	ae e0       	ldi	r26, 0x0E	; 14
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	ea ee       	ldi	r30, 0xEA	; 234
    13d0:	f9 e0       	ldi	r31, 0x09	; 9
    13d2:	aa c2       	rjmp	.+1364   	; 0x1928 <__prologue_saves__+0x1c>
    13d4:	0d 89       	ldd	r16, Y+21	; 0x15
    13d6:	1e 89       	ldd	r17, Y+22	; 0x16
    13d8:	86 e0       	ldi	r24, 0x06	; 6
    13da:	8c 83       	std	Y+4, r24	; 0x04
    13dc:	1a 83       	std	Y+2, r17	; 0x02
    13de:	09 83       	std	Y+1, r16	; 0x01
    13e0:	8f ef       	ldi	r24, 0xFF	; 255
    13e2:	9f e7       	ldi	r25, 0x7F	; 127
    13e4:	9e 83       	std	Y+6, r25	; 0x06
    13e6:	8d 83       	std	Y+5, r24	; 0x05
    13e8:	ae 01       	movw	r20, r28
    13ea:	47 5e       	subi	r20, 0xE7	; 231
    13ec:	5f 4f       	sbci	r21, 0xFF	; 255
    13ee:	6f 89       	ldd	r22, Y+23	; 0x17
    13f0:	78 8d       	ldd	r23, Y+24	; 0x18
    13f2:	ce 01       	movw	r24, r28
    13f4:	01 96       	adiw	r24, 0x01	; 1
    13f6:	08 d0       	rcall	.+16     	; 0x1408 <vfprintf>
    13f8:	ef 81       	ldd	r30, Y+7	; 0x07
    13fa:	f8 85       	ldd	r31, Y+8	; 0x08
    13fc:	e0 0f       	add	r30, r16
    13fe:	f1 1f       	adc	r31, r17
    1400:	10 82       	st	Z, r1
    1402:	2e 96       	adiw	r28, 0x0e	; 14
    1404:	e4 e0       	ldi	r30, 0x04	; 4
    1406:	ac c2       	rjmp	.+1368   	; 0x1960 <__epilogue_restores__+0x1c>

00001408 <vfprintf>:
    1408:	ab e0       	ldi	r26, 0x0B	; 11
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e9 e0       	ldi	r30, 0x09	; 9
    140e:	fa e0       	ldi	r31, 0x0A	; 10
    1410:	7d c2       	rjmp	.+1274   	; 0x190c <__prologue_saves__>
    1412:	6c 01       	movw	r12, r24
    1414:	7b 01       	movw	r14, r22
    1416:	8a 01       	movw	r16, r20
    1418:	fc 01       	movw	r30, r24
    141a:	17 82       	std	Z+7, r1	; 0x07
    141c:	16 82       	std	Z+6, r1	; 0x06
    141e:	83 81       	ldd	r24, Z+3	; 0x03
    1420:	81 ff       	sbrs	r24, 1
    1422:	bf c1       	rjmp	.+894    	; 0x17a2 <vfprintf+0x39a>
    1424:	ce 01       	movw	r24, r28
    1426:	01 96       	adiw	r24, 0x01	; 1
    1428:	3c 01       	movw	r6, r24
    142a:	f6 01       	movw	r30, r12
    142c:	93 81       	ldd	r25, Z+3	; 0x03
    142e:	f7 01       	movw	r30, r14
    1430:	93 fd       	sbrc	r25, 3
    1432:	85 91       	lpm	r24, Z+
    1434:	93 ff       	sbrs	r25, 3
    1436:	81 91       	ld	r24, Z+
    1438:	7f 01       	movw	r14, r30
    143a:	88 23       	and	r24, r24
    143c:	09 f4       	brne	.+2      	; 0x1440 <vfprintf+0x38>
    143e:	ad c1       	rjmp	.+858    	; 0x179a <vfprintf+0x392>
    1440:	85 32       	cpi	r24, 0x25	; 37
    1442:	39 f4       	brne	.+14     	; 0x1452 <vfprintf+0x4a>
    1444:	93 fd       	sbrc	r25, 3
    1446:	85 91       	lpm	r24, Z+
    1448:	93 ff       	sbrs	r25, 3
    144a:	81 91       	ld	r24, Z+
    144c:	7f 01       	movw	r14, r30
    144e:	85 32       	cpi	r24, 0x25	; 37
    1450:	21 f4       	brne	.+8      	; 0x145a <vfprintf+0x52>
    1452:	b6 01       	movw	r22, r12
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	c0 d1       	rcall	.+896    	; 0x17d8 <fputc>
    1458:	e8 cf       	rjmp	.-48     	; 0x142a <vfprintf+0x22>
    145a:	91 2c       	mov	r9, r1
    145c:	21 2c       	mov	r2, r1
    145e:	31 2c       	mov	r3, r1
    1460:	ff e1       	ldi	r31, 0x1F	; 31
    1462:	f3 15       	cp	r31, r3
    1464:	d8 f0       	brcs	.+54     	; 0x149c <vfprintf+0x94>
    1466:	8b 32       	cpi	r24, 0x2B	; 43
    1468:	79 f0       	breq	.+30     	; 0x1488 <vfprintf+0x80>
    146a:	38 f4       	brcc	.+14     	; 0x147a <vfprintf+0x72>
    146c:	80 32       	cpi	r24, 0x20	; 32
    146e:	79 f0       	breq	.+30     	; 0x148e <vfprintf+0x86>
    1470:	83 32       	cpi	r24, 0x23	; 35
    1472:	a1 f4       	brne	.+40     	; 0x149c <vfprintf+0x94>
    1474:	23 2d       	mov	r18, r3
    1476:	20 61       	ori	r18, 0x10	; 16
    1478:	1d c0       	rjmp	.+58     	; 0x14b4 <vfprintf+0xac>
    147a:	8d 32       	cpi	r24, 0x2D	; 45
    147c:	61 f0       	breq	.+24     	; 0x1496 <vfprintf+0x8e>
    147e:	80 33       	cpi	r24, 0x30	; 48
    1480:	69 f4       	brne	.+26     	; 0x149c <vfprintf+0x94>
    1482:	23 2d       	mov	r18, r3
    1484:	21 60       	ori	r18, 0x01	; 1
    1486:	16 c0       	rjmp	.+44     	; 0x14b4 <vfprintf+0xac>
    1488:	83 2d       	mov	r24, r3
    148a:	82 60       	ori	r24, 0x02	; 2
    148c:	38 2e       	mov	r3, r24
    148e:	e3 2d       	mov	r30, r3
    1490:	e4 60       	ori	r30, 0x04	; 4
    1492:	3e 2e       	mov	r3, r30
    1494:	2a c0       	rjmp	.+84     	; 0x14ea <vfprintf+0xe2>
    1496:	f3 2d       	mov	r31, r3
    1498:	f8 60       	ori	r31, 0x08	; 8
    149a:	1d c0       	rjmp	.+58     	; 0x14d6 <vfprintf+0xce>
    149c:	37 fc       	sbrc	r3, 7
    149e:	2d c0       	rjmp	.+90     	; 0x14fa <vfprintf+0xf2>
    14a0:	20 ed       	ldi	r18, 0xD0	; 208
    14a2:	28 0f       	add	r18, r24
    14a4:	2a 30       	cpi	r18, 0x0A	; 10
    14a6:	40 f0       	brcs	.+16     	; 0x14b8 <vfprintf+0xb0>
    14a8:	8e 32       	cpi	r24, 0x2E	; 46
    14aa:	b9 f4       	brne	.+46     	; 0x14da <vfprintf+0xd2>
    14ac:	36 fc       	sbrc	r3, 6
    14ae:	75 c1       	rjmp	.+746    	; 0x179a <vfprintf+0x392>
    14b0:	23 2d       	mov	r18, r3
    14b2:	20 64       	ori	r18, 0x40	; 64
    14b4:	32 2e       	mov	r3, r18
    14b6:	19 c0       	rjmp	.+50     	; 0x14ea <vfprintf+0xe2>
    14b8:	36 fe       	sbrs	r3, 6
    14ba:	06 c0       	rjmp	.+12     	; 0x14c8 <vfprintf+0xc0>
    14bc:	8a e0       	ldi	r24, 0x0A	; 10
    14be:	98 9e       	mul	r9, r24
    14c0:	20 0d       	add	r18, r0
    14c2:	11 24       	eor	r1, r1
    14c4:	92 2e       	mov	r9, r18
    14c6:	11 c0       	rjmp	.+34     	; 0x14ea <vfprintf+0xe2>
    14c8:	ea e0       	ldi	r30, 0x0A	; 10
    14ca:	2e 9e       	mul	r2, r30
    14cc:	20 0d       	add	r18, r0
    14ce:	11 24       	eor	r1, r1
    14d0:	22 2e       	mov	r2, r18
    14d2:	f3 2d       	mov	r31, r3
    14d4:	f0 62       	ori	r31, 0x20	; 32
    14d6:	3f 2e       	mov	r3, r31
    14d8:	08 c0       	rjmp	.+16     	; 0x14ea <vfprintf+0xe2>
    14da:	8c 36       	cpi	r24, 0x6C	; 108
    14dc:	21 f4       	brne	.+8      	; 0x14e6 <vfprintf+0xde>
    14de:	83 2d       	mov	r24, r3
    14e0:	80 68       	ori	r24, 0x80	; 128
    14e2:	38 2e       	mov	r3, r24
    14e4:	02 c0       	rjmp	.+4      	; 0x14ea <vfprintf+0xe2>
    14e6:	88 36       	cpi	r24, 0x68	; 104
    14e8:	41 f4       	brne	.+16     	; 0x14fa <vfprintf+0xf2>
    14ea:	f7 01       	movw	r30, r14
    14ec:	93 fd       	sbrc	r25, 3
    14ee:	85 91       	lpm	r24, Z+
    14f0:	93 ff       	sbrs	r25, 3
    14f2:	81 91       	ld	r24, Z+
    14f4:	7f 01       	movw	r14, r30
    14f6:	81 11       	cpse	r24, r1
    14f8:	b3 cf       	rjmp	.-154    	; 0x1460 <vfprintf+0x58>
    14fa:	98 2f       	mov	r25, r24
    14fc:	9f 7d       	andi	r25, 0xDF	; 223
    14fe:	95 54       	subi	r25, 0x45	; 69
    1500:	93 30       	cpi	r25, 0x03	; 3
    1502:	28 f4       	brcc	.+10     	; 0x150e <vfprintf+0x106>
    1504:	0c 5f       	subi	r16, 0xFC	; 252
    1506:	1f 4f       	sbci	r17, 0xFF	; 255
    1508:	9f e3       	ldi	r25, 0x3F	; 63
    150a:	99 83       	std	Y+1, r25	; 0x01
    150c:	0d c0       	rjmp	.+26     	; 0x1528 <vfprintf+0x120>
    150e:	83 36       	cpi	r24, 0x63	; 99
    1510:	31 f0       	breq	.+12     	; 0x151e <vfprintf+0x116>
    1512:	83 37       	cpi	r24, 0x73	; 115
    1514:	71 f0       	breq	.+28     	; 0x1532 <vfprintf+0x12a>
    1516:	83 35       	cpi	r24, 0x53	; 83
    1518:	09 f0       	breq	.+2      	; 0x151c <vfprintf+0x114>
    151a:	55 c0       	rjmp	.+170    	; 0x15c6 <vfprintf+0x1be>
    151c:	20 c0       	rjmp	.+64     	; 0x155e <vfprintf+0x156>
    151e:	f8 01       	movw	r30, r16
    1520:	80 81       	ld	r24, Z
    1522:	89 83       	std	Y+1, r24	; 0x01
    1524:	0e 5f       	subi	r16, 0xFE	; 254
    1526:	1f 4f       	sbci	r17, 0xFF	; 255
    1528:	88 24       	eor	r8, r8
    152a:	83 94       	inc	r8
    152c:	91 2c       	mov	r9, r1
    152e:	53 01       	movw	r10, r6
    1530:	12 c0       	rjmp	.+36     	; 0x1556 <vfprintf+0x14e>
    1532:	28 01       	movw	r4, r16
    1534:	f2 e0       	ldi	r31, 0x02	; 2
    1536:	4f 0e       	add	r4, r31
    1538:	51 1c       	adc	r5, r1
    153a:	f8 01       	movw	r30, r16
    153c:	a0 80       	ld	r10, Z
    153e:	b1 80       	ldd	r11, Z+1	; 0x01
    1540:	36 fe       	sbrs	r3, 6
    1542:	03 c0       	rjmp	.+6      	; 0x154a <vfprintf+0x142>
    1544:	69 2d       	mov	r22, r9
    1546:	70 e0       	ldi	r23, 0x00	; 0
    1548:	02 c0       	rjmp	.+4      	; 0x154e <vfprintf+0x146>
    154a:	6f ef       	ldi	r22, 0xFF	; 255
    154c:	7f ef       	ldi	r23, 0xFF	; 255
    154e:	c5 01       	movw	r24, r10
    1550:	38 d1       	rcall	.+624    	; 0x17c2 <strnlen>
    1552:	4c 01       	movw	r8, r24
    1554:	82 01       	movw	r16, r4
    1556:	f3 2d       	mov	r31, r3
    1558:	ff 77       	andi	r31, 0x7F	; 127
    155a:	3f 2e       	mov	r3, r31
    155c:	15 c0       	rjmp	.+42     	; 0x1588 <vfprintf+0x180>
    155e:	28 01       	movw	r4, r16
    1560:	22 e0       	ldi	r18, 0x02	; 2
    1562:	42 0e       	add	r4, r18
    1564:	51 1c       	adc	r5, r1
    1566:	f8 01       	movw	r30, r16
    1568:	a0 80       	ld	r10, Z
    156a:	b1 80       	ldd	r11, Z+1	; 0x01
    156c:	36 fe       	sbrs	r3, 6
    156e:	03 c0       	rjmp	.+6      	; 0x1576 <vfprintf+0x16e>
    1570:	69 2d       	mov	r22, r9
    1572:	70 e0       	ldi	r23, 0x00	; 0
    1574:	02 c0       	rjmp	.+4      	; 0x157a <vfprintf+0x172>
    1576:	6f ef       	ldi	r22, 0xFF	; 255
    1578:	7f ef       	ldi	r23, 0xFF	; 255
    157a:	c5 01       	movw	r24, r10
    157c:	17 d1       	rcall	.+558    	; 0x17ac <strnlen_P>
    157e:	4c 01       	movw	r8, r24
    1580:	f3 2d       	mov	r31, r3
    1582:	f0 68       	ori	r31, 0x80	; 128
    1584:	3f 2e       	mov	r3, r31
    1586:	82 01       	movw	r16, r4
    1588:	33 fc       	sbrc	r3, 3
    158a:	19 c0       	rjmp	.+50     	; 0x15be <vfprintf+0x1b6>
    158c:	82 2d       	mov	r24, r2
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	88 16       	cp	r8, r24
    1592:	99 06       	cpc	r9, r25
    1594:	a0 f4       	brcc	.+40     	; 0x15be <vfprintf+0x1b6>
    1596:	b6 01       	movw	r22, r12
    1598:	80 e2       	ldi	r24, 0x20	; 32
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	1d d1       	rcall	.+570    	; 0x17d8 <fputc>
    159e:	2a 94       	dec	r2
    15a0:	f5 cf       	rjmp	.-22     	; 0x158c <vfprintf+0x184>
    15a2:	f5 01       	movw	r30, r10
    15a4:	37 fc       	sbrc	r3, 7
    15a6:	85 91       	lpm	r24, Z+
    15a8:	37 fe       	sbrs	r3, 7
    15aa:	81 91       	ld	r24, Z+
    15ac:	5f 01       	movw	r10, r30
    15ae:	b6 01       	movw	r22, r12
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	12 d1       	rcall	.+548    	; 0x17d8 <fputc>
    15b4:	21 10       	cpse	r2, r1
    15b6:	2a 94       	dec	r2
    15b8:	21 e0       	ldi	r18, 0x01	; 1
    15ba:	82 1a       	sub	r8, r18
    15bc:	91 08       	sbc	r9, r1
    15be:	81 14       	cp	r8, r1
    15c0:	91 04       	cpc	r9, r1
    15c2:	79 f7       	brne	.-34     	; 0x15a2 <vfprintf+0x19a>
    15c4:	e1 c0       	rjmp	.+450    	; 0x1788 <vfprintf+0x380>
    15c6:	84 36       	cpi	r24, 0x64	; 100
    15c8:	11 f0       	breq	.+4      	; 0x15ce <vfprintf+0x1c6>
    15ca:	89 36       	cpi	r24, 0x69	; 105
    15cc:	39 f5       	brne	.+78     	; 0x161c <vfprintf+0x214>
    15ce:	f8 01       	movw	r30, r16
    15d0:	37 fe       	sbrs	r3, 7
    15d2:	07 c0       	rjmp	.+14     	; 0x15e2 <vfprintf+0x1da>
    15d4:	60 81       	ld	r22, Z
    15d6:	71 81       	ldd	r23, Z+1	; 0x01
    15d8:	82 81       	ldd	r24, Z+2	; 0x02
    15da:	93 81       	ldd	r25, Z+3	; 0x03
    15dc:	0c 5f       	subi	r16, 0xFC	; 252
    15de:	1f 4f       	sbci	r17, 0xFF	; 255
    15e0:	08 c0       	rjmp	.+16     	; 0x15f2 <vfprintf+0x1ea>
    15e2:	60 81       	ld	r22, Z
    15e4:	71 81       	ldd	r23, Z+1	; 0x01
    15e6:	07 2e       	mov	r0, r23
    15e8:	00 0c       	add	r0, r0
    15ea:	88 0b       	sbc	r24, r24
    15ec:	99 0b       	sbc	r25, r25
    15ee:	0e 5f       	subi	r16, 0xFE	; 254
    15f0:	1f 4f       	sbci	r17, 0xFF	; 255
    15f2:	f3 2d       	mov	r31, r3
    15f4:	ff 76       	andi	r31, 0x6F	; 111
    15f6:	3f 2e       	mov	r3, r31
    15f8:	97 ff       	sbrs	r25, 7
    15fa:	09 c0       	rjmp	.+18     	; 0x160e <vfprintf+0x206>
    15fc:	90 95       	com	r25
    15fe:	80 95       	com	r24
    1600:	70 95       	com	r23
    1602:	61 95       	neg	r22
    1604:	7f 4f       	sbci	r23, 0xFF	; 255
    1606:	8f 4f       	sbci	r24, 0xFF	; 255
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	f0 68       	ori	r31, 0x80	; 128
    160c:	3f 2e       	mov	r3, r31
    160e:	2a e0       	ldi	r18, 0x0A	; 10
    1610:	30 e0       	ldi	r19, 0x00	; 0
    1612:	a3 01       	movw	r20, r6
    1614:	1d d1       	rcall	.+570    	; 0x1850 <__ultoa_invert>
    1616:	88 2e       	mov	r8, r24
    1618:	86 18       	sub	r8, r6
    161a:	44 c0       	rjmp	.+136    	; 0x16a4 <vfprintf+0x29c>
    161c:	85 37       	cpi	r24, 0x75	; 117
    161e:	31 f4       	brne	.+12     	; 0x162c <vfprintf+0x224>
    1620:	23 2d       	mov	r18, r3
    1622:	2f 7e       	andi	r18, 0xEF	; 239
    1624:	b2 2e       	mov	r11, r18
    1626:	2a e0       	ldi	r18, 0x0A	; 10
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	25 c0       	rjmp	.+74     	; 0x1676 <vfprintf+0x26e>
    162c:	93 2d       	mov	r25, r3
    162e:	99 7f       	andi	r25, 0xF9	; 249
    1630:	b9 2e       	mov	r11, r25
    1632:	8f 36       	cpi	r24, 0x6F	; 111
    1634:	c1 f0       	breq	.+48     	; 0x1666 <vfprintf+0x25e>
    1636:	18 f4       	brcc	.+6      	; 0x163e <vfprintf+0x236>
    1638:	88 35       	cpi	r24, 0x58	; 88
    163a:	79 f0       	breq	.+30     	; 0x165a <vfprintf+0x252>
    163c:	ae c0       	rjmp	.+348    	; 0x179a <vfprintf+0x392>
    163e:	80 37       	cpi	r24, 0x70	; 112
    1640:	19 f0       	breq	.+6      	; 0x1648 <vfprintf+0x240>
    1642:	88 37       	cpi	r24, 0x78	; 120
    1644:	21 f0       	breq	.+8      	; 0x164e <vfprintf+0x246>
    1646:	a9 c0       	rjmp	.+338    	; 0x179a <vfprintf+0x392>
    1648:	e9 2f       	mov	r30, r25
    164a:	e0 61       	ori	r30, 0x10	; 16
    164c:	be 2e       	mov	r11, r30
    164e:	b4 fe       	sbrs	r11, 4
    1650:	0d c0       	rjmp	.+26     	; 0x166c <vfprintf+0x264>
    1652:	fb 2d       	mov	r31, r11
    1654:	f4 60       	ori	r31, 0x04	; 4
    1656:	bf 2e       	mov	r11, r31
    1658:	09 c0       	rjmp	.+18     	; 0x166c <vfprintf+0x264>
    165a:	34 fe       	sbrs	r3, 4
    165c:	0a c0       	rjmp	.+20     	; 0x1672 <vfprintf+0x26a>
    165e:	29 2f       	mov	r18, r25
    1660:	26 60       	ori	r18, 0x06	; 6
    1662:	b2 2e       	mov	r11, r18
    1664:	06 c0       	rjmp	.+12     	; 0x1672 <vfprintf+0x26a>
    1666:	28 e0       	ldi	r18, 0x08	; 8
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	05 c0       	rjmp	.+10     	; 0x1676 <vfprintf+0x26e>
    166c:	20 e1       	ldi	r18, 0x10	; 16
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	02 c0       	rjmp	.+4      	; 0x1676 <vfprintf+0x26e>
    1672:	20 e1       	ldi	r18, 0x10	; 16
    1674:	32 e0       	ldi	r19, 0x02	; 2
    1676:	f8 01       	movw	r30, r16
    1678:	b7 fe       	sbrs	r11, 7
    167a:	07 c0       	rjmp	.+14     	; 0x168a <vfprintf+0x282>
    167c:	60 81       	ld	r22, Z
    167e:	71 81       	ldd	r23, Z+1	; 0x01
    1680:	82 81       	ldd	r24, Z+2	; 0x02
    1682:	93 81       	ldd	r25, Z+3	; 0x03
    1684:	0c 5f       	subi	r16, 0xFC	; 252
    1686:	1f 4f       	sbci	r17, 0xFF	; 255
    1688:	06 c0       	rjmp	.+12     	; 0x1696 <vfprintf+0x28e>
    168a:	60 81       	ld	r22, Z
    168c:	71 81       	ldd	r23, Z+1	; 0x01
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	0e 5f       	subi	r16, 0xFE	; 254
    1694:	1f 4f       	sbci	r17, 0xFF	; 255
    1696:	a3 01       	movw	r20, r6
    1698:	db d0       	rcall	.+438    	; 0x1850 <__ultoa_invert>
    169a:	88 2e       	mov	r8, r24
    169c:	86 18       	sub	r8, r6
    169e:	fb 2d       	mov	r31, r11
    16a0:	ff 77       	andi	r31, 0x7F	; 127
    16a2:	3f 2e       	mov	r3, r31
    16a4:	36 fe       	sbrs	r3, 6
    16a6:	0d c0       	rjmp	.+26     	; 0x16c2 <vfprintf+0x2ba>
    16a8:	23 2d       	mov	r18, r3
    16aa:	2e 7f       	andi	r18, 0xFE	; 254
    16ac:	a2 2e       	mov	r10, r18
    16ae:	89 14       	cp	r8, r9
    16b0:	58 f4       	brcc	.+22     	; 0x16c8 <vfprintf+0x2c0>
    16b2:	34 fe       	sbrs	r3, 4
    16b4:	0b c0       	rjmp	.+22     	; 0x16cc <vfprintf+0x2c4>
    16b6:	32 fc       	sbrc	r3, 2
    16b8:	09 c0       	rjmp	.+18     	; 0x16cc <vfprintf+0x2c4>
    16ba:	83 2d       	mov	r24, r3
    16bc:	8e 7e       	andi	r24, 0xEE	; 238
    16be:	a8 2e       	mov	r10, r24
    16c0:	05 c0       	rjmp	.+10     	; 0x16cc <vfprintf+0x2c4>
    16c2:	b8 2c       	mov	r11, r8
    16c4:	a3 2c       	mov	r10, r3
    16c6:	03 c0       	rjmp	.+6      	; 0x16ce <vfprintf+0x2c6>
    16c8:	b8 2c       	mov	r11, r8
    16ca:	01 c0       	rjmp	.+2      	; 0x16ce <vfprintf+0x2c6>
    16cc:	b9 2c       	mov	r11, r9
    16ce:	a4 fe       	sbrs	r10, 4
    16d0:	0f c0       	rjmp	.+30     	; 0x16f0 <vfprintf+0x2e8>
    16d2:	fe 01       	movw	r30, r28
    16d4:	e8 0d       	add	r30, r8
    16d6:	f1 1d       	adc	r31, r1
    16d8:	80 81       	ld	r24, Z
    16da:	80 33       	cpi	r24, 0x30	; 48
    16dc:	21 f4       	brne	.+8      	; 0x16e6 <vfprintf+0x2de>
    16de:	9a 2d       	mov	r25, r10
    16e0:	99 7e       	andi	r25, 0xE9	; 233
    16e2:	a9 2e       	mov	r10, r25
    16e4:	09 c0       	rjmp	.+18     	; 0x16f8 <vfprintf+0x2f0>
    16e6:	a2 fe       	sbrs	r10, 2
    16e8:	06 c0       	rjmp	.+12     	; 0x16f6 <vfprintf+0x2ee>
    16ea:	b3 94       	inc	r11
    16ec:	b3 94       	inc	r11
    16ee:	04 c0       	rjmp	.+8      	; 0x16f8 <vfprintf+0x2f0>
    16f0:	8a 2d       	mov	r24, r10
    16f2:	86 78       	andi	r24, 0x86	; 134
    16f4:	09 f0       	breq	.+2      	; 0x16f8 <vfprintf+0x2f0>
    16f6:	b3 94       	inc	r11
    16f8:	a3 fc       	sbrc	r10, 3
    16fa:	10 c0       	rjmp	.+32     	; 0x171c <vfprintf+0x314>
    16fc:	a0 fe       	sbrs	r10, 0
    16fe:	06 c0       	rjmp	.+12     	; 0x170c <vfprintf+0x304>
    1700:	b2 14       	cp	r11, r2
    1702:	80 f4       	brcc	.+32     	; 0x1724 <vfprintf+0x31c>
    1704:	28 0c       	add	r2, r8
    1706:	92 2c       	mov	r9, r2
    1708:	9b 18       	sub	r9, r11
    170a:	0d c0       	rjmp	.+26     	; 0x1726 <vfprintf+0x31e>
    170c:	b2 14       	cp	r11, r2
    170e:	58 f4       	brcc	.+22     	; 0x1726 <vfprintf+0x31e>
    1710:	b6 01       	movw	r22, r12
    1712:	80 e2       	ldi	r24, 0x20	; 32
    1714:	90 e0       	ldi	r25, 0x00	; 0
    1716:	60 d0       	rcall	.+192    	; 0x17d8 <fputc>
    1718:	b3 94       	inc	r11
    171a:	f8 cf       	rjmp	.-16     	; 0x170c <vfprintf+0x304>
    171c:	b2 14       	cp	r11, r2
    171e:	18 f4       	brcc	.+6      	; 0x1726 <vfprintf+0x31e>
    1720:	2b 18       	sub	r2, r11
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <vfprintf+0x320>
    1724:	98 2c       	mov	r9, r8
    1726:	21 2c       	mov	r2, r1
    1728:	a4 fe       	sbrs	r10, 4
    172a:	0f c0       	rjmp	.+30     	; 0x174a <vfprintf+0x342>
    172c:	b6 01       	movw	r22, r12
    172e:	80 e3       	ldi	r24, 0x30	; 48
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	52 d0       	rcall	.+164    	; 0x17d8 <fputc>
    1734:	a2 fe       	sbrs	r10, 2
    1736:	16 c0       	rjmp	.+44     	; 0x1764 <vfprintf+0x35c>
    1738:	a1 fc       	sbrc	r10, 1
    173a:	03 c0       	rjmp	.+6      	; 0x1742 <vfprintf+0x33a>
    173c:	88 e7       	ldi	r24, 0x78	; 120
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <vfprintf+0x33e>
    1742:	88 e5       	ldi	r24, 0x58	; 88
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	b6 01       	movw	r22, r12
    1748:	0c c0       	rjmp	.+24     	; 0x1762 <vfprintf+0x35a>
    174a:	8a 2d       	mov	r24, r10
    174c:	86 78       	andi	r24, 0x86	; 134
    174e:	51 f0       	breq	.+20     	; 0x1764 <vfprintf+0x35c>
    1750:	a1 fe       	sbrs	r10, 1
    1752:	02 c0       	rjmp	.+4      	; 0x1758 <vfprintf+0x350>
    1754:	8b e2       	ldi	r24, 0x2B	; 43
    1756:	01 c0       	rjmp	.+2      	; 0x175a <vfprintf+0x352>
    1758:	80 e2       	ldi	r24, 0x20	; 32
    175a:	a7 fc       	sbrc	r10, 7
    175c:	8d e2       	ldi	r24, 0x2D	; 45
    175e:	b6 01       	movw	r22, r12
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	3a d0       	rcall	.+116    	; 0x17d8 <fputc>
    1764:	89 14       	cp	r8, r9
    1766:	30 f4       	brcc	.+12     	; 0x1774 <vfprintf+0x36c>
    1768:	b6 01       	movw	r22, r12
    176a:	80 e3       	ldi	r24, 0x30	; 48
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	34 d0       	rcall	.+104    	; 0x17d8 <fputc>
    1770:	9a 94       	dec	r9
    1772:	f8 cf       	rjmp	.-16     	; 0x1764 <vfprintf+0x35c>
    1774:	8a 94       	dec	r8
    1776:	f3 01       	movw	r30, r6
    1778:	e8 0d       	add	r30, r8
    177a:	f1 1d       	adc	r31, r1
    177c:	80 81       	ld	r24, Z
    177e:	b6 01       	movw	r22, r12
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	2a d0       	rcall	.+84     	; 0x17d8 <fputc>
    1784:	81 10       	cpse	r8, r1
    1786:	f6 cf       	rjmp	.-20     	; 0x1774 <vfprintf+0x36c>
    1788:	22 20       	and	r2, r2
    178a:	09 f4       	brne	.+2      	; 0x178e <vfprintf+0x386>
    178c:	4e ce       	rjmp	.-868    	; 0x142a <vfprintf+0x22>
    178e:	b6 01       	movw	r22, r12
    1790:	80 e2       	ldi	r24, 0x20	; 32
    1792:	90 e0       	ldi	r25, 0x00	; 0
    1794:	21 d0       	rcall	.+66     	; 0x17d8 <fputc>
    1796:	2a 94       	dec	r2
    1798:	f7 cf       	rjmp	.-18     	; 0x1788 <vfprintf+0x380>
    179a:	f6 01       	movw	r30, r12
    179c:	86 81       	ldd	r24, Z+6	; 0x06
    179e:	97 81       	ldd	r25, Z+7	; 0x07
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <vfprintf+0x39e>
    17a2:	8f ef       	ldi	r24, 0xFF	; 255
    17a4:	9f ef       	ldi	r25, 0xFF	; 255
    17a6:	2b 96       	adiw	r28, 0x0b	; 11
    17a8:	e2 e1       	ldi	r30, 0x12	; 18
    17aa:	cc c0       	rjmp	.+408    	; 0x1944 <__epilogue_restores__>

000017ac <strnlen_P>:
    17ac:	fc 01       	movw	r30, r24
    17ae:	05 90       	lpm	r0, Z+
    17b0:	61 50       	subi	r22, 0x01	; 1
    17b2:	70 40       	sbci	r23, 0x00	; 0
    17b4:	01 10       	cpse	r0, r1
    17b6:	d8 f7       	brcc	.-10     	; 0x17ae <strnlen_P+0x2>
    17b8:	80 95       	com	r24
    17ba:	90 95       	com	r25
    17bc:	8e 0f       	add	r24, r30
    17be:	9f 1f       	adc	r25, r31
    17c0:	08 95       	ret

000017c2 <strnlen>:
    17c2:	fc 01       	movw	r30, r24
    17c4:	61 50       	subi	r22, 0x01	; 1
    17c6:	70 40       	sbci	r23, 0x00	; 0
    17c8:	01 90       	ld	r0, Z+
    17ca:	01 10       	cpse	r0, r1
    17cc:	d8 f7       	brcc	.-10     	; 0x17c4 <strnlen+0x2>
    17ce:	80 95       	com	r24
    17d0:	90 95       	com	r25
    17d2:	8e 0f       	add	r24, r30
    17d4:	9f 1f       	adc	r25, r31
    17d6:	08 95       	ret

000017d8 <fputc>:
    17d8:	0f 93       	push	r16
    17da:	1f 93       	push	r17
    17dc:	cf 93       	push	r28
    17de:	df 93       	push	r29
    17e0:	fb 01       	movw	r30, r22
    17e2:	23 81       	ldd	r18, Z+3	; 0x03
    17e4:	21 fd       	sbrc	r18, 1
    17e6:	03 c0       	rjmp	.+6      	; 0x17ee <fputc+0x16>
    17e8:	8f ef       	ldi	r24, 0xFF	; 255
    17ea:	9f ef       	ldi	r25, 0xFF	; 255
    17ec:	2c c0       	rjmp	.+88     	; 0x1846 <fputc+0x6e>
    17ee:	22 ff       	sbrs	r18, 2
    17f0:	16 c0       	rjmp	.+44     	; 0x181e <fputc+0x46>
    17f2:	46 81       	ldd	r20, Z+6	; 0x06
    17f4:	57 81       	ldd	r21, Z+7	; 0x07
    17f6:	24 81       	ldd	r18, Z+4	; 0x04
    17f8:	35 81       	ldd	r19, Z+5	; 0x05
    17fa:	42 17       	cp	r20, r18
    17fc:	53 07       	cpc	r21, r19
    17fe:	44 f4       	brge	.+16     	; 0x1810 <fputc+0x38>
    1800:	a0 81       	ld	r26, Z
    1802:	b1 81       	ldd	r27, Z+1	; 0x01
    1804:	9d 01       	movw	r18, r26
    1806:	2f 5f       	subi	r18, 0xFF	; 255
    1808:	3f 4f       	sbci	r19, 0xFF	; 255
    180a:	31 83       	std	Z+1, r19	; 0x01
    180c:	20 83       	st	Z, r18
    180e:	8c 93       	st	X, r24
    1810:	26 81       	ldd	r18, Z+6	; 0x06
    1812:	37 81       	ldd	r19, Z+7	; 0x07
    1814:	2f 5f       	subi	r18, 0xFF	; 255
    1816:	3f 4f       	sbci	r19, 0xFF	; 255
    1818:	37 83       	std	Z+7, r19	; 0x07
    181a:	26 83       	std	Z+6, r18	; 0x06
    181c:	14 c0       	rjmp	.+40     	; 0x1846 <fputc+0x6e>
    181e:	8b 01       	movw	r16, r22
    1820:	ec 01       	movw	r28, r24
    1822:	fb 01       	movw	r30, r22
    1824:	00 84       	ldd	r0, Z+8	; 0x08
    1826:	f1 85       	ldd	r31, Z+9	; 0x09
    1828:	e0 2d       	mov	r30, r0
    182a:	09 95       	icall
    182c:	89 2b       	or	r24, r25
    182e:	e1 f6       	brne	.-72     	; 0x17e8 <fputc+0x10>
    1830:	d8 01       	movw	r26, r16
    1832:	16 96       	adiw	r26, 0x06	; 6
    1834:	8d 91       	ld	r24, X+
    1836:	9c 91       	ld	r25, X
    1838:	17 97       	sbiw	r26, 0x07	; 7
    183a:	01 96       	adiw	r24, 0x01	; 1
    183c:	17 96       	adiw	r26, 0x07	; 7
    183e:	9c 93       	st	X, r25
    1840:	8e 93       	st	-X, r24
    1842:	16 97       	sbiw	r26, 0x06	; 6
    1844:	ce 01       	movw	r24, r28
    1846:	df 91       	pop	r29
    1848:	cf 91       	pop	r28
    184a:	1f 91       	pop	r17
    184c:	0f 91       	pop	r16
    184e:	08 95       	ret

00001850 <__ultoa_invert>:
    1850:	fa 01       	movw	r30, r20
    1852:	aa 27       	eor	r26, r26
    1854:	28 30       	cpi	r18, 0x08	; 8
    1856:	51 f1       	breq	.+84     	; 0x18ac <__ultoa_invert+0x5c>
    1858:	20 31       	cpi	r18, 0x10	; 16
    185a:	81 f1       	breq	.+96     	; 0x18bc <__ultoa_invert+0x6c>
    185c:	e8 94       	clt
    185e:	6f 93       	push	r22
    1860:	6e 7f       	andi	r22, 0xFE	; 254
    1862:	6e 5f       	subi	r22, 0xFE	; 254
    1864:	7f 4f       	sbci	r23, 0xFF	; 255
    1866:	8f 4f       	sbci	r24, 0xFF	; 255
    1868:	9f 4f       	sbci	r25, 0xFF	; 255
    186a:	af 4f       	sbci	r26, 0xFF	; 255
    186c:	b1 e0       	ldi	r27, 0x01	; 1
    186e:	3e d0       	rcall	.+124    	; 0x18ec <__ultoa_invert+0x9c>
    1870:	b4 e0       	ldi	r27, 0x04	; 4
    1872:	3c d0       	rcall	.+120    	; 0x18ec <__ultoa_invert+0x9c>
    1874:	67 0f       	add	r22, r23
    1876:	78 1f       	adc	r23, r24
    1878:	89 1f       	adc	r24, r25
    187a:	9a 1f       	adc	r25, r26
    187c:	a1 1d       	adc	r26, r1
    187e:	68 0f       	add	r22, r24
    1880:	79 1f       	adc	r23, r25
    1882:	8a 1f       	adc	r24, r26
    1884:	91 1d       	adc	r25, r1
    1886:	a1 1d       	adc	r26, r1
    1888:	6a 0f       	add	r22, r26
    188a:	71 1d       	adc	r23, r1
    188c:	81 1d       	adc	r24, r1
    188e:	91 1d       	adc	r25, r1
    1890:	a1 1d       	adc	r26, r1
    1892:	20 d0       	rcall	.+64     	; 0x18d4 <__ultoa_invert+0x84>
    1894:	09 f4       	brne	.+2      	; 0x1898 <__ultoa_invert+0x48>
    1896:	68 94       	set
    1898:	3f 91       	pop	r19
    189a:	2a e0       	ldi	r18, 0x0A	; 10
    189c:	26 9f       	mul	r18, r22
    189e:	11 24       	eor	r1, r1
    18a0:	30 19       	sub	r19, r0
    18a2:	30 5d       	subi	r19, 0xD0	; 208
    18a4:	31 93       	st	Z+, r19
    18a6:	de f6       	brtc	.-74     	; 0x185e <__ultoa_invert+0xe>
    18a8:	cf 01       	movw	r24, r30
    18aa:	08 95       	ret
    18ac:	46 2f       	mov	r20, r22
    18ae:	47 70       	andi	r20, 0x07	; 7
    18b0:	40 5d       	subi	r20, 0xD0	; 208
    18b2:	41 93       	st	Z+, r20
    18b4:	b3 e0       	ldi	r27, 0x03	; 3
    18b6:	0f d0       	rcall	.+30     	; 0x18d6 <__ultoa_invert+0x86>
    18b8:	c9 f7       	brne	.-14     	; 0x18ac <__ultoa_invert+0x5c>
    18ba:	f6 cf       	rjmp	.-20     	; 0x18a8 <__ultoa_invert+0x58>
    18bc:	46 2f       	mov	r20, r22
    18be:	4f 70       	andi	r20, 0x0F	; 15
    18c0:	40 5d       	subi	r20, 0xD0	; 208
    18c2:	4a 33       	cpi	r20, 0x3A	; 58
    18c4:	18 f0       	brcs	.+6      	; 0x18cc <__ultoa_invert+0x7c>
    18c6:	49 5d       	subi	r20, 0xD9	; 217
    18c8:	31 fd       	sbrc	r19, 1
    18ca:	40 52       	subi	r20, 0x20	; 32
    18cc:	41 93       	st	Z+, r20
    18ce:	02 d0       	rcall	.+4      	; 0x18d4 <__ultoa_invert+0x84>
    18d0:	a9 f7       	brne	.-22     	; 0x18bc <__ultoa_invert+0x6c>
    18d2:	ea cf       	rjmp	.-44     	; 0x18a8 <__ultoa_invert+0x58>
    18d4:	b4 e0       	ldi	r27, 0x04	; 4
    18d6:	a6 95       	lsr	r26
    18d8:	97 95       	ror	r25
    18da:	87 95       	ror	r24
    18dc:	77 95       	ror	r23
    18de:	67 95       	ror	r22
    18e0:	ba 95       	dec	r27
    18e2:	c9 f7       	brne	.-14     	; 0x18d6 <__ultoa_invert+0x86>
    18e4:	00 97       	sbiw	r24, 0x00	; 0
    18e6:	61 05       	cpc	r22, r1
    18e8:	71 05       	cpc	r23, r1
    18ea:	08 95       	ret
    18ec:	9b 01       	movw	r18, r22
    18ee:	ac 01       	movw	r20, r24
    18f0:	0a 2e       	mov	r0, r26
    18f2:	06 94       	lsr	r0
    18f4:	57 95       	ror	r21
    18f6:	47 95       	ror	r20
    18f8:	37 95       	ror	r19
    18fa:	27 95       	ror	r18
    18fc:	ba 95       	dec	r27
    18fe:	c9 f7       	brne	.-14     	; 0x18f2 <__ultoa_invert+0xa2>
    1900:	62 0f       	add	r22, r18
    1902:	73 1f       	adc	r23, r19
    1904:	84 1f       	adc	r24, r20
    1906:	95 1f       	adc	r25, r21
    1908:	a0 1d       	adc	r26, r0
    190a:	08 95       	ret

0000190c <__prologue_saves__>:
    190c:	2f 92       	push	r2
    190e:	3f 92       	push	r3
    1910:	4f 92       	push	r4
    1912:	5f 92       	push	r5
    1914:	6f 92       	push	r6
    1916:	7f 92       	push	r7
    1918:	8f 92       	push	r8
    191a:	9f 92       	push	r9
    191c:	af 92       	push	r10
    191e:	bf 92       	push	r11
    1920:	cf 92       	push	r12
    1922:	df 92       	push	r13
    1924:	ef 92       	push	r14
    1926:	ff 92       	push	r15
    1928:	0f 93       	push	r16
    192a:	1f 93       	push	r17
    192c:	cf 93       	push	r28
    192e:	df 93       	push	r29
    1930:	cd b7       	in	r28, 0x3d	; 61
    1932:	de b7       	in	r29, 0x3e	; 62
    1934:	ca 1b       	sub	r28, r26
    1936:	db 0b       	sbc	r29, r27
    1938:	0f b6       	in	r0, 0x3f	; 63
    193a:	f8 94       	cli
    193c:	de bf       	out	0x3e, r29	; 62
    193e:	0f be       	out	0x3f, r0	; 63
    1940:	cd bf       	out	0x3d, r28	; 61
    1942:	09 94       	ijmp

00001944 <__epilogue_restores__>:
    1944:	2a 88       	ldd	r2, Y+18	; 0x12
    1946:	39 88       	ldd	r3, Y+17	; 0x11
    1948:	48 88       	ldd	r4, Y+16	; 0x10
    194a:	5f 84       	ldd	r5, Y+15	; 0x0f
    194c:	6e 84       	ldd	r6, Y+14	; 0x0e
    194e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1950:	8c 84       	ldd	r8, Y+12	; 0x0c
    1952:	9b 84       	ldd	r9, Y+11	; 0x0b
    1954:	aa 84       	ldd	r10, Y+10	; 0x0a
    1956:	b9 84       	ldd	r11, Y+9	; 0x09
    1958:	c8 84       	ldd	r12, Y+8	; 0x08
    195a:	df 80       	ldd	r13, Y+7	; 0x07
    195c:	ee 80       	ldd	r14, Y+6	; 0x06
    195e:	fd 80       	ldd	r15, Y+5	; 0x05
    1960:	0c 81       	ldd	r16, Y+4	; 0x04
    1962:	1b 81       	ldd	r17, Y+3	; 0x03
    1964:	aa 81       	ldd	r26, Y+2	; 0x02
    1966:	b9 81       	ldd	r27, Y+1	; 0x01
    1968:	ce 0f       	add	r28, r30
    196a:	d1 1d       	adc	r29, r1
    196c:	0f b6       	in	r0, 0x3f	; 63
    196e:	f8 94       	cli
    1970:	de bf       	out	0x3e, r29	; 62
    1972:	0f be       	out	0x3f, r0	; 63
    1974:	cd bf       	out	0x3d, r28	; 61
    1976:	ed 01       	movw	r28, r26
    1978:	08 95       	ret

0000197a <_exit>:
    197a:	f8 94       	cli

0000197c <__stop_program>:
    197c:	ff cf       	rjmp	.-2      	; 0x197c <__stop_program>
