Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1507
design__instance__area,19149.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006038781139068305
power__switching__total,0.0003445833863224834
power__leakage__total,0.0000026846325908991275
power__total,0.0009511461248621345
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2624410762990803
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26353373007524317
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1205694467281116
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.33540982052245
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120569
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.732829
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2791431331760295
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2780035447201733
timing__hold__ws__corner:nom_slow_1p08V_125C,0.64924151226147
timing__setup__ws__corner:nom_slow_1p08V_125C,10.096812560708385
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.649242
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.096812
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2688640219895219
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26901434619130765
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31647341198967627
timing__setup__ws__corner:nom_typ_1p20V_25C,13.641651749894724
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.316473
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.641652
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2624410762990803
clock__skew__worst_setup,0.26353373007524317
timing__hold__ws,0.1205694467281116
timing__setup__ws,10.096812560708385
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120569
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.096812
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1507
design__instance__area__stdcell,19149.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.318573
design__instance__utilization__stdcell,0.318573
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,44
design__instance__area__class:inverter,244.944
design__instance__count__class:sequential_cell,90
design__instance__area__class:sequential_cell,4245.7
design__instance__count__class:multi_input_combinational_cell,1185
design__instance__area__class:multi_input_combinational_cell,12546.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,165
design__instance__area__class:timing_repair_buffer,1925.08
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32373.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,47
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1610
route__net__special,2
route__drc_errors__iter:0,975
route__wirelength__iter:0,35249
route__drc_errors__iter:1,412
route__wirelength__iter:1,34729
route__drc_errors__iter:2,472
route__wirelength__iter:2,34622
route__drc_errors__iter:3,78
route__wirelength__iter:3,34484
route__drc_errors__iter:4,19
route__wirelength__iter:4,34450
route__drc_errors__iter:5,13
route__wirelength__iter:5,34452
route__drc_errors__iter:6,1
route__wirelength__iter:6,34423
route__drc_errors__iter:7,0
route__wirelength__iter:7,34420
route__drc_errors,0
route__wirelength,34420
route__vias,10055
route__vias__singlecut,10055
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,280.92
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,75
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,75
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,75
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,75
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000218541
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000216518
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000460268
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000216518
design_powergrid__voltage__worst,0.0000216518
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000218541
design_powergrid__drop__worst__net:VPWR,0.0000218541
design_powergrid__voltage__worst__net:VGND,0.0000216518
design_powergrid__drop__worst__net:VGND,0.0000216518
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005460000000000000239968635240561667387737543322145938873291015625
ir__drop__worst,0.00002190000000000000038541218827514711620096932165324687957763671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
