// Seed: 3599995524
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input uwire id_18,
    input wire id_19
    , id_38,
    input tri1 id_20,
    input wire id_21,
    output uwire id_22,
    output tri0 id_23,
    output supply1 id_24,
    input wor id_25,
    input wor id_26,
    output tri0 id_27,
    input tri1 id_28,
    input tri id_29,
    output wor id_30,
    output tri1 id_31,
    output tri0 id_32,
    output uwire id_33,
    input tri1 id_34,
    input wand id_35,
    output supply1 id_36
);
endmodule
module module_1 (
    output tri1 id_0
);
  assign id_0 = id_2;
  assign id_2 = 1'd0;
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
endmodule
