

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    5 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
579e5b595e8812a29172f3063277279a  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_gaduYu
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sI3OYG"
Running: cat _ptx_sI3OYG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hZXaZS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hZXaZS --output-file  /dev/null 2> _ptx_sI3OYGinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sI3OYG _ptx2_hZXaZS _ptx_sI3OYGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=6805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 3 sec (183 sec)
gpgpu_simulation_rate = 6805 (inst/sec)
gpgpu_simulation_rate = 1736 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=12289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 12289 (inst/sec)
gpgpu_simulation_rate = 2822 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=6556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f7e413f1e70 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 10 sec (550 sec)
gpgpu_simulation_rate = 6556 (inst/sec)
gpgpu_simulation_rate = 1658 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=8444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 8444 (inst/sec)
gpgpu_simulation_rate = 2031 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 524707
gpu_sim_insn = 1253132
gpu_ipc =       2.3883
gpu_tot_sim_cycle = 1887647
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.1647
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 11543554
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9067
partiton_reqs_in_parallel_util = 11543554
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 524707
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       0.7908 GB/Sec
L2_BW_total  =       0.6728 GB/Sec
gpu_total_sim_rate=3339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36834	W0_Idle:33604768	W0_Scoreboard:4676159	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1723 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 1547046 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8760 	2601 	10 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5926 	259 	79 	0 	5253 	20 	0 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     23662      2999     20778       440      6686      2710     34860      4026       402      1641       970       548      3743     24556     22529
dram[1]:      16557     15184      3644      1966     12136     12012       446       709       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151     12421     13076     14951       349       262      3710      8764       311       169       169       169       169     37422     26946
dram[3]:      15151     15063     12307      2484      9420       551       443      7679       316      3579       326       171       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       349       515       258       884       286       311      8468       630     57906     21576     23424
dram[5]:      12613     12490     12985      2258       507       493       236       410       371       160       729      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088       926       170       764       363      1185     25648     23392
dram[7]:      20506     12533      2149      1818       863       278       276       643       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     35141       471      5126       954      5128       376     25374       169      1072       523     29769     25396
dram[9]:      11876     12525      2161      3217       439       314      1870      1472       144       286       998       260       223     27455     29806     27052
dram[10]:      15184     15638      1926      2317      8708       349       844       343     42270    none         676       389       424    none       29254     25925
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       358     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       358       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       492    173369       359       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       359       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       352       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418274 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009739
n_activity=3339 dram_eff=0.4139
bk0: 68a 1418851i bk1: 68a 1418772i bk2: 64a 1418809i bk3: 72a 1418642i bk4: 44a 1418838i bk5: 40a 1418872i bk6: 36a 1418816i bk7: 16a 1418912i bk8: 20a 1418898i bk9: 16a 1418948i bk10: 20a 1418882i bk11: 12a 1418960i bk12: 12a 1418955i bk13: 12a 1418956i bk14: 76a 1418813i bk15: 80a 1418692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00201969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418296 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009316
n_activity=3311 dram_eff=0.3993
bk0: 72a 1418758i bk1: 64a 1418777i bk2: 72a 1418712i bk3: 68a 1418683i bk4: 52a 1418751i bk5: 48a 1418756i bk6: 20a 1418886i bk7: 16a 1418981i bk8: 12a 1418935i bk9: 8a 1418970i bk10: 4a 1419003i bk11: 12a 1418950i bk12: 20a 1418927i bk13: 16a 1418956i bk14: 68a 1418852i bk15: 80a 1418656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00261798
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418302 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009401
n_activity=3114 dram_eff=0.4284
bk0: 68a 1418807i bk1: 64a 1418750i bk2: 68a 1418747i bk3: 64a 1418674i bk4: 44a 1418847i bk5: 60a 1418693i bk6: 24a 1418927i bk7: 28a 1418841i bk8: 8a 1418980i bk9: 16a 1418938i bk10: 8a 1418988i bk11: 16a 1418954i bk12: 8a 1418992i bk13: 16a 1418960i bk14: 72a 1418812i bk15: 72a 1418719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00264053
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418268 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009767
n_activity=3457 dram_eff=0.4009
bk0: 64a 1418833i bk1: 64a 1418763i bk2: 68a 1418763i bk3: 60a 1418701i bk4: 56a 1418717i bk5: 44a 1418776i bk6: 32a 1418869i bk7: 24a 1418860i bk8: 24a 1418880i bk9: 24a 1418876i bk10: 20a 1418916i bk11: 4a 1419002i bk12: 16a 1418955i bk13: 20a 1418926i bk14: 64a 1418886i bk15: 72a 1418706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00299923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418320 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009175
n_activity=3117 dram_eff=0.4177
bk0: 64a 1418850i bk1: 64a 1418774i bk2: 60a 1418799i bk3: 72a 1418625i bk4: 60a 1418818i bk5: 40a 1418810i bk6: 20a 1418897i bk7: 16a 1418916i bk8: 8a 1418970i bk9: 4a 1419006i bk10: 12a 1418974i bk11: 20a 1418935i bk12: 12a 1418957i bk13: 8a 1418974i bk14: 84a 1418764i bk15: 80a 1418670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00276526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418317 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009161
n_activity=3045 dram_eff=0.4269
bk0: 64a 1418838i bk1: 64a 1418756i bk2: 64a 1418728i bk3: 64a 1418654i bk4: 48a 1418780i bk5: 20a 1418949i bk6: 20a 1418942i bk7: 28a 1418832i bk8: 8a 1418980i bk9: 24a 1418901i bk10: 20a 1418897i bk11: 20a 1418919i bk12: 8a 1418972i bk13: 8a 1418992i bk14: 80a 1418794i bk15: 80a 1418673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00314369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418386 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.000833
n_activity=2628 dram_eff=0.4498
bk0: 64a 1418863i bk1: 64a 1418797i bk2: 68a 1418706i bk3: 64a 1418630i bk4: 8a 1419010i bk5: 20a 1418988i bk6: 16a 1418971i bk7: 28a 1418893i bk8: 16a 1418935i bk9: 24a 1418849i bk10: 4a 1419002i bk11: 8a 1418976i bk12: 20a 1418923i bk13: 12a 1418958i bk14: 76a 1418802i bk15: 80a 1418662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00354608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418317 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009175
n_activity=3098 dram_eff=0.4203
bk0: 72a 1418771i bk1: 64a 1418775i bk2: 60a 1418794i bk3: 68a 1418630i bk4: 44a 1418852i bk5: 40a 1418811i bk6: 20a 1418927i bk7: 20a 1418924i bk8: 12a 1418949i bk9: 0a 1419032i bk10: 8a 1418992i bk11: 20a 1418910i bk12: 28a 1418867i bk13: 24a 1418886i bk14: 68a 1418844i bk15: 72a 1418721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00211623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418333 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008795
n_activity=3133 dram_eff=0.3983
bk0: 68a 1418792i bk1: 64a 1418770i bk2: 60a 1418779i bk3: 60a 1418669i bk4: 20a 1418963i bk5: 24a 1418934i bk6: 24a 1418906i bk7: 20a 1418883i bk8: 16a 1418916i bk9: 24a 1418865i bk10: 20a 1418891i bk11: 8a 1418984i bk12: 20a 1418894i bk13: 20a 1418884i bk14: 68a 1418844i bk15: 80a 1418639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00216697
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418319 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009274
n_activity=3050 dram_eff=0.4315
bk0: 68a 1418785i bk1: 64a 1418740i bk2: 60a 1418772i bk3: 60a 1418707i bk4: 36a 1418874i bk5: 48a 1418772i bk6: 36a 1418843i bk7: 20a 1418936i bk8: 8a 1418983i bk9: 4a 1419002i bk10: 20a 1418930i bk11: 12a 1418969i bk12: 32a 1418884i bk13: 8a 1418975i bk14: 72a 1418819i bk15: 76a 1418671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00288013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419033 n_nop=1418274 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009514
n_activity=3533 dram_eff=0.3821
bk0: 68a 1418776i bk1: 68a 1418728i bk2: 60a 1418780i bk3: 56a 1418716i bk4: 60a 1418679i bk5: 44a 1418827i bk6: 36a 1418779i bk7: 24a 1418891i bk8: 16a 1418902i bk9: 0a 1419021i bk10: 12a 1418952i bk11: 28a 1418886i bk12: 12a 1418972i bk13: 0a 1419038i bk14: 76a 1418802i bk15: 84a 1418632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00217613

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10975
	minimum = 6
	maximum = 27
Network latency average = 7.08634
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63175
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000166874
	minimum = 6.09865e-05 (at node 3)
	maximum = 0.000361155 (at node 26)
Accepted packet rate average = 0.000166874
	minimum = 6.09865e-05 (at node 3)
	maximum = 0.000361155 (at node 26)
Injected flit rate average = 0.000251836
	minimum = 6.09865e-05 (at node 3)
	maximum = 0.000531726 (at node 48)
Accepted flit rate average= 0.000251836
	minimum = 0.000121973 (at node 3)
	maximum = 0.000646076 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5811 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114562 (5 samples)
	minimum = 0.00844793 (5 samples)
	maximum = 0.0178536 (5 samples)
Accepted packet rate average = 0.0114562 (5 samples)
	minimum = 0.00844793 (5 samples)
	maximum = 0.0178536 (5 samples)
Injected flit rate average = 0.0173654 (5 samples)
	minimum = 0.00844793 (5 samples)
	maximum = 0.0357822 (5 samples)
Accepted flit rate average = 0.0173654 (5 samples)
	minimum = 0.0126126 (5 samples)
	maximum = 0.0267733 (5 samples)
Injected packet size average = 1.51581 (5 samples)
Accepted packet size average = 1.51581 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 49 sec (1789 sec)
gpgpu_simulation_rate = 3339 (inst/sec)
gpgpu_simulation_rate = 1055 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1391
gpu_sim_insn = 1117092
gpu_ipc =     803.0856
gpu_tot_sim_cycle = 2111188
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.3587
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 30602
partiton_reqs_in_parallel_total    = 16812618
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9781
partiton_reqs_in_parallel_util = 30602
partiton_reqs_in_parallel_util_total    = 16812618
gpu_sim_cycle_parition_util = 1391
gpu_tot_sim_cycle_parition_util    = 764217
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     212.5996 GB/Sec
L2_BW_total  =       0.7416 GB/Sec
gpu_total_sim_rate=3941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 743
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42746	W0_Idle:33616500	W0_Scoreboard:4689747	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1462 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2111187 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11738 	2738 	15 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7686 	427 	232 	322 	5824 	124 	42 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10112 	2408 	1662 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	1072 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	170 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      15050     24025      3632     21353       581      6814      2757     34939      4026       402      1641       970       548      3743     24577     22574
dram[1]:      16868     15572      4163      2490     12291     12163       572       893       417       372       170      1240       491       202     30025     24867
dram[2]:      14792     15508     13063     13739     15109       530       325      3749      8764       311       169       169       169       169     37511     26980
dram[3]:      15574     15478     12918      3188      9515       751       534      7797       316      3579       326       171       230       464     33589     29400
dram[4]:      13160     12952      2900      4717      1380       430       596       306       884       286       311      8468       630     57906     21602     23516
dram[5]:      13046     12838     13657      2933       670       607       347       465       371       160       729      1527       382       169     24612     23548
dram[6]:      13040     13018      6729      2761       486       623     19583       447      1088       926       170       764       363      1185     25720     23455
dram[7]:      20857     12984      2865      2436      1005       357       321       742       493    none         227     13070     11584      7309     29890     26968
dram[8]:      16538     12982      2725      2765     35432       617      5239      1056      5128       376     25374       169      4589       523     29858     25505
dram[9]:      12270     12908      2891      3883       615       426      1888      1543       144       286       998       260       223     27455     29916     27117
dram[10]:      15557     16050      2568      3040      8761       555       910       411     42270    none         676       389       424    none       29335     25954
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       397     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       458       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       516    173369       417       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       391       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       442       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       409       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420856 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009721
n_activity=3339 dram_eff=0.4139
bk0: 68a 1421433i bk1: 68a 1421354i bk2: 64a 1421391i bk3: 72a 1421224i bk4: 44a 1421420i bk5: 40a 1421454i bk6: 36a 1421398i bk7: 16a 1421494i bk8: 20a 1421480i bk9: 16a 1421530i bk10: 20a 1421464i bk11: 12a 1421542i bk12: 12a 1421537i bk13: 12a 1421538i bk14: 76a 1421395i bk15: 80a 1421274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00201602
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420878 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009299
n_activity=3311 dram_eff=0.3993
bk0: 72a 1421340i bk1: 64a 1421359i bk2: 72a 1421294i bk3: 68a 1421265i bk4: 52a 1421333i bk5: 48a 1421338i bk6: 20a 1421468i bk7: 16a 1421563i bk8: 12a 1421517i bk9: 8a 1421552i bk10: 4a 1421585i bk11: 12a 1421532i bk12: 20a 1421509i bk13: 16a 1421538i bk14: 68a 1421434i bk15: 80a 1421238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00261323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420884 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009384
n_activity=3114 dram_eff=0.4284
bk0: 68a 1421389i bk1: 64a 1421332i bk2: 68a 1421329i bk3: 64a 1421256i bk4: 44a 1421429i bk5: 60a 1421275i bk6: 24a 1421509i bk7: 28a 1421423i bk8: 8a 1421562i bk9: 16a 1421520i bk10: 8a 1421570i bk11: 16a 1421536i bk12: 8a 1421574i bk13: 16a 1421542i bk14: 72a 1421394i bk15: 72a 1421301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00263573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420850 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009749
n_activity=3457 dram_eff=0.4009
bk0: 64a 1421415i bk1: 64a 1421345i bk2: 68a 1421345i bk3: 60a 1421283i bk4: 56a 1421299i bk5: 44a 1421358i bk6: 32a 1421451i bk7: 24a 1421442i bk8: 24a 1421462i bk9: 24a 1421458i bk10: 20a 1421498i bk11: 4a 1421584i bk12: 16a 1421537i bk13: 20a 1421508i bk14: 64a 1421468i bk15: 72a 1421288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00299378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420902 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009159
n_activity=3117 dram_eff=0.4177
bk0: 64a 1421432i bk1: 64a 1421356i bk2: 60a 1421381i bk3: 72a 1421207i bk4: 60a 1421400i bk5: 40a 1421392i bk6: 20a 1421479i bk7: 16a 1421498i bk8: 8a 1421552i bk9: 4a 1421588i bk10: 12a 1421556i bk11: 20a 1421517i bk12: 12a 1421539i bk13: 8a 1421556i bk14: 84a 1421346i bk15: 80a 1421252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00276024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420899 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009145
n_activity=3045 dram_eff=0.4269
bk0: 64a 1421420i bk1: 64a 1421338i bk2: 64a 1421310i bk3: 64a 1421236i bk4: 48a 1421362i bk5: 20a 1421531i bk6: 20a 1421524i bk7: 28a 1421414i bk8: 8a 1421562i bk9: 24a 1421483i bk10: 20a 1421479i bk11: 20a 1421501i bk12: 8a 1421554i bk13: 8a 1421574i bk14: 80a 1421376i bk15: 80a 1421255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00313798
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420968 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008314
n_activity=2628 dram_eff=0.4498
bk0: 64a 1421445i bk1: 64a 1421379i bk2: 68a 1421288i bk3: 64a 1421212i bk4: 8a 1421592i bk5: 20a 1421570i bk6: 16a 1421553i bk7: 28a 1421475i bk8: 16a 1421517i bk9: 24a 1421431i bk10: 4a 1421584i bk11: 8a 1421558i bk12: 20a 1421505i bk13: 12a 1421540i bk14: 76a 1421384i bk15: 80a 1421244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00353964
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420899 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009159
n_activity=3098 dram_eff=0.4203
bk0: 72a 1421353i bk1: 64a 1421357i bk2: 60a 1421376i bk3: 68a 1421212i bk4: 44a 1421434i bk5: 40a 1421393i bk6: 20a 1421509i bk7: 20a 1421506i bk8: 12a 1421531i bk9: 0a 1421614i bk10: 8a 1421574i bk11: 20a 1421492i bk12: 28a 1421449i bk13: 24a 1421468i bk14: 68a 1421426i bk15: 72a 1421303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00211239
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420915 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008779
n_activity=3133 dram_eff=0.3983
bk0: 68a 1421374i bk1: 64a 1421352i bk2: 60a 1421361i bk3: 60a 1421251i bk4: 20a 1421545i bk5: 24a 1421516i bk6: 24a 1421488i bk7: 20a 1421465i bk8: 16a 1421498i bk9: 24a 1421447i bk10: 20a 1421473i bk11: 8a 1421566i bk12: 20a 1421476i bk13: 20a 1421466i bk14: 68a 1421426i bk15: 80a 1421221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00216303
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420901 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009257
n_activity=3050 dram_eff=0.4315
bk0: 68a 1421367i bk1: 64a 1421322i bk2: 60a 1421354i bk3: 60a 1421289i bk4: 36a 1421456i bk5: 48a 1421354i bk6: 36a 1421425i bk7: 20a 1421518i bk8: 8a 1421565i bk9: 4a 1421584i bk10: 20a 1421512i bk11: 12a 1421551i bk12: 32a 1421466i bk13: 8a 1421557i bk14: 72a 1421401i bk15: 76a 1421253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1421615 n_nop=1420856 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009496
n_activity=3533 dram_eff=0.3821
bk0: 68a 1421358i bk1: 68a 1421310i bk2: 60a 1421362i bk3: 56a 1421298i bk4: 60a 1421261i bk5: 44a 1421409i bk6: 36a 1421361i bk7: 24a 1421473i bk8: 16a 1421484i bk9: 0a 1421603i bk10: 12a 1421534i bk11: 28a 1421468i bk12: 12a 1421554i bk13: 0a 1421620i bk14: 76a 1421384i bk15: 84a 1421214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00217218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.5801
	minimum = 6
	maximum = 323
Network latency average = 16.8125
	minimum = 6
	maximum = 223
Slowest packet = 29186
Flit latency average = 17.4051
	minimum = 6
	maximum = 222
Slowest flit = 44049
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448921
	minimum = 0.0330935 (at node 8)
	maximum = 0.143885 (at node 44)
Accepted packet rate average = 0.0448921
	minimum = 0.0330935 (at node 8)
	maximum = 0.143885 (at node 44)
Injected flit rate average = 0.0673381
	minimum = 0.0402878 (at node 16)
	maximum = 0.176978 (at node 44)
Accepted flit rate average= 0.0673381
	minimum = 0.0532374 (at node 39)
	maximum = 0.254676 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0809 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.5 (6 samples)
Network latency average = 12.4811 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.1667 (6 samples)
Flit latency average = 12.1584 (6 samples)
	minimum = 6 (6 samples)
	maximum = 71.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0170289 (6 samples)
	minimum = 0.0125555 (6 samples)
	maximum = 0.0388588 (6 samples)
Accepted packet rate average = 0.0170289 (6 samples)
	minimum = 0.0125555 (6 samples)
	maximum = 0.0388588 (6 samples)
Injected flit rate average = 0.0256942 (6 samples)
	minimum = 0.0137546 (6 samples)
	maximum = 0.0593149 (6 samples)
Accepted flit rate average = 0.0256942 (6 samples)
	minimum = 0.0193834 (6 samples)
	maximum = 0.0647571 (6 samples)
Injected packet size average = 1.50886 (6 samples)
Accepted packet size average = 1.50886 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 59 sec (1799 sec)
gpgpu_simulation_rate = 3941 (inst/sec)
gpgpu_simulation_rate = 1173 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 399975
gpu_sim_insn = 1294722
gpu_ipc =       3.2370
gpu_tot_sim_cycle = 2738385
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.0622
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 8799450
partiton_reqs_in_parallel_total    = 16843220
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3642
partiton_reqs_in_parallel_util = 8799450
partiton_reqs_in_parallel_util_total    = 16843220
gpu_sim_cycle_parition_util = 399975
gpu_tot_sim_cycle_parition_util    = 765608
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       3.8437 GB/Sec
L2_BW_total  =       1.1332 GB/Sec
gpu_total_sim_rate=2985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
321, 176, 371, 176, 175, 191, 175, 191, 528, 191, 176, 176, 176, 176, 176, 176, 170, 155, 155, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 155, 155, 155, 155, 325, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 341, 325, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 743
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49215	W0_Idle:41464793	W0_Scoreboard:16681339	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 218610 
averagemflatency = 1772 
max_icnt2mem_latency = 218371 
max_icnt2sh_latency = 2738384 
mrq_lat_table:3713 	87 	113 	614 	132 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26645 	3738 	15 	0 	520 	18 	1307 	39 	74 	79 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22006 	454 	232 	322 	7386 	124 	42 	0 	0 	521 	18 	1306 	39 	74 	79 	135 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22290 	2474 	1662 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	5046 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	758 	36 	2 	3 	11 	43 	41 	55 	17 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14         4         8         8         8         8        12         8        14        10        16        16 
dram[1]:        17        16        15        16         4         6         4        14        10         8         8        10        12        17        16        16 
dram[2]:        16        16        17        15         5         7         6        10        12        12         6         8        11        12        16        16 
dram[3]:        16        16        16        16         4         3        14         6         8         6         8        12        20        16        16        16 
dram[4]:        16        16        15        15        10         6         8         4         8        12        10        10        10        16        16        16 
dram[5]:         0        16        15        15        12         6         8        10         6        16        12         8        14        10        16        10 
dram[6]:        16        16        15        15         4         6        10        12        18         6        16        18        14         8        16        16 
dram[7]:        17        16        15        14        10         6        10         6         4        14        12         8        14        16        16        16 
dram[8]:        16        16        15        14         9         8         6         4         6        14         4        10        16        12        16        16 
dram[9]:        16        16        15        16         5         6        12         4         8        12         6        12        24         8        16        16 
dram[10]:        17        16        14        14         4         6         6        10         8        14        16        14        10        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    110076    144148     80383    235814    111517    164916    145721    372586    221437    194429    152072    113776    111360 
dram[1]:    117563    135444    173535      7848    145665    166807    174090    154616    175823    176101    177249    205370    195747    232815     35625     72949 
dram[2]:     40674     73486    110079    173646    115583    115045    137073    134634     84581    131541    107453    253705    177366    218197    249661    151850 
dram[3]:    187558     40755    173640    118334    132960    107826    102900    118255    196912    113952    209931    200007     85776    166614     68409    164443 
dram[4]:     95702    135459      1915    138946     70107    149025     93562    175230    153178    168723    131814    126103    129035    275245    116957    157314 
dram[5]:     11504     11507    173636    176329    227507    107588    176587    177650     88186    277772    247024    125162    175904    228629     90975    243492 
dram[6]:     55252    103283     58492     87052     38617    119409    136704    205845    310583     85138    310973    148286    322058     89893    140304    107999 
dram[7]:    173618    228252     95392     93238    150250    141784    143093    128376     68408     93721    258070    217635    331501    134358    152768     70774 
dram[8]:     87300     40867     94614    104394    169574    176420    195758    207091    146795    137919    138205    144649    216601    174037     41135    180277 
dram[9]:    174534    114851     64500     64579     94951    152329     97895     95356     95466    162386     69387    173793    158734    146892    180060    105556 
dram[10]:    119290     57374    132741     89890    137763    139665    138678    171353    139630    152336    274888    238356    205400    112388    166852    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.687500  2.750000  2.461539  2.538461  3.750000  2.600000  2.888889  2.300000  3.833333  2.700000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.846154  1.615385  3.222222  3.000000  2.285714  2.416667  3.250000  3.142857  3.500000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.333333  2.411765  2.333333  2.769231  7.000000  4.000000  2.363636  2.500000  4.125000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  5.000000  2.100000  1.583333  3.000000  2.307692  2.500000  2.750000  2.083333  5.000000  4.142857  3.428571  3.333333  7.200000 
dram[4]:  5.500000  4.750000  5.666667  3.428571  3.200000  2.866667  2.384615  2.153846  3.000000  3.375000  3.125000  3.333333  2.500000  3.428571  3.583333  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.000000  2.846154  2.500000  1.941176  3.428571  8.000000  3.571429  3.100000  3.285714  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  1.944444  2.750000  2.916667  3.888889  3.181818  2.692308  4.800000  3.222222  4.375000  2.181818  4.555555  5.857143 
dram[7]:  5.250000  6.000000  4.600000  2.875000  4.200000  2.235294  3.300000  2.357143  3.166667  4.833333  3.666667  2.555556  3.750000  3.875000  3.090909  5.666667 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  2.526316  2.166667  1.916667  3.444444  4.166667  2.384615  3.833333  3.800000  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.437500  2.166667  3.100000  2.555556  2.875000  2.750000  4.333333  3.000000  7.750000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  3.428571  1.954545  2.588235  2.307692  2.769231  3.571429  5.600000  4.166667  4.142857  3.750000  5.000000  4.375000  3.888889 
average row locality = 4955/1496 = 3.312166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        14         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8         8        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1349
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      25121     28260      8848     22653       621      2836      3280     30341      8457     19234      2877       700     12248      8893     14825     17270
dram[1]:      26215     23851      4238      7414      9930      5384     15191      6905      7636     14464      3470      5715      1234      8508     16826     14721
dram[2]:      16098     30171     18141     23326      9015      6485     23006      7285      9340     12488     10941      1604      8744     10238     27619     24203
dram[3]:      33704     22607     13738     11177      7691      7006      4868     13507      4159     20586      3879      1738      9464     20444     22666     17236
dram[4]:      19225     28338      3103      8314      4786      5866      1545     16852     15423     14793      5754     13733     22134     15682     25884     13623
dram[5]:      13526     12707     10814     26910       590      3861      7975     12882     16691      4389      1565     23792     18490      6058     15295     22226
dram[6]:      15916     14339      6107      7120      8821      3967      9763      1440      6164      6908      1350      7096      3917     13667     25080     13632
dram[7]:      29562     23537     19564     11473      4787     11507       473      6834       581      5690      2748     11250      6270      5739     24097     17545
dram[8]:      26602     25224     13487     16414     17058      3075      7575       661     10298      1564     30412     10933      3931      5916     17493     15549
dram[9]:      25559     33508      6843      3336       690       700      1326      1232      6318     17079       650      7975      1763     23841     18824     23956
dram[10]:      28449     15829      2420      9223      4835      3145      1274      1324     20931     12140      8244      8822     15419     14561     17157     17472
maximum mf latency per bank:
dram[0]:     210823    173344     91225    173384       397     68984     32726    205484    153657    189951     49309       362    189994    192585     36755     47168
dram[1]:     195084    192503     32508     91381    184761    173148    210675    151151    153755    156207     44525    130179     13351    140499     10663     27966
dram[2]:      41959    187359    173154    173374    173149    119863    208086    210687    156269    161457    189972     23728    195205    195182    213435    213423
dram[3]:     205610    104375    173041    164119    173369    119826    148352    208087     41491    210706     46702     28848    192589    213425     83596     47053
dram[4]:      98988    213424       439    101785    114801    117210     31577    182306    197585    213310    130279    192599    210823    195192    218610     10664
dram[5]:      10633     10644    173261    210821       391    114667    148557    210818    132784     73195     23798    192582    213424     75797     24177    140486
dram[6]:      65397    104237     57573     91196    171961    112161    210819     33673     54504    135385     15896    138171     70576    202763    216032     10665
dram[7]:     213425    205604    203007    205609    169358    179737       359    145970       359    156352     23784     93980     60116     70464    208229     39296
dram[8]:     158720     99169    164145    210822    210821    119834    148407       359    135553     26396    189962    192571     70578    140768     39327     16032
dram[9]:     208209    213413    101634     17637       442       361     10414     10654    132963    210704       359    130310     18484    192584     10631    213425
dram[10]:     208210     63901       416    164139    173364    112161      5530     21180    177150    177163    195186    189979    189981    200177     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162614 n_act=134 n_pre=118 n_req=453 n_rd=1320 n_write=123 bw_util=0.001333
n_activity=9905 dram_eff=0.2914
bk0: 76a 2164063i bk1: 80a 2163982i bk2: 72a 2164036i bk3: 88a 2163809i bk4: 124a 2163632i bk5: 104a 2163793i bk6: 88a 2163761i bk7: 92a 2163723i bk8: 68a 2163873i bk9: 68a 2163863i bk10: 64a 2163883i bk11: 60a 2163883i bk12: 52a 2163978i bk13: 64a 2163864i bk14: 116a 2163836i bk15: 104a 2163820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00159912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162646 n_act=141 n_pre=125 n_req=437 n_rd=1280 n_write=117 bw_util=0.001291
n_activity=9947 dram_eff=0.2809
bk0: 76a 2163997i bk1: 76a 2163958i bk2: 80a 2163933i bk3: 76a 2163932i bk4: 124a 2163575i bk5: 108a 2163719i bk6: 64a 2163836i bk7: 76a 2163855i bk8: 48a 2163985i bk9: 80a 2163734i bk10: 72a 2163789i bk11: 64a 2163881i bk12: 52a 2163966i bk13: 64a 2163907i bk14: 100a 2163943i bk15: 120a 2163649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00203206
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80513b00, atomic=0 1 entries : 0x7f7e3a4fc090 :  mf: uid=325310, sid26:w09, part=2, addr=0x80513b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2738384), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162651 n_act=131 n_pre=115 n_req=444 n_rd=1291 n_write=121 bw_util=0.001305
n_activity=9510 dram_eff=0.297
bk0: 76a 2164022i bk1: 80a 2163931i bk2: 72a 2163999i bk3: 92a 2163780i bk4: 108a 2163717i bk5: 116a 2163612i bk6: 84a 2163809i bk7: 92a 2163707i bk8: 43a 2164057i bk9: 68a 2163924i bk10: 64a 2163854i bk11: 60a 2163876i bk12: 76a 2163856i bk13: 44a 2164055i bk14: 104a 2163893i bk15: 112a 2163753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0020316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162557 n_act=155 n_pre=139 n_req=453 n_rd=1340 n_write=118 bw_util=0.001347
n_activity=10551 dram_eff=0.2764
bk0: 80a 2164033i bk1: 84a 2163930i bk2: 96a 2163829i bk3: 80a 2163879i bk4: 124a 2163555i bk5: 116a 2163477i bk6: 96a 2163716i bk7: 80a 2163762i bk8: 64a 2163864i bk9: 80a 2163754i bk10: 64a 2163824i bk11: 44a 2164047i bk12: 64a 2163913i bk13: 56a 2163958i bk14: 104a 2163862i bk15: 108a 2163789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00228572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162577 n_act=140 n_pre=124 n_req=460 n_rd=1344 n_write=124 bw_util=0.001357
n_activity=10060 dram_eff=0.2918
bk0: 88a 2164008i bk1: 76a 2163954i bk2: 68a 2164013i bk3: 92a 2163773i bk4: 100a 2163870i bk5: 120a 2163635i bk6: 80a 2163756i bk7: 76a 2163786i bk8: 64a 2163932i bk9: 64a 2163903i bk10: 60a 2163928i bk11: 72a 2163856i bk12: 76a 2163787i bk13: 56a 2163935i bk14: 132a 2163667i bk15: 120a 2163680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00220902
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162731 n_act=116 n_pre=100 n_req=429 n_rd=1244 n_write=118 bw_util=0.001259
n_activity=8947 dram_eff=0.3045
bk0: 64a 2164117i bk1: 68a 2164013i bk2: 80a 2163890i bk3: 80a 2163847i bk4: 112a 2163736i bk5: 116a 2163730i bk6: 52a 2163958i bk7: 92a 2163647i bk8: 56a 2163923i bk9: 68a 2163920i bk10: 60a 2163940i bk11: 76a 2163825i bk12: 56a 2163955i bk13: 48a 2164052i bk14: 112a 2163887i bk15: 104a 2163793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00229912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162503 n_act=141 n_pre=125 n_req=484 n_rd=1408 n_write=132 bw_util=0.001423
n_activity=10495 dram_eff=0.2935
bk0: 72a 2164074i bk1: 92a 2163933i bk2: 76a 2163921i bk3: 76a 2163847i bk4: 112a 2163654i bk5: 104a 2163784i bk6: 92a 2163757i bk7: 88a 2163807i bk8: 92a 2163776i bk9: 88a 2163707i bk10: 52a 2163988i bk11: 68a 2163868i bk12: 80a 2163834i bk13: 64a 2163846i bk14: 128a 2163761i bk15: 124a 2163689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00264103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162632 n_act=131 n_pre=115 n_req=453 n_rd=1304 n_write=127 bw_util=0.001322
n_activity=9691 dram_eff=0.2953
bk0: 80a 2163998i bk1: 72a 2163988i bk2: 84a 2163919i bk3: 88a 2163755i bk4: 120a 2163779i bk5: 116a 2163648i bk6: 80a 2163815i bk7: 88a 2163724i bk8: 44a 2164007i bk9: 64a 2163923i bk10: 52a 2163998i bk11: 56a 2163922i bk12: 72a 2163889i bk13: 72a 2163860i bk14: 112a 2163779i bk15: 104a 2163776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00172619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162569 n_act=143 n_pre=127 n_req=462 n_rd=1344 n_write=126 bw_util=0.001358
n_activity=9988 dram_eff=0.2944
bk0: 84a 2163965i bk1: 84a 2163968i bk2: 88a 2163857i bk3: 88a 2163764i bk4: 100a 2163845i bk5: 136a 2163511i bk6: 72a 2163821i bk7: 60a 2163843i bk8: 72a 2163807i bk9: 56a 2163958i bk10: 84a 2163769i bk11: 56a 2163987i bk12: 80a 2163778i bk13: 64a 2163873i bk14: 108a 2163870i bk15: 112a 2163732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00179549
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162704 n_act=129 n_pre=113 n_req=427 n_rd=1248 n_write=115 bw_util=0.00126
n_activity=9354 dram_eff=0.2914
bk0: 76a 2163999i bk1: 84a 2163911i bk2: 84a 2163861i bk3: 80a 2163829i bk4: 116a 2163649i bk5: 116a 2163605i bk6: 80a 2163806i bk7: 60a 2163909i bk8: 56a 2163928i bk9: 52a 2163937i bk10: 60a 2163952i bk11: 56a 2163935i bk12: 72a 2163961i bk13: 40a 2164044i bk14: 100a 2163950i bk15: 116a 2163681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218037
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164309 n_nop=2162625 n_act=136 n_pre=120 n_req=453 n_rd=1300 n_write=128 bw_util=0.00132
n_activity=9937 dram_eff=0.2874
bk0: 80a 2163957i bk1: 72a 2163980i bk2: 72a 2163974i bk3: 88a 2163795i bk4: 128a 2163496i bk5: 124a 2163576i bk6: 80a 2163737i bk7: 92a 2163695i bk8: 60a 2163924i bk9: 60a 2163945i bk10: 56a 2163960i bk11: 68a 2163912i bk12: 36a 2164099i bk13: 60a 2163998i bk14: 112a 2163865i bk15: 112a 2163718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00175391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.86245
	minimum = 6
	maximum = 22
Network latency average = 6.86079
	minimum = 6
	maximum = 20
Slowest packet = 33091
Flit latency average = 6.34107
	minimum = 6
	maximum = 20
Slowest flit = 54870
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000811053
	minimum = 0.000355023 (at node 21)
	maximum = 0.00132384 (at node 11)
Accepted packet rate average = 0.000811053
	minimum = 0.000355023 (at node 21)
	maximum = 0.00132384 (at node 11)
Injected flit rate average = 0.0012301
	minimum = 0.000426278 (at node 21)
	maximum = 0.00220514 (at node 34)
Accepted flit rate average= 0.0012301
	minimum = 0.000638792 (at node 21)
	maximum = 0.00240016 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.764 (7 samples)
	minimum = 6 (7 samples)
	maximum = 91 (7 samples)
Network latency average = 11.6782 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64.7143 (7 samples)
Flit latency average = 11.3274 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.014712 (7 samples)
	minimum = 0.0108126 (7 samples)
	maximum = 0.0334967 (7 samples)
Accepted packet rate average = 0.014712 (7 samples)
	minimum = 0.0108126 (7 samples)
	maximum = 0.0334967 (7 samples)
Injected flit rate average = 0.0221993 (7 samples)
	minimum = 0.0118505 (7 samples)
	maximum = 0.0511564 (7 samples)
Accepted flit rate average = 0.0221993 (7 samples)
	minimum = 0.0167056 (7 samples)
	maximum = 0.055849 (7 samples)
Injected packet size average = 1.50892 (7 samples)
Accepted packet size average = 1.50892 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 49 sec (2809 sec)
gpgpu_simulation_rate = 2985 (inst/sec)
gpgpu_simulation_rate = 974 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2943
gpu_sim_insn = 1132352
gpu_ipc =     384.7611
gpu_tot_sim_cycle = 2963478
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.2117
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7189
partiton_reqs_in_parallel = 64746
partiton_reqs_in_parallel_total    = 25642670
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6747
partiton_reqs_in_parallel_util = 64746
partiton_reqs_in_parallel_util_total    = 25642670
gpu_sim_cycle_parition_util = 2943
gpu_tot_sim_cycle_parition_util    = 1165583
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     219.7778 GB/Sec
L2_BW_total  =       1.2654 GB/Sec
gpu_total_sim_rate=3369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
342, 197, 392, 212, 211, 212, 211, 227, 564, 227, 212, 212, 212, 197, 212, 212, 206, 191, 191, 176, 206, 176, 191, 176, 191, 206, 191, 176, 176, 176, 191, 284, 191, 191, 191, 191, 191, 191, 176, 346, 191, 176, 176, 176, 176, 191, 176, 191, 191, 191, 191, 191, 191, 377, 361, 176, 191, 176, 191, 176, 191, 191, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 825
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107831	W0_Idle:41501628	W0_Scoreboard:16693468	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 218610 
averagemflatency = 1515 
max_icnt2mem_latency = 218371 
max_icnt2sh_latency = 2963477 
mrq_lat_table:3713 	87 	113 	614 	132 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32880 	4318 	24 	0 	520 	18 	1307 	39 	74 	79 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23916 	738 	422 	1519 	9943 	794 	57 	1 	0 	521 	18 	1306 	39 	74 	79 	135 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24028 	2784 	1662 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	9822 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	764 	36 	2 	3 	11 	43 	41 	55 	17 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14         4         8         8         8         8        12         8        14        10        16        16 
dram[1]:        17        16        15        16         4         6         4        14        10         8         8        10        12        17        16        16 
dram[2]:        16        16        17        15         5         7         6        10        12        12         6         8        11        12        16        16 
dram[3]:        16        16        16        16         4         3        14         6         8         6         8        12        20        16        16        16 
dram[4]:        16        16        15        15        10         6         8         4         8        12        10        10        10        16        16        16 
dram[5]:         0        16        15        15        12         6         8        10         6        16        12         8        14        10        16        10 
dram[6]:        16        16        15        15         4         6        10        12        18         6        16        18        14         8        16        16 
dram[7]:        17        16        15        14        10         6        10         6         4        14        12         8        14        16        16        16 
dram[8]:        16        16        15        14         9         8         6         4         6        14         4        10        16        12        16        16 
dram[9]:        16        16        15        16         5         6        12         4         8        12         6        12        24         8        16        16 
dram[10]:        17        16        14        14         4         6         6        10         8        14        16        14        10        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    110076    144148     80383    235814    111517    164916    145721    372586    221437    194429    152072    113776    111360 
dram[1]:    117563    135444    173535      7848    145665    166807    174090    154616    175823    176101    177249    205370    195747    232815     35625     72949 
dram[2]:     40674     73486    110079    173646    115583    115045    137073    134634     84581    131541    107453    253705    177366    218197    249661    151850 
dram[3]:    187558     40755    173640    118334    132960    107826    102900    118255    196912    113952    209931    200007     85776    166614     68409    164443 
dram[4]:     95702    135459      1915    138946     70107    149025     93562    175230    153178    168723    131814    126103    129035    275245    116957    157314 
dram[5]:     11504     11507    173636    176329    227507    107588    176587    177650     88186    277772    247024    125162    175904    228629     90975    243492 
dram[6]:     55252    103283     58492     87052     38617    119409    136704    205845    310583     85138    310973    148286    322058     89893    140304    107999 
dram[7]:    173618    228252     95392     93238    150250    141784    143093    128376     68408     93721    258070    217635    331501    134358    152768     70774 
dram[8]:     87300     40867     94614    104394    169574    176420    195758    207091    146795    137919    138205    144649    216601    174037     41135    180277 
dram[9]:    174534    114851     64500     64579     94951    152329     97895     95356     95466    162386     69387    173793    158734    146892    180060    105556 
dram[10]:    119290     57374    132741     89890    137763    139665    138678    171353    139630    152336    274888    238356    205400    112388    166852    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.687500  2.750000  2.461539  2.538461  3.750000  2.600000  2.888889  2.300000  3.833333  2.700000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.846154  1.615385  3.222222  3.000000  2.285714  2.416667  3.250000  3.142857  3.500000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.333333  2.411765  2.333333  2.769231  7.000000  4.000000  2.363636  2.500000  4.125000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  5.000000  2.100000  1.583333  3.000000  2.307692  2.500000  2.750000  2.083333  5.000000  4.142857  3.428571  3.333333  7.200000 
dram[4]:  5.500000  4.750000  5.666667  3.428571  3.200000  2.866667  2.384615  2.153846  3.000000  3.375000  3.125000  3.333333  2.500000  3.428571  3.583333  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.000000  2.846154  2.500000  1.941176  3.428571  8.000000  3.571429  3.100000  3.285714  5.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  1.944444  2.750000  2.916667  3.888889  3.181818  2.692308  4.800000  3.222222  4.375000  2.181818  4.555555  5.857143 
dram[7]:  5.250000  6.000000  4.600000  2.875000  4.200000  2.235294  3.300000  2.357143  3.166667  4.833333  3.666667  2.555556  3.750000  3.875000  3.090909  5.666667 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  2.526316  2.166667  1.916667  3.444444  4.166667  2.384615  3.833333  3.800000  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.437500  2.166667  3.100000  2.555556  2.875000  2.750000  4.333333  3.000000  7.750000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  4.000000  3.428571  1.954545  2.588235  2.307692  2.769231  3.571429  5.600000  4.166667  4.142857  3.750000  5.000000  4.375000  3.888889 
average row locality = 4955/1496 = 3.312166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        14         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8         8        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1349
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:      25661     28767      9760     23445       801      3120      3369     30440      8457     19234      2877       700     12248      8893     15014     17457
dram[1]:      26815     24478      5044      8276     10123      5588     15340      6968      7636     14464      3470      5715      1234      8508     17055     14939
dram[2]:      16730     30749     18902     24043      9176      6669     23097      7355      9340     12488     10941      1604      8744     10238     27791     24429
dram[3]:      34380     23220     14388     11933      7884      7203      4935     13629      4159     20586      3879      1738      9464     20444     22897     17418
dram[4]:      19799     29063      4112      9056      5026      6030      1613     16970     15423     14793      5754     13733     22134     15682     26031     13772
dram[5]:      14417     13557     11641     27737       772      4083      8076     12951     16691      4389      1565     23792     18490      6058     15481     22484
dram[6]:      16678     14802      6881      7942      9056      4164      9828      1497      6164      6908      1350      7096      3917     13667     25246     13806
dram[7]:      30107     24188     20257     12208      4984     11741       558      6917       581      5690      2748     11250      6270      5739     24249     17743
dram[8]:      27196     25872     14312     17245     17343      3266      7715       799     10298      1564     30412     10933     10918      5916     17714     15765
dram[9]:      26193     34131      7592      4049       883       888      1389      1314      6318     17079       650      7975      1763     23841     19053     24140
dram[10]:      28974     16499      3147      9912      5008      3294      1338      1395     20931     12140      8244      8822     15419     14561     17317     17686
maximum mf latency per bank:
dram[0]:     210823    173344     91225    173384       397     68984     32726    205484    153657    189951     49309       362    189994    192585     36755     47168
dram[1]:     195084    192503     32508     91381    184761    173148    210675    151151    153755    156207     44525    130179     13351    140499     10663     27966
dram[2]:      41959    187359    173154    173374    173149    119863    208086    210687    156269    161457    189972     23728    195205    195182    213435    213423
dram[3]:     205610    104375    173041    164119    173369    119826    148352    208087     41491    210706     46702     28848    192589    213425     83596     47053
dram[4]:      98988    213424       439    101785    114801    117210     31577    182306    197585    213310    130279    192599    210823    195192    218610     10664
dram[5]:      10633     10644    173261    210821       391    114667    148557    210818    132784     73195     23798    192582    213424     75797     24177    140486
dram[6]:      65397    104237     57573     91196    171961    112161    210819     33673     54504    135385     15896    138171     70576    202763    216032     10665
dram[7]:     213425    205604    203007    205609    169358    179737       359    145970       359    156352     23784     93980     60116     70464    208229     39296
dram[8]:     158720     99169    164145    210822    210821    119834    148407       359    135553     26396    189962    192571     70578    140768     39327     16032
dram[9]:     208209    213413    101634     17637       442       361     10414     10654    132963    210704       359    130310     18484    192584     10631    213425
dram[10]:     208210     63901       416    164139    173364    112161      5530     21180    177150    177163    195186    189979    189981    200177     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168077 n_act=134 n_pre=118 n_req=453 n_rd=1320 n_write=123 bw_util=0.00133
n_activity=9905 dram_eff=0.2914
bk0: 76a 2169526i bk1: 80a 2169445i bk2: 72a 2169499i bk3: 88a 2169272i bk4: 124a 2169095i bk5: 104a 2169256i bk6: 88a 2169224i bk7: 92a 2169186i bk8: 68a 2169336i bk9: 68a 2169326i bk10: 64a 2169346i bk11: 60a 2169346i bk12: 52a 2169441i bk13: 64a 2169327i bk14: 116a 2169299i bk15: 104a 2169283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0015951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168109 n_act=141 n_pre=125 n_req=437 n_rd=1280 n_write=117 bw_util=0.001288
n_activity=9947 dram_eff=0.2809
bk0: 76a 2169460i bk1: 76a 2169421i bk2: 80a 2169396i bk3: 76a 2169395i bk4: 124a 2169038i bk5: 108a 2169182i bk6: 64a 2169299i bk7: 76a 2169318i bk8: 48a 2169448i bk9: 80a 2169197i bk10: 72a 2169252i bk11: 64a 2169344i bk12: 52a 2169429i bk13: 64a 2169370i bk14: 100a 2169406i bk15: 120a 2169112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00202694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168113 n_act=131 n_pre=115 n_req=444 n_rd=1292 n_write=121 bw_util=0.001302
n_activity=9523 dram_eff=0.2968
bk0: 76a 2169485i bk1: 80a 2169394i bk2: 72a 2169462i bk3: 92a 2169243i bk4: 108a 2169180i bk5: 116a 2169075i bk6: 84a 2169272i bk7: 92a 2169170i bk8: 44a 2169518i bk9: 68a 2169387i bk10: 64a 2169317i bk11: 60a 2169339i bk12: 76a 2169319i bk13: 44a 2169518i bk14: 104a 2169356i bk15: 112a 2169216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00202648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168020 n_act=155 n_pre=139 n_req=453 n_rd=1340 n_write=118 bw_util=0.001344
n_activity=10551 dram_eff=0.2764
bk0: 80a 2169496i bk1: 84a 2169393i bk2: 96a 2169292i bk3: 80a 2169342i bk4: 124a 2169018i bk5: 116a 2168940i bk6: 96a 2169179i bk7: 80a 2169225i bk8: 64a 2169327i bk9: 80a 2169217i bk10: 64a 2169287i bk11: 44a 2169510i bk12: 64a 2169376i bk13: 56a 2169421i bk14: 104a 2169325i bk15: 108a 2169252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168040 n_act=140 n_pre=124 n_req=460 n_rd=1344 n_write=124 bw_util=0.001353
n_activity=10060 dram_eff=0.2918
bk0: 88a 2169471i bk1: 76a 2169417i bk2: 68a 2169476i bk3: 92a 2169236i bk4: 100a 2169333i bk5: 120a 2169098i bk6: 80a 2169219i bk7: 76a 2169249i bk8: 64a 2169395i bk9: 64a 2169366i bk10: 60a 2169391i bk11: 72a 2169319i bk12: 76a 2169250i bk13: 56a 2169398i bk14: 132a 2169130i bk15: 120a 2169143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00220346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168194 n_act=116 n_pre=100 n_req=429 n_rd=1244 n_write=118 bw_util=0.001255
n_activity=8947 dram_eff=0.3045
bk0: 64a 2169580i bk1: 68a 2169476i bk2: 80a 2169353i bk3: 80a 2169310i bk4: 112a 2169199i bk5: 116a 2169193i bk6: 52a 2169421i bk7: 92a 2169110i bk8: 56a 2169386i bk9: 68a 2169383i bk10: 60a 2169403i bk11: 76a 2169288i bk12: 56a 2169418i bk13: 48a 2169515i bk14: 112a 2169350i bk15: 104a 2169256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00229333
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2167966 n_act=141 n_pre=125 n_req=484 n_rd=1408 n_write=132 bw_util=0.00142
n_activity=10495 dram_eff=0.2935
bk0: 72a 2169537i bk1: 92a 2169396i bk2: 76a 2169384i bk3: 76a 2169310i bk4: 112a 2169117i bk5: 104a 2169247i bk6: 92a 2169220i bk7: 88a 2169270i bk8: 92a 2169239i bk9: 88a 2169170i bk10: 52a 2169451i bk11: 68a 2169331i bk12: 80a 2169297i bk13: 64a 2169309i bk14: 128a 2169224i bk15: 124a 2169152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00263438
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168095 n_act=131 n_pre=115 n_req=453 n_rd=1304 n_write=127 bw_util=0.001319
n_activity=9691 dram_eff=0.2953
bk0: 80a 2169461i bk1: 72a 2169451i bk2: 84a 2169382i bk3: 88a 2169218i bk4: 120a 2169242i bk5: 116a 2169111i bk6: 80a 2169278i bk7: 88a 2169187i bk8: 44a 2169470i bk9: 64a 2169386i bk10: 52a 2169461i bk11: 56a 2169385i bk12: 72a 2169352i bk13: 72a 2169323i bk14: 112a 2169242i bk15: 104a 2169239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00172184
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168032 n_act=143 n_pre=127 n_req=462 n_rd=1344 n_write=126 bw_util=0.001355
n_activity=9988 dram_eff=0.2944
bk0: 84a 2169428i bk1: 84a 2169431i bk2: 88a 2169320i bk3: 88a 2169227i bk4: 100a 2169308i bk5: 136a 2168974i bk6: 72a 2169284i bk7: 60a 2169306i bk8: 72a 2169270i bk9: 56a 2169421i bk10: 84a 2169232i bk11: 56a 2169450i bk12: 80a 2169241i bk13: 64a 2169336i bk14: 108a 2169333i bk15: 112a 2169195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00179097
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168167 n_act=129 n_pre=113 n_req=427 n_rd=1248 n_write=115 bw_util=0.001256
n_activity=9354 dram_eff=0.2914
bk0: 76a 2169462i bk1: 84a 2169374i bk2: 84a 2169324i bk3: 80a 2169292i bk4: 116a 2169112i bk5: 116a 2169068i bk6: 80a 2169269i bk7: 60a 2169372i bk8: 56a 2169391i bk9: 52a 2169400i bk10: 60a 2169415i bk11: 56a 2169398i bk12: 72a 2169424i bk13: 40a 2169507i bk14: 100a 2169413i bk15: 116a 2169144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169772 n_nop=2168088 n_act=136 n_pre=120 n_req=453 n_rd=1300 n_write=128 bw_util=0.001316
n_activity=9937 dram_eff=0.2874
bk0: 80a 2169420i bk1: 72a 2169443i bk2: 72a 2169437i bk3: 88a 2169258i bk4: 128a 2168959i bk5: 124a 2169039i bk6: 80a 2169200i bk7: 92a 2169158i bk8: 60a 2169387i bk9: 60a 2169408i bk10: 56a 2169423i bk11: 68a 2169375i bk12: 36a 2169562i bk13: 60a 2169461i bk14: 112a 2169328i bk15: 112a 2169181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00174949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9566
	minimum = 6
	maximum = 502
Network latency average = 35.264
	minimum = 6
	maximum = 415
Slowest packet = 68355
Flit latency average = 43.0631
	minimum = 6
	maximum = 414
Slowest flit = 103728
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0463902
	minimum = 0.0353501 (at node 15)
	maximum = 0.245921 (at node 44)
Accepted packet rate average = 0.0463902
	minimum = 0.0353501 (at node 15)
	maximum = 0.245921 (at node 44)
Injected flit rate average = 0.0695853
	minimum = 0.0550646 (at node 48)
	maximum = 0.261557 (at node 44)
Accepted flit rate average= 0.0695853
	minimum = 0.0462271 (at node 15)
	maximum = 0.476207 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9131 (8 samples)
	minimum = 6 (8 samples)
	maximum = 142.375 (8 samples)
Network latency average = 14.6265 (8 samples)
	minimum = 6 (8 samples)
	maximum = 108.5 (8 samples)
Flit latency average = 15.2943 (8 samples)
	minimum = 6 (8 samples)
	maximum = 107.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0186718 (8 samples)
	minimum = 0.0138798 (8 samples)
	maximum = 0.0600497 (8 samples)
Accepted packet rate average = 0.0186718 (8 samples)
	minimum = 0.0138798 (8 samples)
	maximum = 0.0600497 (8 samples)
Injected flit rate average = 0.0281226 (8 samples)
	minimum = 0.0172523 (8 samples)
	maximum = 0.0774564 (8 samples)
Accepted flit rate average = 0.0281226 (8 samples)
	minimum = 0.0203958 (8 samples)
	maximum = 0.108394 (8 samples)
Injected packet size average = 1.50615 (8 samples)
Accepted packet size average = 1.50615 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 5 sec (2825 sec)
gpgpu_simulation_rate = 3369 (inst/sec)
gpgpu_simulation_rate = 1049 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 630933
gpu_sim_insn = 1536501
gpu_ipc =       2.4353
gpu_tot_sim_cycle = 3821633
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       2.8926
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 163
gpu_stall_icnt2sh    = 8119
partiton_reqs_in_parallel = 13880519
partiton_reqs_in_parallel_total    = 25707416
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3589
partiton_reqs_in_parallel_util = 13880519
partiton_reqs_in_parallel_util_total    = 25707416
gpu_sim_cycle_parition_util = 630933
gpu_tot_sim_cycle_parition_util    = 1168526
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      11.7980 GB/Sec
L2_BW_total  =       2.9290 GB/Sec
gpu_total_sim_rate=2476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
365, 220, 415, 458, 546, 235, 405, 421, 720, 250, 235, 235, 235, 443, 431, 235, 348, 214, 214, 422, 426, 369, 426, 344, 411, 400, 214, 199, 433, 343, 214, 426, 214, 214, 214, 489, 411, 410, 422, 539, 410, 199, 500, 199, 511, 370, 199, 214, 214, 384, 214, 411, 214, 400, 606, 199, 214, 396, 411, 318, 474, 473, 343, 422, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 831
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116179	W0_Idle:49494225	W0_Scoreboard:39808671	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 2345 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 3821476 
mrq_lat_table:7592 	147 	221 	1034 	288 	290 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107991 	6161 	24 	0 	662 	192 	1394 	186 	281 	329 	356 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	95408 	3594 	1038 	1519 	11916 	809 	57 	1 	0 	663 	192 	1393 	186 	281 	329 	356 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74567 	7638 	2307 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1687 	37 	2 	5 	25 	69 	112 	120 	72 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         8         8        12        18        14        10        16        16 
dram[1]:        17        16        15        16        12        10        23        14        10         9         8        10        12        17        16        16 
dram[2]:        16        16        17        15         8         7        13        10        12        12        12         8        11        12        16        16 
dram[3]:        16        16        16        16        12         8        14        10         8         6        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         6         8         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12         8        16        12         8        14        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         7        16        18        14        16        16        16 
dram[7]:        17        16        15        14        10        15        10        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         8        17        15         8        14         6        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11         7        12        10        10        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    260504    372586    221437    194429    154553    148482    126887 
dram[1]:    156304    135444    173535    127644    323215    317999    174090    218276    219011    211821    177249    205370    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    143275    359490    135455    188616    253705    213606    218197    249661    151850 
dram[3]:    233260     62513    173640    166719    156304    447311    164109    231845    234448    242263    240400    200007    114614    166614    125042    215633 
dram[4]:    297824    135459     83062    138946    431413    469092    137309    175230    193515    254444    268518    148491    129035    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    224229    322058    219014    184955    107999 
dram[7]:    173618    419404    125041    104195    177722    522117    367302    366737    158875    195980    258070    306356    331501    135657    152768    217419 
dram[8]:    341096    221423    130252    110160    189112    318002    195758    224021    252680    154891    256027    168179    228024    174037    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    138065    151091    232444    185157    220023    177336    146892    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    195327    166852    243264 
average row accesses per activate:
dram[0]:  3.076923  2.500000  2.916667  2.600000  2.782609  3.263158  2.826087  2.480000  2.894737  2.909091  2.809524  2.909091  3.315789  2.714286  3.437500  3.352941 
dram[1]:  3.555556  3.083333  2.125000  3.250000  2.500000  2.653846  2.642857  2.250000  2.954545  2.653846  2.033333  2.521739  2.850000  2.947368  3.222222  2.900000 
dram[2]:  3.600000  2.785714  2.533333  2.538461  2.653846  2.357143  2.480000  2.640000  3.750000  2.894737  2.461539  2.200000  2.761905  3.470588  3.333333  3.588235 
dram[3]:  3.272727  3.600000  2.222222  3.300000  2.366667  1.878788  3.090909  2.680000  2.560000  2.458333  2.407408  3.235294  3.058824  3.500000  3.000000  3.500000 
dram[4]:  2.909091  2.692308  2.642857  2.500000  3.300000  2.840000  2.320000  2.307692  2.904762  2.941176  2.944444  2.608696  2.600000  2.727273  3.222222  3.562500 
dram[5]:  3.375000  3.100000  2.058824  3.333333  3.238095  3.142857  2.608696  2.214286  2.833333  4.000000  2.727273  2.583333  2.523809  3.157895  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  2.720000  3.666667  2.640000  2.714286  2.809524  2.800000  3.444444  3.235294  2.950000  2.850000  3.250000  3.388889 
dram[7]:  2.909091  3.375000  2.277778  2.105263  3.142857  2.869565  2.857143  2.695652  4.235294  3.812500  3.388889  3.294118  3.111111  2.894737  2.500000  4.000000 
dram[8]:  3.090909  4.000000  2.437500  2.388889  3.333333  2.516129  2.791667  2.739130  2.666667  3.263158  2.241379  2.714286  3.300000  2.681818  3.500000  2.952381 
dram[9]:  2.500000  2.785714  2.357143  2.266667  2.782609  2.720000  3.000000  2.857143  2.727273  2.714286  3.315789  3.352941  4.000000  2.818182  3.052632  3.500000 
dram[10]:  2.466667  2.642857  2.437500  2.714286  2.379310  2.500000  2.680000  2.357143  2.565217  3.411765  3.210526  3.150000  2.714286  3.000000  3.105263  3.166667 
average row locality = 9675/3402 = 2.843915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        15        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2111
min_bank_accesses = 0!
chip skew: 199/186 = 1.07
average mf latency per bank:
dram[0]:      52036     46612     40762     35089      4088     18111      6862     31853     31414     52643     21082     20510     28203     22375     32084     34377
dram[1]:      42491     55044     41313     35328     21281     14712     42444     36176     32346     50141     31477     15731     19306     18454     20288     28580
dram[2]:      32099     49920     18018     35925     17379     15898     25771     21378     35711     38740     31787     29879     20858     34657     49248     47032
dram[3]:      38196     23369     38311     28035     25175      9178     26844     32142     24494     42568     20658     22950     21002     39490     31922     32266
dram[4]:      31599     31000     13888     34577      7119     12845     13301     36945     35908     21290      9385     27252     34658     34514     39545     23209
dram[5]:      37615     17632     33508     22663     12110      8559     34749     14561     30294     55160     16796     35190     20467     29146     22358     34457
dram[6]:      27635     39759     29161     30859     12548     24286     19536     16950     27300     71923     17118     16204     27057     24557     36731     29549
dram[7]:      36552     37237     31025     37748     17302     11189     24268     24280     40155     38370     26390     24291     18669     27507     38402     43097
dram[8]:      33763     41726     31898     48365     22421     14707     46185     27995     38652     47767     46771      9948     15280     27106     44322     37470
dram[9]:      50847     35802     32639     14733     16595     11402     12017     31167     42757     37646     19229     32000     21396     40022     27690     23601
dram[10]:      37581     29339     43811     29248     11067      8375     17010     26715     51578     48501     26214     24647     29375     15281     36335     24793
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688     77962    354075     70128    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    122135    340632    332815    393160    119826    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    150782    340618    114801    117210    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    114667    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    127291    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337808 n_act=302 n_pre=286 n_req=876 n_rd=2732 n_write=193 bw_util=0.001751
n_activity=18483 dram_eff=0.3165
bk0: 160a 3340433i bk1: 136a 3340449i bk2: 132a 3340547i bk3: 148a 3340373i bk4: 192a 3340078i bk5: 184a 3340120i bk6: 196a 3340093i bk7: 184a 3340101i bk8: 156a 3340191i bk9: 192a 3340058i bk10: 172a 3340248i bk11: 184a 3340062i bk12: 184a 3340256i bk13: 160a 3340205i bk14: 172a 3340447i bk15: 180a 3340188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00191332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337636 n_act=337 n_pre=321 n_req=900 n_rd=2836 n_write=191 bw_util=0.001812
n_activity=19626 dram_eff=0.3085
bk0: 124a 3340680i bk1: 148a 3340430i bk2: 132a 3340557i bk3: 152a 3340503i bk4: 212a 3340049i bk5: 212a 3339858i bk6: 228a 3339846i bk7: 188a 3339922i bk8: 192a 3340126i bk9: 212a 3339778i bk10: 180a 3340011i bk11: 168a 3340060i bk12: 164a 3340227i bk13: 152a 3340336i bk14: 188a 3340329i bk15: 184a 3340023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00219763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337708 n_act=320 n_pre=304 n_req=892 n_rd=2796 n_write=193 bw_util=0.001789
n_activity=18611 dram_eff=0.3212
bk0: 144a 3340475i bk1: 156a 3340249i bk2: 144a 3340357i bk3: 128a 3340420i bk4: 212a 3339961i bk5: 200a 3339939i bk6: 180a 3340110i bk7: 200a 3339942i bk8: 172a 3340262i bk9: 156a 3340120i bk10: 192a 3339854i bk11: 200a 3339851i bk12: 160a 3340232i bk13: 168a 3340284i bk14: 188a 3340228i bk15: 196a 3340119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00243078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337751 n_act=321 n_pre=305 n_req=880 n_rd=2752 n_write=192 bw_util=0.001762
n_activity=19320 dram_eff=0.3048
bk0: 144a 3340668i bk1: 144a 3340618i bk2: 152a 3340386i bk3: 128a 3340632i bk4: 212a 3340065i bk5: 184a 3340065i bk6: 204a 3340174i bk7: 204a 3340043i bk8: 188a 3340131i bk9: 168a 3340162i bk10: 196a 3339972i bk11: 156a 3340277i bk12: 144a 3340459i bk13: 160a 3340454i bk14: 192a 3340299i bk15: 176a 3340316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00184747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337838 n_act=310 n_pre=294 n_req=863 n_rd=2688 n_write=191 bw_util=0.001723
n_activity=18683 dram_eff=0.3082
bk0: 128a 3340691i bk1: 140a 3340512i bk2: 144a 3340540i bk3: 156a 3340403i bk4: 200a 3340235i bk5: 216a 3340007i bk6: 168a 3340231i bk7: 172a 3340125i bk8: 176a 3340223i bk9: 128a 3340434i bk10: 148a 3340461i bk11: 180a 3340196i bk12: 196a 3340164i bk13: 176a 3340259i bk14: 184a 3340339i bk15: 176a 3340245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00195911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337937 n_act=289 n_pre=273 n_req=845 n_rd=2636 n_write=186 bw_util=0.001689
n_activity=17464 dram_eff=0.3232
bk0: 108a 3340805i bk1: 124a 3340577i bk2: 136a 3340430i bk3: 156a 3340387i bk4: 208a 3340231i bk5: 200a 3340219i bk6: 172a 3340184i bk7: 184a 3340000i bk8: 140a 3340375i bk9: 192a 3340210i bk10: 176a 3340192i bk11: 184a 3340084i bk12: 148a 3340320i bk13: 180a 3340271i bk14: 156a 3340559i bk15: 172a 3340247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00196359
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337744 n_act=298 n_pre=282 n_req=891 n_rd=2808 n_write=189 bw_util=0.001794
n_activity=18662 dram_eff=0.3212
bk0: 136a 3340599i bk1: 152a 3340477i bk2: 156a 3340506i bk3: 128a 3340514i bk4: 208a 3340108i bk5: 200a 3340239i bk6: 200a 3340097i bk7: 164a 3340290i bk8: 172a 3340296i bk9: 212a 3340054i bk10: 184a 3340259i bk11: 156a 3340371i bk12: 172a 3340360i bk13: 164a 3340297i bk14: 212a 3340226i bk15: 192a 3340148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00225929
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337858 n_act=288 n_pre=272 n_req=872 n_rd=2708 n_write=195 bw_util=0.001738
n_activity=18129 dram_eff=0.3203
bk0: 124a 3340685i bk1: 108a 3340705i bk2: 156a 3340394i bk3: 152a 3340221i bk4: 200a 3340194i bk5: 196a 3340118i bk6: 172a 3340231i bk7: 180a 3340182i bk8: 216a 3340240i bk9: 180a 3340161i bk10: 172a 3340210i bk11: 160a 3340383i bk12: 156a 3340422i bk13: 160a 3340348i bk14: 212a 3340090i bk15: 164a 3340294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0017942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337638 n_act=322 n_pre=306 n_req=913 n_rd=2856 n_write=199 bw_util=0.001829
n_activity=19142 dram_eff=0.3192
bk0: 136a 3340669i bk1: 144a 3340657i bk2: 148a 3340485i bk3: 164a 3340303i bk4: 216a 3340154i bk5: 248a 3339864i bk6: 200a 3340164i bk7: 184a 3340155i bk8: 160a 3340204i bk9: 180a 3340231i bk10: 196a 3339910i bk11: 156a 3340219i bk12: 176a 3340263i bk13: 172a 3340196i bk14: 172a 3340435i bk15: 204a 3340139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00156106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337856 n_act=297 n_pre=281 n_req=865 n_rd=2696 n_write=191 bw_util=0.001728
n_activity=17990 dram_eff=0.321
bk0: 140a 3340554i bk1: 156a 3340404i bk2: 124a 3340556i bk3: 124a 3340415i bk4: 192a 3340203i bk5: 208a 3340058i bk6: 184a 3340143i bk7: 172a 3340292i bk8: 172a 3340188i bk9: 164a 3340089i bk10: 188a 3340230i bk11: 164a 3340260i bk12: 160a 3340480i bk13: 180a 3340195i bk14: 188a 3340225i bk15: 180a 3340199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00209528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3341321 n_nop=3337760 n_act=319 n_pre=303 n_req=878 n_rd=2748 n_write=191 bw_util=0.001759
n_activity=18950 dram_eff=0.3102
bk0: 144a 3340460i bk1: 148a 3340403i bk2: 148a 3340409i bk3: 144a 3340456i bk4: 208a 3339974i bk5: 176a 3340089i bk6: 204a 3340079i bk7: 200a 3339954i bk8: 172a 3340060i bk9: 168a 3340351i bk10: 180a 3340274i bk11: 188a 3340204i bk12: 160a 3340320i bk13: 140a 3340473i bk14: 192a 3340347i bk15: 176a 3340215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00199292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3229
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.3127
	minimum = 6
	maximum = 68
Network latency average = 8.1269
	minimum = 6
	maximum = 57
Slowest packet = 86415
Flit latency average = 7.60795
	minimum = 6
	maximum = 56
Slowest flit = 217222
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00248946
	minimum = 0.00151522 (at node 24)
	maximum = 0.00297259 (at node 33)
Accepted packet rate average = 0.00248946
	minimum = 0.00151522 (at node 24)
	maximum = 0.00297259 (at node 33)
Injected flit rate average = 0.00391253
	minimum = 0.00193523 (at node 24)
	maximum = 0.00558539 (at node 33)
Accepted flit rate average= 0.00391253
	minimum = 0.00274198 (at node 24)
	maximum = 0.00540946 (at node 9)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.513 (9 samples)
	minimum = 6 (9 samples)
	maximum = 134.111 (9 samples)
Network latency average = 13.9043 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102.778 (9 samples)
Flit latency average = 14.4403 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0168738 (9 samples)
	minimum = 0.0125059 (9 samples)
	maximum = 0.0537078 (9 samples)
Accepted packet rate average = 0.0168738 (9 samples)
	minimum = 0.0125059 (9 samples)
	maximum = 0.0537078 (9 samples)
Injected flit rate average = 0.0254326 (9 samples)
	minimum = 0.0155504 (9 samples)
	maximum = 0.0694707 (9 samples)
Accepted flit rate average = 0.0254326 (9 samples)
	minimum = 0.0184342 (9 samples)
	maximum = 0.096951 (9 samples)
Injected packet size average = 1.50723 (9 samples)
Accepted packet size average = 1.50723 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 24 sec (4464 sec)
gpgpu_simulation_rate = 2476 (inst/sec)
gpgpu_simulation_rate = 856 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37932
gpu_sim_insn = 1211812
gpu_ipc =      31.9470
gpu_tot_sim_cycle = 4081715
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.0052
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 163
gpu_stall_icnt2sh    = 8119
partiton_reqs_in_parallel = 834504
partiton_reqs_in_parallel_total    = 39587935
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9033
partiton_reqs_in_parallel_util = 834504
partiton_reqs_in_parallel_util_total    = 39587935
gpu_sim_cycle_parition_util = 37932
gpu_tot_sim_cycle_parition_util    = 1799459
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.4077 GB/Sec
L2_BW_total  =       2.9785 GB/Sec
gpu_total_sim_rate=2685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
437, 292, 487, 515, 618, 307, 477, 493, 792, 322, 307, 307, 307, 515, 503, 307, 384, 250, 250, 458, 462, 405, 462, 380, 447, 436, 250, 235, 469, 379, 250, 462, 250, 250, 250, 525, 447, 446, 458, 575, 446, 235, 536, 235, 547, 406, 235, 250, 250, 420, 250, 447, 250, 436, 642, 235, 250, 432, 447, 354, 510, 509, 379, 458, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 133616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1905
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216250	W0_Idle:51438025	W0_Scoreboard:39825252	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 2446 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 4081714 
mrq_lat_table:7592 	147 	221 	1034 	288 	290 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114945 	7546 	76 	48 	805 	382 	1777 	1001 	479 	329 	356 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	97262 	3747 	1231 	2594 	15367 	2322 	209 	6 	49 	800 	382 	1776 	1001 	479 	329 	356 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	76420 	7833 	2307 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1694 	39 	2 	5 	25 	71 	116 	128 	72 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         8         8        12        18        14        10        16        16 
dram[1]:        17        16        15        16        12        10        23        14        10         9         8        10        12        17        16        16 
dram[2]:        16        16        17        15         8         7        13        10        12        12        12         8        11        12        16        16 
dram[3]:        16        16        16        16        12         8        14        10         8         6        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         6         8         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12         8        16        12         8        14        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         7        16        18        14        16        16        16 
dram[7]:        17        16        15        14        10        15        10        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         8        17        15         8        14         6        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11         7        12        10        10        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    260504    372586    221437    194429    154553    148482    126887 
dram[1]:    156304    135444    173535    127644    323215    317999    174090    218276    219011    211821    177249    205370    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    143275    359490    135455    188616    253705    213606    218197    249661    151850 
dram[3]:    233260     62513    173640    166719    156304    447311    164109    231845    234448    242263    240400    200007    114614    166614    125042    215633 
dram[4]:    297824    135459     83062    138946    431413    469092    137309    175230    193515    254444    268518    148491    129035    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    224229    322058    219014    184955    107999 
dram[7]:    173618    419404    125041    104195    177722    522117    367302    366737    158875    195980    258070    306356    331501    135657    152768    217419 
dram[8]:    341096    221423    130252    110160    189112    318002    195758    224021    252680    154891    256027    168179    228024    174037    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    138065    151091    232444    185157    220023    177336    146892    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    195327    166852    243264 
average row accesses per activate:
dram[0]:  3.076923  2.500000  2.916667  2.600000  2.782609  3.263158  2.826087  2.480000  2.894737  2.909091  2.809524  2.909091  3.315789  2.714286  3.437500  3.352941 
dram[1]:  3.555556  3.083333  2.125000  3.250000  2.500000  2.653846  2.642857  2.250000  2.954545  2.653846  2.033333  2.521739  2.850000  2.947368  3.222222  2.900000 
dram[2]:  3.600000  2.785714  2.533333  2.538461  2.653846  2.357143  2.480000  2.640000  3.750000  2.894737  2.461539  2.200000  2.761905  3.470588  3.333333  3.588235 
dram[3]:  3.272727  3.600000  2.222222  3.300000  2.366667  1.878788  3.090909  2.680000  2.560000  2.458333  2.407408  3.235294  3.058824  3.500000  3.000000  3.500000 
dram[4]:  2.909091  2.692308  2.642857  2.500000  3.300000  2.840000  2.320000  2.307692  2.904762  2.941176  2.944444  2.608696  2.600000  2.727273  3.222222  3.562500 
dram[5]:  3.375000  3.100000  2.058824  3.333333  3.238095  3.142857  2.608696  2.214286  2.833333  4.000000  2.727273  2.583333  2.523809  3.157895  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  2.720000  3.666667  2.640000  2.714286  2.809524  2.800000  3.444444  3.235294  2.950000  2.850000  3.250000  3.388889 
dram[7]:  2.909091  3.375000  2.277778  2.105263  3.142857  2.869565  2.857143  2.695652  4.235294  3.812500  3.388889  3.294118  3.111111  2.894737  2.500000  4.000000 
dram[8]:  3.090909  4.000000  2.437500  2.388889  3.333333  2.516129  2.791667  2.739130  2.666667  3.263158  2.241379  2.714286  3.300000  2.681818  3.500000  2.952381 
dram[9]:  2.500000  2.785714  2.357143  2.266667  2.782609  2.720000  3.000000  2.857143  2.727273  2.714286  3.315789  3.352941  4.000000  2.818182  3.052632  3.500000 
dram[10]:  2.466667  2.642857  2.437500  2.714286  2.379310  2.500000  2.680000  2.357143  2.565217  3.411765  3.210526  3.150000  2.714286  3.000000  3.105263  3.166667 
average row locality = 9675/3402 = 2.843915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        11        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        15        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2111
min_bank_accesses = 0!
chip skew: 199/186 = 1.07
average mf latency per bank:
dram[0]:      66425     63722     41413     35667      4323     18366      6933     31930     31414     52643     21082     20510     28203     22375     50594     50904
dram[1]:      61235     71205     41971     35926     21492     14913     42506     36247     32346     50141     31477     15731     19306     18454     37659     45772
dram[2]:      48782     64535     18608     36610     17578     16099     25839     21448     35711     38740     31787     29879     20858     34657     66198     64037
dram[3]:      53785     39885     38872     28720     25384      9401     26910     32210     24494     42568     20658     22950     21002     39490     49060     50468
dram[4]:      45927     44105     14506     35138      7334     13038     13376     37017     35908     21290      9385     27252     34658     34514     57428     41485
dram[5]:      54980     32706     34219     23245     12313      8773     34820     14635     30294     55160     16796     35190     20467     29146     41228     51811
dram[6]:      41408     52098     29714     31507     12762     24488     19601     17027     27300     71923     17118     16204     27057     24557     51373     44904
dram[7]:      51199     54627     31562     38288     17520     11403     24341     24355     40155     38370     26390     24291     18669     27507     53222     62012
dram[8]:      47668     54770     32534     48915     22667     14917     46265     28070     38652     47767     46771      9948     22639     27106     62730     53803
dram[9]:      64355     47830     33326     15381     16818     11602     12075     31233     42757     37646     19229     32000     21396     40022     44926     41274
dram[10]:      51167     42903     44364     29830     11266      8610     17064     26776     51578     48501     26214     24647     29375     15281     53290     42704
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688     77962    354075     70128    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    122135    340632    332815    393160    119826    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    150782    340618    114801    117210    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    114667    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    127291    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408241 n_act=302 n_pre=286 n_req=876 n_rd=2732 n_write=193 bw_util=0.001715
n_activity=18483 dram_eff=0.3165
bk0: 160a 3410866i bk1: 136a 3410882i bk2: 132a 3410980i bk3: 148a 3410806i bk4: 192a 3410511i bk5: 184a 3410553i bk6: 196a 3410526i bk7: 184a 3410534i bk8: 156a 3410624i bk9: 192a 3410491i bk10: 172a 3410681i bk11: 184a 3410495i bk12: 184a 3410689i bk13: 160a 3410638i bk14: 172a 3410880i bk15: 180a 3410621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00187382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408069 n_act=337 n_pre=321 n_req=900 n_rd=2836 n_write=191 bw_util=0.001774
n_activity=19626 dram_eff=0.3085
bk0: 124a 3411113i bk1: 148a 3410863i bk2: 132a 3410990i bk3: 152a 3410936i bk4: 212a 3410482i bk5: 212a 3410291i bk6: 228a 3410279i bk7: 188a 3410355i bk8: 192a 3410559i bk9: 212a 3410211i bk10: 180a 3410444i bk11: 168a 3410493i bk12: 164a 3410660i bk13: 152a 3410769i bk14: 188a 3410762i bk15: 184a 3410456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00215227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408141 n_act=320 n_pre=304 n_req=892 n_rd=2796 n_write=193 bw_util=0.001752
n_activity=18611 dram_eff=0.3212
bk0: 144a 3410908i bk1: 156a 3410682i bk2: 144a 3410790i bk3: 128a 3410853i bk4: 212a 3410394i bk5: 200a 3410372i bk6: 180a 3410543i bk7: 200a 3410375i bk8: 172a 3410695i bk9: 156a 3410553i bk10: 192a 3410287i bk11: 200a 3410284i bk12: 160a 3410665i bk13: 168a 3410717i bk14: 188a 3410661i bk15: 196a 3410552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00238059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408184 n_act=321 n_pre=305 n_req=880 n_rd=2752 n_write=192 bw_util=0.001726
n_activity=19320 dram_eff=0.3048
bk0: 144a 3411101i bk1: 144a 3411051i bk2: 152a 3410819i bk3: 128a 3411065i bk4: 212a 3410498i bk5: 184a 3410498i bk6: 204a 3410607i bk7: 204a 3410476i bk8: 188a 3410564i bk9: 168a 3410595i bk10: 196a 3410405i bk11: 156a 3410710i bk12: 144a 3410892i bk13: 160a 3410887i bk14: 192a 3410732i bk15: 176a 3410749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00180933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408271 n_act=310 n_pre=294 n_req=863 n_rd=2688 n_write=191 bw_util=0.001688
n_activity=18683 dram_eff=0.3082
bk0: 128a 3411124i bk1: 140a 3410945i bk2: 144a 3410973i bk3: 156a 3410836i bk4: 200a 3410668i bk5: 216a 3410440i bk6: 168a 3410664i bk7: 172a 3410558i bk8: 176a 3410656i bk9: 128a 3410867i bk10: 148a 3410894i bk11: 180a 3410629i bk12: 196a 3410597i bk13: 176a 3410692i bk14: 184a 3410772i bk15: 176a 3410678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00191866
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408370 n_act=289 n_pre=273 n_req=845 n_rd=2636 n_write=186 bw_util=0.001654
n_activity=17464 dram_eff=0.3232
bk0: 108a 3411238i bk1: 124a 3411010i bk2: 136a 3410863i bk3: 156a 3410820i bk4: 208a 3410664i bk5: 200a 3410652i bk6: 172a 3410617i bk7: 184a 3410433i bk8: 140a 3410808i bk9: 192a 3410643i bk10: 176a 3410625i bk11: 184a 3410517i bk12: 148a 3410753i bk13: 180a 3410704i bk14: 156a 3410992i bk15: 172a 3410680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00192306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408177 n_act=298 n_pre=282 n_req=891 n_rd=2808 n_write=189 bw_util=0.001757
n_activity=18662 dram_eff=0.3212
bk0: 136a 3411032i bk1: 152a 3410910i bk2: 156a 3410939i bk3: 128a 3410947i bk4: 208a 3410541i bk5: 200a 3410672i bk6: 200a 3410530i bk7: 164a 3410723i bk8: 172a 3410729i bk9: 212a 3410487i bk10: 184a 3410692i bk11: 156a 3410804i bk12: 172a 3410793i bk13: 164a 3410730i bk14: 212a 3410659i bk15: 192a 3410581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00221264
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408291 n_act=288 n_pre=272 n_req=872 n_rd=2708 n_write=195 bw_util=0.001702
n_activity=18129 dram_eff=0.3203
bk0: 124a 3411118i bk1: 108a 3411138i bk2: 156a 3410827i bk3: 152a 3410654i bk4: 200a 3410627i bk5: 196a 3410551i bk6: 172a 3410664i bk7: 180a 3410615i bk8: 216a 3410673i bk9: 180a 3410594i bk10: 172a 3410643i bk11: 160a 3410816i bk12: 156a 3410855i bk13: 160a 3410781i bk14: 212a 3410523i bk15: 164a 3410727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00175716
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408071 n_act=322 n_pre=306 n_req=913 n_rd=2856 n_write=199 bw_util=0.001791
n_activity=19142 dram_eff=0.3192
bk0: 136a 3411102i bk1: 144a 3411090i bk2: 148a 3410918i bk3: 164a 3410736i bk4: 216a 3410587i bk5: 248a 3410297i bk6: 200a 3410597i bk7: 184a 3410588i bk8: 160a 3410637i bk9: 180a 3410664i bk10: 196a 3410343i bk11: 156a 3410652i bk12: 176a 3410696i bk13: 172a 3410629i bk14: 172a 3410868i bk15: 204a 3410572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00152883
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408289 n_act=297 n_pre=281 n_req=865 n_rd=2696 n_write=191 bw_util=0.001692
n_activity=17990 dram_eff=0.321
bk0: 140a 3410987i bk1: 156a 3410837i bk2: 124a 3410989i bk3: 124a 3410848i bk4: 192a 3410636i bk5: 208a 3410491i bk6: 184a 3410576i bk7: 172a 3410725i bk8: 172a 3410621i bk9: 164a 3410522i bk10: 188a 3410663i bk11: 164a 3410693i bk12: 160a 3410913i bk13: 180a 3410628i bk14: 188a 3410658i bk15: 180a 3410632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00205202
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411754 n_nop=3408193 n_act=319 n_pre=303 n_req=878 n_rd=2748 n_write=191 bw_util=0.001723
n_activity=18950 dram_eff=0.3102
bk0: 144a 3410893i bk1: 148a 3410836i bk2: 148a 3410842i bk3: 144a 3410889i bk4: 208a 3410407i bk5: 176a 3410522i bk6: 204a 3410512i bk7: 200a 3410387i bk8: 172a 3410493i bk9: 168a 3410784i bk10: 180a 3410707i bk11: 188a 3410637i bk12: 160a 3410753i bk13: 140a 3410906i bk14: 192a 3410780i bk15: 176a 3410648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00195178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3229
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1256
	minimum = 6
	maximum = 670
Network latency average = 37.7851
	minimum = 6
	maximum = 419
Slowest packet = 239025
Flit latency average = 47.0486
	minimum = 6
	maximum = 418
Slowest flit = 370830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536131
	minimum = 0.00411273 (at node 8)
	maximum = 0.0316364 (at node 44)
Accepted packet rate average = 0.00536131
	minimum = 0.00411273 (at node 8)
	maximum = 0.0316364 (at node 44)
Injected flit rate average = 0.00804197
	minimum = 0.00599773 (at node 48)
	maximum = 0.0328491 (at node 44)
Accepted flit rate average= 0.00804197
	minimum = 0.00495637 (at node 8)
	maximum = 0.0620601 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.4743 (10 samples)
	minimum = 6 (10 samples)
	maximum = 187.7 (10 samples)
Network latency average = 16.2924 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.4 (10 samples)
Flit latency average = 17.7011 (10 samples)
	minimum = 6 (10 samples)
	maximum = 133.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0157225 (10 samples)
	minimum = 0.0116666 (10 samples)
	maximum = 0.0515007 (10 samples)
Accepted packet rate average = 0.0157225 (10 samples)
	minimum = 0.0116666 (10 samples)
	maximum = 0.0515007 (10 samples)
Injected flit rate average = 0.0236935 (10 samples)
	minimum = 0.0145951 (10 samples)
	maximum = 0.0658086 (10 samples)
Accepted flit rate average = 0.0236935 (10 samples)
	minimum = 0.0170865 (10 samples)
	maximum = 0.0934619 (10 samples)
Injected packet size average = 1.50698 (10 samples)
Accepted packet size average = 1.50698 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 7 sec (4567 sec)
gpgpu_simulation_rate = 2685 (inst/sec)
gpgpu_simulation_rate = 893 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 377898
gpu_sim_insn = 2703696
gpu_ipc =       7.1546
gpu_tot_sim_cycle = 4686835
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.1940
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 124697
gpu_stall_icnt2sh    = 468433
partiton_reqs_in_parallel = 8189222
partiton_reqs_in_parallel_total    = 40422439
partiton_level_parallism =      21.6705
partiton_level_parallism_total  =      10.3720
partiton_reqs_in_parallel_util = 8189222
partiton_reqs_in_parallel_util_total    = 40422439
gpu_sim_cycle_parition_util = 377761
gpu_tot_sim_cycle_parition_util    = 1837391
partiton_level_parallism_util =      21.6783
partiton_level_parallism_util_total  =      21.9451
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      75.4546 GB/Sec
L2_BW_total  =       8.6778 GB/Sec
gpu_total_sim_rate=2689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
702, 534, 783, 822, 914, 600, 797, 693, 1145, 600, 498, 533, 599, 764, 769, 485, 759, 558, 584, 793, 721, 780, 681, 662, 665, 706, 521, 517, 662, 661, 558, 680, 562, 365, 730, 744, 730, 697, 780, 876, 700, 511, 559, 445, 918, 622, 478, 619, 403, 750, 598, 819, 504, 723, 850, 517, 481, 713, 704, 651, 756, 791, 688, 833, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 818198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 808396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4916
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1133064	W0_Idle:56060562	W0_Scoreboard:50749934	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1405 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 4686797 
mrq_lat_table:12005 	213 	352 	1325 	596 	810 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369698 	45612 	3686 	1001 	960 	622 	2035 	1571 	1101 	1463 	828 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	194354 	22497 	89621 	46337 	35558 	27314 	3592 	816 	80 	956 	621 	2046 	1559 	1101 	1463 	828 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	151905 	57477 	75742 	4803 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	97574 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2207 	66 	6 	20 	40 	109 	182 	156 	74 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10         9        13        10        12        12        12        10        11        12        16        16 
dram[3]:        16        16        16        16        12        10        14        10         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7         8         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12         8        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        10        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15         9        14         8        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        10        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    260504    372586    221437    194429    156288    148482    126887 
dram[1]:    156304    135444    173535    127644    323215    317999    177348    218276    219011    211821    177249    205370    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    135455    188616    253705    213606    218197    249661    151850 
dram[3]:    233260     62528    173640    166719    226582    447311    172117    231845    234448    242263    240400    200007    153683    166614    125042    215633 
dram[4]:    297824    135459     83062    138946    431413    469092    169526    175230    193515    254444    268518    148491    153702    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    224229    322058    219014    184955    107999 
dram[7]:    173618    419404    125041    104195    177722    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    189112    318002    195758    224021    252680    154891    256027    168179    228024    174037    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    151091    232444    185157    220023    177336    156289    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    195327    166852    243264 
average row accesses per activate:
dram[0]:  2.441176  2.483871  2.371428  2.382353  3.333333  3.162162  2.744186  2.702128  2.900000  2.902439  2.904762  3.157895  2.651163  2.800000  2.702703  2.729730 
dram[1]:  3.120000  2.785714  2.108108  2.516129  2.775000  3.057143  2.666667  2.372549  3.131579  2.880952  2.360000  2.951220  2.923077  3.083333  2.525000  2.823529 
dram[2]:  2.483871  2.689655  2.363636  2.724138  2.850000  2.690476  2.420000  2.511111  3.966667  3.411765  3.023809  2.954545  3.024390  2.850000  2.692308  3.057143 
dram[3]:  2.607143  2.740741  2.270270  2.928571  2.900000  2.361702  2.767442  2.500000  3.075000  2.951220  2.510204  2.950000  3.250000  3.194444  2.439024  2.914286 
dram[4]:  2.700000  2.393939  2.612903  2.270270  3.205882  2.575000  2.619048  2.795455  3.102564  3.324324  3.175000  2.904762  2.651163  2.875000  3.281250  3.483871 
dram[5]:  2.923077  2.482759  2.147059  2.612903  3.531250  3.028571  2.682927  2.595238  3.793103  4.250000  2.925000  2.818182  3.166667  2.948718  3.703704  2.512195 
dram[6]:  2.500000  2.750000  3.000000  3.000000  2.944444  4.148148  2.809524  2.521739  3.263158  2.708333  3.236842  3.757576  2.511111  3.281250  3.250000  2.857143 
dram[7]:  2.666667  2.580645  2.575758  2.194444  3.166667  2.702703  3.051282  2.738095  3.600000  3.485714  3.282051  2.921053  3.054054  2.871795  2.552632  3.464286 
dram[8]:  2.562500  2.566667  2.468750  2.257143  2.783784  2.604651  2.767442  3.000000  2.456522  3.558824  2.541667  3.000000  2.900000  2.950000  2.794118  2.794118 
dram[9]:  2.375000  2.580645  2.633333  2.515152  2.861111  3.000000  2.926829  3.027027  2.973684  2.674419  3.205128  3.270270  3.235294  2.864865  2.567568  2.823529 
dram[10]:  2.216216  2.342857  2.071429  2.342857  2.666667  3.085714  2.853658  2.652174  2.883721  3.162162  3.000000  3.075000  2.891892  2.868421  2.641026  2.302325 
average row locality = 18517/6547 = 2.828318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:      50580     53659     26740     35501     20949     26216     17101     28760     35158     42674     28066     32745     30728     27084     38981     39293
dram[1]:      52249     56608     38911     33737     30854     24786     37952     31516     32822     42969     34011     29537     25489     21565     28277     37827
dram[2]:      45854     54411     22735     31791     25082     24918     26038     22093     41145     41860     32059     36387     26585     32647     47809     43224
dram[3]:      57645     46007     37990     30292     33600     20771     29493     31723     29068     37215     29217     28165     25843     35642     40654     37216
dram[4]:      41822     47757     25105     36156     16640     22330     20504     29975     37767     29350     23200     27311     35709     32794     44088     30087
dram[5]:      44679     34741     39496     31515     27366     26681     26603     19905     29571     44728     25211     36330     21709     28642     26731     35549
dram[6]:      39307     46099     37568     30034     25846     34369     21468     19781     31165     53869     25932     27979     31495     26518     39067     37547
dram[7]:      44144     40195     35577     36522     26702     23516     25700     24701     40496     41853     32277     29922     27304     26615     41886     44124
dram[8]:      37551     40287     32224     38155     32588     29856     36997     26888     35452     44011     47135     18940     25813     28246     44507     38521
dram[9]:      54705     39904     26680     24002     27805     24530     17592     27417     39027     31808     30782     33724     25803     37161     31797     33574
dram[10]:      37553     36684     35518     27424     22620     21286     22847     25754     40386     39955     29762     33322     27262     21766     36129     31680
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    153851    354075    103216    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    149663    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    114801    149514    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    154702    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    127291    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106026 n_act=613 n_pre=597 n_req=1700 n_rd=6024 n_write=194 bw_util=0.003023
n_activity=31837 dram_eff=0.3906
bk0: 332a 4109479i bk1: 304a 4109750i bk2: 324a 4109259i bk3: 316a 4109727i bk4: 376a 4109805i bk5: 400a 4109316i bk6: 408a 4109132i bk7: 444a 4108996i bk8: 400a 4108783i bk9: 412a 4108947i bk10: 424a 4109067i bk11: 408a 4109645i bk12: 388a 4109620i bk13: 380a 4109253i bk14: 352a 4109258i bk15: 356a 4108918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317485
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106096 n_act=615 n_pre=599 n_req=1680 n_rd=5952 n_write=192 bw_util=0.002987
n_activity=31397 dram_eff=0.3914
bk0: 308a 4109545i bk1: 312a 4109878i bk2: 308a 4109952i bk3: 308a 4109423i bk4: 376a 4109784i bk5: 364a 4109893i bk6: 444a 4108971i bk7: 420a 4108825i bk8: 408a 4109275i bk9: 420a 4108816i bk10: 408a 4109335i bk11: 420a 4109074i bk12: 392a 4109308i bk13: 372a 4109266i bk14: 356a 4109363i bk15: 336a 4109467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0320864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4105981 n_act=604 n_pre=588 n_req=1715 n_rd=6088 n_write=193 bw_util=0.003054
n_activity=31278 dram_eff=0.4016
bk0: 308a 4109484i bk1: 312a 4109381i bk2: 304a 4109431i bk3: 312a 4109382i bk4: 392a 4109457i bk5: 388a 4109376i bk6: 416a 4109058i bk7: 388a 4109473i bk8: 408a 4109676i bk9: 400a 4109066i bk10: 444a 4108816i bk11: 456a 4108973i bk12: 424a 4109116i bk13: 388a 4109424i bk14: 368a 4109144i bk15: 380a 4108843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.032384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106046 n_act=614 n_pre=598 n_req=1693 n_rd=6004 n_write=192 bw_util=0.003013
n_activity=32008 dram_eff=0.3872
bk0: 292a 4110210i bk1: 296a 4110362i bk2: 328a 4110443i bk3: 324a 4109836i bk4: 392a 4110185i bk5: 380a 4109935i bk6: 408a 4109495i bk7: 396a 4109589i bk8: 424a 4109716i bk9: 416a 4109242i bk10: 428a 4109211i bk11: 408a 4108947i bk12: 404a 4109199i bk13: 396a 4108958i bk14: 352a 4109416i bk15: 360a 4109257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315139
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106039 n_act=595 n_pre=579 n_req=1705 n_rd=6048 n_write=193 bw_util=0.003034
n_activity=31061 dram_eff=0.4019
bk0: 324a 4109292i bk1: 316a 4109289i bk2: 320a 4109909i bk3: 332a 4109480i bk4: 372a 4109699i bk5: 344a 4110030i bk6: 376a 4109544i bk7: 424a 4108975i bk8: 416a 4109353i bk9: 420a 4108856i bk10: 444a 4108863i bk11: 420a 4108450i bk12: 392a 4109272i bk13: 396a 4109163i bk14: 372a 4109396i bk15: 380a 4108949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0371534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106355 n_act=554 n_pre=538 n_req=1642 n_rd=5820 n_write=187 bw_util=0.002921
n_activity=29621 dram_eff=0.4056
bk0: 304a 4109742i bk1: 288a 4110123i bk2: 288a 4110543i bk3: 320a 4110130i bk4: 388a 4110154i bk5: 360a 4110371i bk6: 372a 4109492i bk7: 372a 4109533i bk8: 376a 4109706i bk9: 412a 4109171i bk10: 404a 4109153i bk11: 432a 4109203i bk12: 392a 4109579i bk13: 396a 4109264i bk14: 352a 4109530i bk15: 364a 4108849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0339306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106115 n_act=567 n_pre=551 n_req=1697 n_rd=6032 n_write=189 bw_util=0.003025
n_activity=30836 dram_eff=0.4035
bk0: 320a 4109346i bk1: 308a 4109686i bk2: 320a 4109897i bk3: 328a 4109299i bk4: 360a 4110267i bk5: 384a 4109935i bk6: 408a 4109704i bk7: 400a 4109100i bk8: 432a 4109115i bk9: 452a 4108560i bk10: 428a 4108812i bk11: 432a 4108748i bk12: 388a 4109326i bk13: 356a 4109859i bk14: 368a 4109516i bk15: 348a 4109193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337726
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106200 n_act=573 n_pre=557 n_req=1678 n_rd=5928 n_write=196 bw_util=0.002978
n_activity=30448 dram_eff=0.4023
bk0: 316a 4109440i bk1: 320a 4109255i bk2: 332a 4109275i bk3: 308a 4109598i bk4: 392a 4110230i bk5: 332a 4110511i bk6: 408a 4110045i bk7: 392a 4110242i bk8: 432a 4110113i bk9: 424a 4109501i bk10: 440a 4109152i bk11: 380a 4109202i bk12: 384a 4109704i bk13: 384a 4109197i bk14: 340a 4109377i bk15: 344a 4109258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0329509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106181 n_act=607 n_pre=591 n_req=1668 n_rd=5876 n_write=199 bw_util=0.002954
n_activity=30916 dram_eff=0.393
bk0: 328a 4109831i bk1: 308a 4110095i bk2: 308a 4109937i bk3: 308a 4110268i bk4: 348a 4110244i bk5: 384a 4110306i bk6: 408a 4109808i bk7: 412a 4109725i bk8: 388a 4109574i bk9: 416a 4109644i bk10: 424a 4109330i bk11: 396a 4109269i bk12: 376a 4109482i bk13: 408a 4109265i bk14: 328a 4109555i bk15: 336a 4109400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4106325 n_act=575 n_pre=559 n_req=1642 n_rd=5804 n_write=191 bw_util=0.002915
n_activity=29784 dram_eff=0.4026
bk0: 304a 4110126i bk1: 320a 4109590i bk2: 308a 4109578i bk3: 320a 4109226i bk4: 348a 4109552i bk5: 368a 4109341i bk6: 412a 4109524i bk7: 380a 4109280i bk8: 384a 4109503i bk9: 396a 4109049i bk10: 436a 4109178i bk11: 420a 4108972i bk12: 376a 4109546i bk13: 356a 4109778i bk14: 336a 4109464i bk15: 340a 4109206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0333472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4113454 n_nop=4105993 n_act=631 n_pre=615 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003022
n_activity=31662 dram_eff=0.3926
bk0: 324a 4109287i bk1: 328a 4109314i bk2: 340a 4109321i bk3: 320a 4109442i bk4: 380a 4109150i bk5: 368a 4109379i bk6: 404a 4109040i bk7: 424a 4108722i bk8: 432a 4108818i bk9: 404a 4108833i bk10: 428a 4108802i bk11: 428a 4109006i bk12: 360a 4109605i bk13: 372a 4109150i bk14: 368a 4109024i bk15: 344a 4109033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.036965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3353
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.4743
	minimum = 6
	maximum = 758
Network latency average = 26.5755
	minimum = 6
	maximum = 750
Slowest packet = 266631
Flit latency average = 22.7439
	minimum = 6
	maximum = 750
Slowest flit = 412465
Fragmentation average = 0.0366881
	minimum = 0
	maximum = 524
Injected packet rate average = 0.0159214
	minimum = 0.0118591 (at node 0)
	maximum = 0.0185196 (at node 45)
Accepted packet rate average = 0.0159214
	minimum = 0.0118591 (at node 0)
	maximum = 0.0185196 (at node 45)
Injected flit rate average = 0.0272339
	minimum = 0.0156855 (at node 3)
	maximum = 0.0395544 (at node 45)
Accepted flit rate average= 0.0272339
	minimum = 0.0235501 (at node 46)
	maximum = 0.0355441 (at node 19)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3834 (11 samples)
	minimum = 6 (11 samples)
	maximum = 239.545 (11 samples)
Network latency average = 17.2272 (11 samples)
	minimum = 6 (11 samples)
	maximum = 190.364 (11 samples)
Flit latency average = 18.1596 (11 samples)
	minimum = 6 (11 samples)
	maximum = 189.636 (11 samples)
Fragmentation average = 0.00333528 (11 samples)
	minimum = 0 (11 samples)
	maximum = 47.6364 (11 samples)
Injected packet rate average = 0.0157406 (11 samples)
	minimum = 0.0116841 (11 samples)
	maximum = 0.0485024 (11 samples)
Accepted packet rate average = 0.0157406 (11 samples)
	minimum = 0.0116841 (11 samples)
	maximum = 0.0485024 (11 samples)
Injected flit rate average = 0.0240154 (11 samples)
	minimum = 0.0146942 (11 samples)
	maximum = 0.0634218 (11 samples)
Accepted flit rate average = 0.0240154 (11 samples)
	minimum = 0.0176741 (11 samples)
	maximum = 0.0881966 (11 samples)
Injected packet size average = 1.5257 (11 samples)
Accepted packet size average = 1.5257 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 46 sec (5566 sec)
gpgpu_simulation_rate = 2689 (inst/sec)
gpgpu_simulation_rate = 842 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37931
gpu_sim_insn = 1431682
gpu_ipc =      37.7444
gpu_tot_sim_cycle = 4946916
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.3155
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 124697
gpu_stall_icnt2sh    = 468433
partiton_reqs_in_parallel = 834482
partiton_reqs_in_parallel_total    = 48611661
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9953
partiton_reqs_in_parallel_util = 834482
partiton_reqs_in_parallel_util_total    = 48611661
gpu_sim_cycle_parition_util = 37931
gpu_tot_sim_cycle_parition_util    = 2215152
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9460
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      25.5883 GB/Sec
L2_BW_total  =       8.4178 GB/Sec
gpu_total_sim_rate=2891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
774, 606, 855, 894, 986, 672, 869, 765, 1217, 672, 570, 605, 671, 836, 841, 557, 795, 594, 620, 829, 757, 816, 717, 698, 701, 742, 557, 553, 698, 697, 594, 716, 598, 401, 766, 780, 766, 733, 816, 912, 736, 547, 595, 481, 954, 658, 514, 655, 439, 786, 634, 855, 540, 759, 886, 553, 517, 749, 740, 687, 792, 827, 724, 869, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 888369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 877583
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5900
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1234856	W0_Idle:58000026	W0_Scoreboard:50766396	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1454 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 4946915 
mrq_lat_table:12005 	213 	352 	1325 	596 	810 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	376720 	46976 	3777 	1036 	1088 	814 	2422 	2391 	1302 	1463 	828 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	196181 	22676 	89836 	47380 	39067 	28841 	3742 	859 	100 	1083 	813 	2449 	2365 	1300 	1463 	828 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153739 	57691 	75742 	4803 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	105766 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2214 	68 	6 	20 	40 	111 	186 	164 	74 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10         9        13        10        12        12        12        10        11        12        16        16 
dram[3]:        16        16        16        16        12        10        14        10         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7         8         9        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12         8        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        10        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15         9        14         8        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        10        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    260504    372586    221437    194429    156288    148482    126887 
dram[1]:    156304    135444    173535    127644    323215    317999    177348    218276    219011    211821    177249    205370    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    135455    188616    253705    213606    218197    249661    151850 
dram[3]:    233260     62528    173640    166719    226582    447311    172117    231845    234448    242263    240400    200007    153683    166614    125042    215633 
dram[4]:    297824    135459     83062    138946    431413    469092    169526    175230    193515    254444    268518    148491    153702    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    224229    322058    219014    184955    107999 
dram[7]:    173618    419404    125041    104195    177722    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    189112    318002    195758    224021    252680    154891    256027    168179    228024    174037    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    151091    232444    185157    220023    177336    156289    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    195327    166852    243264 
average row accesses per activate:
dram[0]:  2.441176  2.483871  2.371428  2.382353  3.333333  3.162162  2.744186  2.702128  2.900000  2.902439  2.904762  3.157895  2.651163  2.800000  2.702703  2.729730 
dram[1]:  3.120000  2.785714  2.108108  2.516129  2.775000  3.057143  2.666667  2.372549  3.131579  2.880952  2.360000  2.951220  2.923077  3.083333  2.525000  2.823529 
dram[2]:  2.483871  2.689655  2.363636  2.724138  2.850000  2.690476  2.420000  2.511111  3.966667  3.411765  3.023809  2.954545  3.024390  2.850000  2.692308  3.057143 
dram[3]:  2.607143  2.740741  2.270270  2.928571  2.900000  2.361702  2.767442  2.500000  3.075000  2.951220  2.510204  2.950000  3.250000  3.194444  2.439024  2.914286 
dram[4]:  2.700000  2.393939  2.612903  2.270270  3.205882  2.575000  2.619048  2.795455  3.102564  3.324324  3.175000  2.904762  2.651163  2.875000  3.281250  3.483871 
dram[5]:  2.923077  2.482759  2.147059  2.612903  3.531250  3.028571  2.682927  2.595238  3.793103  4.250000  2.925000  2.818182  3.166667  2.948718  3.703704  2.512195 
dram[6]:  2.500000  2.750000  3.000000  3.000000  2.944444  4.148148  2.809524  2.521739  3.263158  2.708333  3.236842  3.757576  2.511111  3.281250  3.250000  2.857143 
dram[7]:  2.666667  2.580645  2.575758  2.194444  3.166667  2.702703  3.051282  2.738095  3.600000  3.485714  3.282051  2.921053  3.054054  2.871795  2.552632  3.464286 
dram[8]:  2.562500  2.566667  2.468750  2.257143  2.783784  2.604651  2.767442  3.000000  2.456522  3.558824  2.541667  3.000000  2.900000  2.950000  2.794118  2.794118 
dram[9]:  2.375000  2.580645  2.633333  2.515152  2.861111  3.000000  2.926829  3.027027  2.973684  2.674419  3.205128  3.270270  3.235294  2.864865  2.567568  2.823529 
dram[10]:  2.216216  2.342857  2.071429  2.342857  2.666667  3.085714  2.853658  2.652174  2.883721  3.162162  3.000000  3.075000  2.891892  2.868421  2.641026  2.302325 
average row locality = 18517/6547 = 2.828318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:      56678     60208     27015     35783     21089     26355     17141     28798     35158     42674     28066     32745     30728     27084     49716     49800
dram[1]:      58734     63070     39198     34024     30986     24914     37988     31552     32822     42969     34011     29537     25489     21565     38249     48206
dram[2]:      52429     60851     23028     32078     25208     25043     26074     22133     41145     41860     32059     36387     26585     32647     58469     53559
dram[3]:      64508     52789     38257     30570     33721     20896     29531     31762     29068     37215     29217     28165     25843     35642     51132     47386
dram[4]:      46971     53003     25386     36426     16773     22465     20544     30013     37767     29350     23200     27311     35709     32794     53981     39598
dram[5]:      50476     40788     39833     31805     27493     26820     26643     19945     29571     44728     25211     36330     21709     28642     37048     45459
dram[6]:      44755     51746     37843     30306     25980     34491     21505     19820     31165     53869     25932     27979     31495     26518     49292     48046
dram[7]:      49606     45643     35837     36802     26827     23656     25738     24742     40496     41853     32277     29922     27304     26615     52989     55163
dram[8]:      42948     45992     32545     38465     32758     30004     37040     26929     35452     44011     47135     18940     30036     28246     55964     49921
dram[9]:      60495     45379     26962     24267     27945     24657     17623     27450     39027     31808     30782     33724     25803     37161     43746     45267
dram[10]:      42567     41673     35774     27695     22745     21414     22878     25784     40386     39955     29762     33322     27262     21766     47038     42894
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    153851    354075    103216    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    149663    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    114801    149514    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    154702    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    127291    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176457 n_act=613 n_pre=597 n_req=1700 n_rd=6024 n_write=194 bw_util=0.002972
n_activity=31837 dram_eff=0.3906
bk0: 332a 4179910i bk1: 304a 4180181i bk2: 324a 4179690i bk3: 316a 4180158i bk4: 376a 4180236i bk5: 400a 4179747i bk6: 408a 4179563i bk7: 444a 4179427i bk8: 400a 4179214i bk9: 412a 4179378i bk10: 424a 4179498i bk11: 408a 4180076i bk12: 388a 4180051i bk13: 380a 4179684i bk14: 352a 4179689i bk15: 356a 4179349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176527 n_act=615 n_pre=599 n_req=1680 n_rd=5952 n_write=192 bw_util=0.002937
n_activity=31397 dram_eff=0.3914
bk0: 308a 4179976i bk1: 312a 4180309i bk2: 308a 4180383i bk3: 308a 4179854i bk4: 376a 4180215i bk5: 364a 4180324i bk6: 444a 4179402i bk7: 420a 4179256i bk8: 408a 4179706i bk9: 420a 4179247i bk10: 408a 4179766i bk11: 420a 4179505i bk12: 392a 4179739i bk13: 372a 4179697i bk14: 356a 4179794i bk15: 336a 4179898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176412 n_act=604 n_pre=588 n_req=1715 n_rd=6088 n_write=193 bw_util=0.003002
n_activity=31278 dram_eff=0.4016
bk0: 308a 4179915i bk1: 312a 4179812i bk2: 304a 4179862i bk3: 312a 4179813i bk4: 392a 4179888i bk5: 388a 4179807i bk6: 416a 4179489i bk7: 388a 4179904i bk8: 408a 4180107i bk9: 400a 4179497i bk10: 444a 4179247i bk11: 456a 4179404i bk12: 424a 4179547i bk13: 388a 4179855i bk14: 368a 4179575i bk15: 380a 4179274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176477 n_act=614 n_pre=598 n_req=1693 n_rd=6004 n_write=192 bw_util=0.002962
n_activity=32008 dram_eff=0.3872
bk0: 292a 4180641i bk1: 296a 4180793i bk2: 328a 4180874i bk3: 324a 4180267i bk4: 392a 4180616i bk5: 380a 4180366i bk6: 408a 4179926i bk7: 396a 4180020i bk8: 424a 4180147i bk9: 416a 4179673i bk10: 428a 4179642i bk11: 408a 4179378i bk12: 404a 4179630i bk13: 396a 4179389i bk14: 352a 4179847i bk15: 360a 4179688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176470 n_act=595 n_pre=579 n_req=1705 n_rd=6048 n_write=193 bw_util=0.002983
n_activity=31061 dram_eff=0.4019
bk0: 324a 4179723i bk1: 316a 4179720i bk2: 320a 4180340i bk3: 332a 4179911i bk4: 372a 4180130i bk5: 344a 4180461i bk6: 376a 4179975i bk7: 424a 4179406i bk8: 416a 4179784i bk9: 420a 4179287i bk10: 444a 4179294i bk11: 420a 4178881i bk12: 392a 4179703i bk13: 396a 4179594i bk14: 372a 4179827i bk15: 380a 4179380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.036528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176786 n_act=554 n_pre=538 n_req=1642 n_rd=5820 n_write=187 bw_util=0.002871
n_activity=29621 dram_eff=0.4056
bk0: 304a 4180173i bk1: 288a 4180554i bk2: 288a 4180974i bk3: 320a 4180561i bk4: 388a 4180585i bk5: 360a 4180802i bk6: 372a 4179923i bk7: 372a 4179964i bk8: 376a 4180137i bk9: 412a 4179602i bk10: 404a 4179584i bk11: 432a 4179634i bk12: 392a 4180010i bk13: 396a 4179695i bk14: 352a 4179961i bk15: 364a 4179280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0333594
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176546 n_act=567 n_pre=551 n_req=1697 n_rd=6032 n_write=189 bw_util=0.002974
n_activity=30836 dram_eff=0.4035
bk0: 320a 4179777i bk1: 308a 4180117i bk2: 320a 4180328i bk3: 328a 4179730i bk4: 360a 4180698i bk5: 384a 4180366i bk6: 408a 4180135i bk7: 400a 4179531i bk8: 432a 4179546i bk9: 452a 4178991i bk10: 428a 4179243i bk11: 432a 4179179i bk12: 388a 4179757i bk13: 356a 4180290i bk14: 368a 4179947i bk15: 348a 4179624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0332041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176631 n_act=573 n_pre=557 n_req=1678 n_rd=5928 n_write=196 bw_util=0.002927
n_activity=30448 dram_eff=0.4023
bk0: 316a 4179871i bk1: 320a 4179686i bk2: 332a 4179706i bk3: 308a 4180029i bk4: 392a 4180661i bk5: 332a 4180942i bk6: 408a 4180476i bk7: 392a 4180673i bk8: 432a 4180544i bk9: 424a 4179932i bk10: 440a 4179583i bk11: 380a 4179633i bk12: 384a 4180135i bk13: 384a 4179628i bk14: 340a 4179808i bk15: 344a 4179689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0323962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176612 n_act=607 n_pre=591 n_req=1668 n_rd=5876 n_write=199 bw_util=0.002904
n_activity=30916 dram_eff=0.393
bk0: 328a 4180262i bk1: 308a 4180526i bk2: 308a 4180368i bk3: 308a 4180699i bk4: 348a 4180675i bk5: 384a 4180737i bk6: 408a 4180239i bk7: 412a 4180156i bk8: 388a 4180005i bk9: 416a 4180075i bk10: 424a 4179761i bk11: 396a 4179700i bk12: 376a 4179913i bk13: 408a 4179696i bk14: 328a 4179986i bk15: 336a 4179831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176756 n_act=575 n_pre=559 n_req=1642 n_rd=5804 n_write=191 bw_util=0.002866
n_activity=29784 dram_eff=0.4026
bk0: 304a 4180557i bk1: 320a 4180021i bk2: 308a 4180009i bk3: 320a 4179657i bk4: 348a 4179983i bk5: 368a 4179772i bk6: 412a 4179955i bk7: 380a 4179711i bk8: 384a 4179934i bk9: 396a 4179480i bk10: 436a 4179609i bk11: 420a 4179403i bk12: 376a 4179977i bk13: 356a 4180209i bk14: 336a 4179895i bk15: 340a 4179637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0327858
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4183885 n_nop=4176424 n_act=631 n_pre=615 n_req=1697 n_rd=6024 n_write=191 bw_util=0.002971
n_activity=31662 dram_eff=0.3926
bk0: 324a 4179718i bk1: 328a 4179745i bk2: 340a 4179752i bk3: 320a 4179873i bk4: 380a 4179581i bk5: 368a 4179810i bk6: 404a 4179471i bk7: 424a 4179153i bk8: 432a 4179249i bk9: 404a 4179264i bk10: 428a 4179233i bk11: 428a 4179437i bk12: 360a 4180036i bk13: 372a 4179581i bk14: 368a 4179455i bk15: 344a 4179464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0363428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3353
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1284
	minimum = 6
	maximum = 583
Network latency average = 37.7757
	minimum = 6
	maximum = 416
Slowest packet = 860929
Flit latency average = 47.0868
	minimum = 6
	maximum = 415
Slowest flit = 1431627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539942
	minimum = 0.0042183 (at node 12)
	maximum = 0.0319009 (at node 44)
Accepted packet rate average = 0.00539942
	minimum = 0.0042183 (at node 12)
	maximum = 0.0319009 (at node 44)
Injected flit rate average = 0.00809913
	minimum = 0.0060638 (at node 46)
	maximum = 0.0331136 (at node 44)
Accepted flit rate average= 0.00809913
	minimum = 0.00506196 (at node 12)
	maximum = 0.062589 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9455 (12 samples)
	minimum = 6 (12 samples)
	maximum = 268.167 (12 samples)
Network latency average = 18.9396 (12 samples)
	minimum = 6 (12 samples)
	maximum = 209.167 (12 samples)
Flit latency average = 20.5702 (12 samples)
	minimum = 6 (12 samples)
	maximum = 208.417 (12 samples)
Fragmentation average = 0.00305734 (12 samples)
	minimum = 0 (12 samples)
	maximum = 43.6667 (12 samples)
Injected packet rate average = 0.0148788 (12 samples)
	minimum = 0.011062 (12 samples)
	maximum = 0.0471189 (12 samples)
Accepted packet rate average = 0.0148788 (12 samples)
	minimum = 0.011062 (12 samples)
	maximum = 0.0471189 (12 samples)
Injected flit rate average = 0.022689 (12 samples)
	minimum = 0.013975 (12 samples)
	maximum = 0.0608962 (12 samples)
Accepted flit rate average = 0.022689 (12 samples)
	minimum = 0.016623 (12 samples)
	maximum = 0.0860627 (12 samples)
Injected packet size average = 1.52492 (12 samples)
Accepted packet size average = 1.52492 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 33 sec (5673 sec)
gpgpu_simulation_rate = 2891 (inst/sec)
gpgpu_simulation_rate = 872 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 390303
gpu_sim_insn = 4962251
gpu_ipc =      12.7138
gpu_tot_sim_cycle = 5564441
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.8394
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 516539
gpu_stall_icnt2sh    = 1620815
partiton_reqs_in_parallel = 8194824
partiton_reqs_in_parallel_total    = 49446143
partiton_level_parallism =      20.9961
partiton_level_parallism_total  =      10.3588
partiton_reqs_in_parallel_util = 8194824
partiton_reqs_in_parallel_util_total    = 49446143
gpu_sim_cycle_parition_util = 389945
gpu_tot_sim_cycle_parition_util    = 2253083
partiton_level_parallism_util =      21.0153
partiton_level_parallism_util_total  =      21.8087
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     127.1737 GB/Sec
L2_BW_total  =      16.4039 GB/Sec
gpu_total_sim_rate=3124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1074, 917, 1151, 1231, 1312, 945, 1258, 997, 1502, 982, 878, 874, 930, 1105, 1167, 893, 1060, 951, 940, 1271, 1022, 1056, 983, 962, 1003, 1051, 900, 900, 983, 991, 848, 1015, 900, 643, 1056, 1034, 1139, 1095, 1044, 1234, 1053, 812, 949, 822, 1274, 894, 827, 956, 739, 1169, 923, 1148, 803, 1040, 1190, 886, 883, 1043, 1081, 945, 1067, 1137, 1013, 1112, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2347736
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2322459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20391
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2768144	W0_Idle:63810430	W0_Scoreboard:60913902	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1344 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 5564072 
mrq_lat_table:15461 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	778108 	154250 	5241 	3584 	1778 	1153 	3259 	5759 	4218 	3424 	1721 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	341195 	49127 	242088 	135952 	70724 	88655 	9419 	2673 	1735 	1595 	1118 	3337 	5699 	4199 	3424 	1721 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234863 	173559 	250376 	25287 	1516 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	235756 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2688 	98 	58 	58 	59 	139 	253 	192 	76 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.607843  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.380000  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.666667  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.487805  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.822222  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.729167  2.510638  2.105263 
average row locality = 22087/8481 = 2.604292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:      86465     84329     41977     49065     56703     63313     45000     53646     59612     67222     58091     58936     50556     45831     59254     60984
dram[1]:      86747     92488     51190     46933     68513     63196     62422     57597     61049     69462     60297     57601     47810     41459     51055     57928
dram[2]:      80743     89232     39220     46323     63712     62265     53980     47615     66063     66550     59217     65449     47931     53007     68847     66245
dram[3]:      84648     77382     51019     43945     69699     64693     54106     55492     56276     61804     57860     55834     47471     54708     60035     57244
dram[4]:      76969     81400     41284     49634     55430     59159     44007     55975     65440     57157     50145     55969     56101     52094     65930     51408
dram[5]:      79488     66005     49015     44730     66512     65613     50244     42842     54728     70707     53357     63801     42039     50548     49400     58271
dram[6]:      75053     79623     50615     44740     64339     71011     48132     46902     59157     81636     52528     55528     53251     46837     60559     57475
dram[7]:      79174     77270     49078     48267     68901     61023     50556     50848     67016     68046     59627     57667     48104     46305     64779     66987
dram[8]:      82258     81489     44732     48744     65640     65879     62079     51694     59478     69233     72386     47217     46328     49538     65409     61060
dram[9]:      87078     75820     40882     39832     60100     60357     41895     49366     63723     57876     58066     59743     45519     53036     55057     59297
dram[10]:      73371     79937     51837     41721     59644     60030     46685     51351     65260     65258     58360     60814     47001     40643     59594     56558
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    155440    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899617 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003039
n_activity=40900 dram_eff=0.3647
bk0: 388a 4904431i bk1: 384a 4904505i bk2: 388a 4904087i bk3: 388a 4904505i bk4: 448a 4904543i bk5: 448a 4904211i bk6: 488a 4903974i bk7: 488a 4903869i bk8: 512a 4903355i bk9: 512a 4903564i bk10: 512a 4903777i bk11: 512a 4904278i bk12: 468a 4904328i bk13: 464a 4903966i bk14: 432a 4903875i bk15: 432a 4903667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0266378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899579 n_act=802 n_pre=786 n_req=2007 n_rd=7260 n_write=192 bw_util=0.003036
n_activity=41115 dram_eff=0.3625
bk0: 384a 4904302i bk1: 384a 4904600i bk2: 388a 4904642i bk3: 388a 4904004i bk4: 448a 4904600i bk5: 448a 4904539i bk6: 488a 4903930i bk7: 488a 4903664i bk8: 512a 4903918i bk9: 512a 4903455i bk10: 512a 4903967i bk11: 512a 4903804i bk12: 468a 4904035i bk13: 468a 4903883i bk14: 428a 4904143i bk15: 432a 4904108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0269074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899626 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.003038
n_activity=40454 dram_eff=0.3687
bk0: 384a 4904260i bk1: 384a 4904103i bk2: 388a 4904138i bk3: 388a 4904082i bk4: 448a 4904256i bk5: 448a 4904243i bk6: 488a 4903876i bk7: 488a 4904216i bk8: 512a 4904342i bk9: 512a 4903637i bk10: 512a 4903534i bk11: 512a 4903756i bk12: 468a 4904000i bk13: 468a 4904142i bk14: 432a 4903835i bk15: 432a 4903673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.027174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899619 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.003038
n_activity=41021 dram_eff=0.3635
bk0: 384a 4904919i bk1: 384a 4905048i bk2: 388a 4905310i bk3: 388a 4904632i bk4: 448a 4904999i bk5: 448a 4904726i bk6: 488a 4904202i bk7: 488a 4904304i bk8: 512a 4904456i bk9: 512a 4903877i bk10: 512a 4903926i bk11: 512a 4903629i bk12: 468a 4903994i bk13: 468a 4903767i bk14: 432a 4904080i bk15: 432a 4904025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0264571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899680 n_act=751 n_pre=735 n_req=2008 n_rd=7260 n_write=193 bw_util=0.003037
n_activity=40044 dram_eff=0.3722
bk0: 384a 4904097i bk1: 384a 4904105i bk2: 388a 4904761i bk3: 388a 4904342i bk4: 448a 4904509i bk5: 448a 4904694i bk6: 488a 4904134i bk7: 488a 4903754i bk8: 512a 4904085i bk9: 512a 4903546i bk10: 512a 4903613i bk11: 508a 4903109i bk12: 464a 4904112i bk13: 464a 4903956i bk14: 436a 4904238i bk15: 436a 4903827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899696 n_act=746 n_pre=730 n_req=2002 n_rd=7260 n_write=187 bw_util=0.003034
n_activity=40007 dram_eff=0.3723
bk0: 384a 4904477i bk1: 384a 4904798i bk2: 388a 4905153i bk3: 388a 4904891i bk4: 448a 4904950i bk5: 448a 4905079i bk6: 488a 4904045i bk7: 488a 4904177i bk8: 512a 4904194i bk9: 508a 4903797i bk10: 512a 4903768i bk11: 512a 4903919i bk12: 464a 4904326i bk13: 464a 4904108i bk14: 436a 4904253i bk15: 436a 4903713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0284771
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899694 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00304
n_activity=40333 dram_eff=0.37
bk0: 384a 4904161i bk1: 384a 4904349i bk2: 392a 4904636i bk3: 392a 4904104i bk4: 448a 4904952i bk5: 448a 4904737i bk6: 488a 4904448i bk7: 488a 4903870i bk8: 512a 4903850i bk9: 512a 4903428i bk10: 512a 4903563i bk11: 512a 4903447i bk12: 464a 4904077i bk13: 464a 4904426i bk14: 436a 4904256i bk15: 436a 4903921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0283479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899689 n_act=749 n_pre=733 n_req=2009 n_rd=7252 n_write=196 bw_util=0.003035
n_activity=40327 dram_eff=0.3694
bk0: 384a 4904206i bk1: 384a 4903988i bk2: 392a 4904089i bk3: 392a 4904269i bk4: 444a 4905077i bk5: 448a 4905139i bk6: 488a 4904888i bk7: 488a 4905028i bk8: 512a 4904838i bk9: 512a 4904236i bk10: 512a 4903967i bk11: 512a 4903667i bk12: 464a 4904445i bk13: 464a 4903915i bk14: 428a 4904152i bk15: 428a 4903926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.027643
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899592 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.003039
n_activity=41175 dram_eff=0.3623
bk0: 384a 4904685i bk1: 384a 4904746i bk2: 392a 4904670i bk3: 392a 4904968i bk4: 448a 4904982i bk5: 448a 4905110i bk6: 488a 4904607i bk7: 488a 4904538i bk8: 512a 4904075i bk9: 512a 4904233i bk10: 512a 4904076i bk11: 512a 4903836i bk12: 468a 4904151i bk13: 464a 4904109i bk14: 428a 4904140i bk15: 428a 4904130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0250897
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899650 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.003038
n_activity=39705 dram_eff=0.3755
bk0: 384a 4904893i bk1: 384a 4904488i bk2: 392a 4904233i bk3: 392a 4903888i bk4: 448a 4904095i bk5: 448a 4904065i bk6: 492a 4904271i bk7: 492a 4903786i bk8: 512a 4903955i bk9: 512a 4903700i bk10: 512a 4903967i bk11: 512a 4903730i bk12: 464a 4904289i bk13: 464a 4904399i bk14: 428a 4904072i bk15: 428a 4903872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279902
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4908619 n_nop=4899582 n_act=801 n_pre=785 n_req=2006 n_rd=7260 n_write=191 bw_util=0.003036
n_activity=40966 dram_eff=0.3638
bk0: 384a 4904251i bk1: 384a 4904200i bk2: 392a 4904238i bk3: 392a 4904175i bk4: 448a 4903967i bk5: 448a 4904137i bk6: 492a 4903741i bk7: 492a 4903552i bk8: 512a 4903534i bk9: 512a 4903359i bk10: 512a 4903457i bk11: 512a 4903700i bk12: 464a 4904178i bk13: 460a 4903883i bk14: 428a 4903842i bk15: 428a 4903685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3486
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.4294
	minimum = 6
	maximum = 838
Network latency average = 32.6309
	minimum = 6
	maximum = 722
Slowest packet = 885357
Flit latency average = 27.0352
	minimum = 6
	maximum = 722
Slowest flit = 1476476
Fragmentation average = 0.0509302
	minimum = 0
	maximum = 532
Injected packet rate average = 0.0268345
	minimum = 0.0199474 (at node 3)
	maximum = 0.0313091 (at node 40)
Accepted packet rate average = 0.0268345
	minimum = 0.0199474 (at node 3)
	maximum = 0.0313091 (at node 40)
Injected flit rate average = 0.0477743
	minimum = 0.0247385 (at node 3)
	maximum = 0.0722056 (at node 40)
Accepted flit rate average= 0.0477743
	minimum = 0.0370226 (at node 46)
	maximum = 0.0638339 (at node 17)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.9827 (13 samples)
	minimum = 6 (13 samples)
	maximum = 312 (13 samples)
Network latency average = 19.9927 (13 samples)
	minimum = 6 (13 samples)
	maximum = 248.615 (13 samples)
Flit latency average = 21.0675 (13 samples)
	minimum = 6 (13 samples)
	maximum = 247.923 (13 samples)
Fragmentation average = 0.00673987 (13 samples)
	minimum = 0 (13 samples)
	maximum = 81.2308 (13 samples)
Injected packet rate average = 0.0157985 (13 samples)
	minimum = 0.0117455 (13 samples)
	maximum = 0.0459028 (13 samples)
Accepted packet rate average = 0.0157985 (13 samples)
	minimum = 0.0117455 (13 samples)
	maximum = 0.0459028 (13 samples)
Injected flit rate average = 0.0246187 (13 samples)
	minimum = 0.014803 (13 samples)
	maximum = 0.0617661 (13 samples)
Accepted flit rate average = 0.0246187 (13 samples)
	minimum = 0.0181922 (13 samples)
	maximum = 0.0843528 (13 samples)
Injected packet size average = 1.55829 (13 samples)
Accepted packet size average = 1.55829 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 58 sec (6838 sec)
gpgpu_simulation_rate = 3124 (inst/sec)
gpgpu_simulation_rate = 813 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 37940
gpu_sim_insn = 1323702
gpu_ipc =      34.8894
gpu_tot_sim_cycle = 5824531
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.8952
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 516539
gpu_stall_icnt2sh    = 1620815
partiton_reqs_in_parallel = 834680
partiton_reqs_in_parallel_total    = 57640967
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0395
partiton_reqs_in_parallel_util = 834680
partiton_reqs_in_parallel_util_total    = 57640967
gpu_sim_cycle_parition_util = 37940
gpu_tot_sim_cycle_parition_util    = 2643028
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8114
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      25.5822 GB/Sec
L2_BW_total  =      15.8380 GB/Sec
gpu_total_sim_rate=3270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1146, 989, 1223, 1303, 1384, 1017, 1330, 1069, 1574, 1054, 950, 946, 1002, 1177, 1239, 965, 1096, 987, 976, 1307, 1058, 1092, 1019, 998, 1039, 1087, 936, 936, 1019, 1027, 884, 1051, 936, 679, 1092, 1070, 1175, 1131, 1080, 1270, 1089, 848, 985, 858, 1310, 930, 863, 992, 775, 1205, 959, 1184, 839, 1076, 1226, 922, 919, 1079, 1117, 981, 1103, 1173, 1049, 1148, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2417578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2391262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21430
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2869409	W0_Idle:65751786	W0_Scoreboard:60930283	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1366 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 5824530 
mrq_lat_table:15461 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	785124 	155617 	5342 	3612 	1870 	1381 	3643 	6601 	4400 	3424 	1721 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	343023 	49277 	242259 	136998 	74291 	90179 	9584 	2716 	1755 	1693 	1338 	3721 	6553 	4369 	3424 	1721 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236703 	173767 	250376 	25287 	1516 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	243948 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2695 	100 	58 	58 	59 	141 	257 	200 	76 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.607843  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.380000  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.666667  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.487805  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.822222  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.729167  2.510638  2.105263 
average row locality = 22087/8481 = 2.604292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:      92747     90597     42208     49295     56822     63435     45034     53683     59612     67222     58091     58936     50556     45831     67515     69151
dram[1]:      93033     98817     51422     47167     68625     63302     62455     57628     61049     69462     60297     57601     47810     41459     59156     65904
dram[2]:      87082     95553     39447     46557     63823     62375     54012     47648     66063     66550     59217     65449     47931     53007     77066     74454
dram[3]:      90956     83699     51249     44178     69804     64799     54139     55525     56276     61804     57860     55834     47471     54708     67929     65032
dram[4]:      82073     86492     41513     49861     55542     59266     44039     56009     65440     57157     50145     55969     56101     52094     73840     59153
dram[5]:      84922     71420     49266     44973     66625     65726     50276     42874     54728     70707     53357     63801     42039     50548     56874     65668
dram[6]:      80462     85016     50843     44966     64448     71117     48164     46935     59157     81636     52528     55528     53251     46837     68484     65273
dram[7]:      84536     82687     49298     48486     69011     61133     50589     50880     67016     68046     59627     57667     48104     46305     72948     75204
dram[8]:      87716     86926     44986     48985     65775     66013     62116     51731     59478     69233     72386     47217     49854     49538     73985     69698
dram[9]:      92554     81271     41105     40053     60214     60465     41923     49393     63723     57876     58066     59743     45519     53036     63877     68018
dram[10]:      78576     85152     52063     41943     59756     60138     46711     51378     65260     65258     58360     60814     47001     40643     68484     65204
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    155440    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970065 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002996
n_activity=40900 dram_eff=0.3647
bk0: 388a 4974879i bk1: 384a 4974953i bk2: 388a 4974535i bk3: 388a 4974953i bk4: 448a 4974991i bk5: 448a 4974659i bk6: 488a 4974422i bk7: 488a 4974317i bk8: 512a 4973803i bk9: 512a 4974012i bk10: 512a 4974225i bk11: 512a 4974726i bk12: 468a 4974776i bk13: 464a 4974414i bk14: 432a 4974323i bk15: 432a 4974115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0262609
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970027 n_act=802 n_pre=786 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002993
n_activity=41115 dram_eff=0.3625
bk0: 384a 4974750i bk1: 384a 4975048i bk2: 388a 4975090i bk3: 388a 4974452i bk4: 448a 4975048i bk5: 448a 4974987i bk6: 488a 4974378i bk7: 488a 4974112i bk8: 512a 4974366i bk9: 512a 4973903i bk10: 512a 4974415i bk11: 512a 4974252i bk12: 468a 4974483i bk13: 468a 4974331i bk14: 428a 4974591i bk15: 432a 4974556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970074 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002995
n_activity=40454 dram_eff=0.3687
bk0: 384a 4974708i bk1: 384a 4974551i bk2: 388a 4974586i bk3: 388a 4974530i bk4: 448a 4974704i bk5: 448a 4974691i bk6: 488a 4974324i bk7: 488a 4974664i bk8: 512a 4974790i bk9: 512a 4974085i bk10: 512a 4973982i bk11: 512a 4974204i bk12: 468a 4974448i bk13: 468a 4974590i bk14: 432a 4974283i bk15: 432a 4974121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0267896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970067 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002995
n_activity=41021 dram_eff=0.3635
bk0: 384a 4975367i bk1: 384a 4975496i bk2: 388a 4975758i bk3: 388a 4975080i bk4: 448a 4975447i bk5: 448a 4975174i bk6: 488a 4974650i bk7: 488a 4974752i bk8: 512a 4974904i bk9: 512a 4974325i bk10: 512a 4974374i bk11: 512a 4974077i bk12: 468a 4974442i bk13: 468a 4974215i bk14: 432a 4974528i bk15: 432a 4974473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0260828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970128 n_act=751 n_pre=735 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002994
n_activity=40044 dram_eff=0.3722
bk0: 384a 4974545i bk1: 384a 4974553i bk2: 388a 4975209i bk3: 388a 4974790i bk4: 448a 4974957i bk5: 448a 4975142i bk6: 488a 4974582i bk7: 488a 4974202i bk8: 512a 4974533i bk9: 512a 4973994i bk10: 512a 4974061i bk11: 508a 4973557i bk12: 464a 4974560i bk13: 464a 4974404i bk14: 436a 4974686i bk15: 436a 4974275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970144 n_act=746 n_pre=730 n_req=2002 n_rd=7260 n_write=187 bw_util=0.002991
n_activity=40007 dram_eff=0.3723
bk0: 384a 4974925i bk1: 384a 4975246i bk2: 388a 4975601i bk3: 388a 4975339i bk4: 448a 4975398i bk5: 448a 4975527i bk6: 488a 4974493i bk7: 488a 4974625i bk8: 512a 4974642i bk9: 508a 4974245i bk10: 512a 4974216i bk11: 512a 4974367i bk12: 464a 4974774i bk13: 464a 4974556i bk14: 436a 4974701i bk15: 436a 4974161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280741
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970142 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002997
n_activity=40333 dram_eff=0.37
bk0: 384a 4974609i bk1: 384a 4974797i bk2: 392a 4975084i bk3: 392a 4974552i bk4: 448a 4975400i bk5: 448a 4975185i bk6: 488a 4974896i bk7: 488a 4974318i bk8: 512a 4974298i bk9: 512a 4973876i bk10: 512a 4974011i bk11: 512a 4973895i bk12: 464a 4974525i bk13: 464a 4974874i bk14: 436a 4974704i bk15: 436a 4974369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279468
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970137 n_act=749 n_pre=733 n_req=2009 n_rd=7252 n_write=196 bw_util=0.002992
n_activity=40327 dram_eff=0.3694
bk0: 384a 4974654i bk1: 384a 4974436i bk2: 392a 4974537i bk3: 392a 4974717i bk4: 444a 4975525i bk5: 448a 4975587i bk6: 488a 4975336i bk7: 488a 4975476i bk8: 512a 4975286i bk9: 512a 4974684i bk10: 512a 4974415i bk11: 512a 4974115i bk12: 464a 4974893i bk13: 464a 4974363i bk14: 428a 4974600i bk15: 428a 4974374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970040 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.002996
n_activity=41175 dram_eff=0.3623
bk0: 384a 4975133i bk1: 384a 4975194i bk2: 392a 4975118i bk3: 392a 4975416i bk4: 448a 4975430i bk5: 448a 4975558i bk6: 488a 4975055i bk7: 488a 4974986i bk8: 512a 4974523i bk9: 512a 4974681i bk10: 512a 4974524i bk11: 512a 4974284i bk12: 468a 4974599i bk13: 464a 4974557i bk14: 428a 4974588i bk15: 428a 4974578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0247348
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970098 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002995
n_activity=39705 dram_eff=0.3755
bk0: 384a 4975341i bk1: 384a 4974936i bk2: 392a 4974681i bk3: 392a 4974336i bk4: 448a 4974543i bk5: 448a 4974513i bk6: 492a 4974719i bk7: 492a 4974234i bk8: 512a 4974403i bk9: 512a 4974148i bk10: 512a 4974415i bk11: 512a 4974178i bk12: 464a 4974737i bk13: 464a 4974847i bk14: 428a 4974520i bk15: 428a 4974320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0275941
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4979067 n_nop=4970030 n_act=801 n_pre=785 n_req=2006 n_rd=7260 n_write=191 bw_util=0.002993
n_activity=40966 dram_eff=0.3638
bk0: 384a 4974699i bk1: 384a 4974648i bk2: 392a 4974686i bk3: 392a 4974623i bk4: 448a 4974415i bk5: 448a 4974585i bk6: 492a 4974189i bk7: 492a 4974000i bk8: 512a 4973982i bk9: 512a 4973807i bk10: 512a 4973905i bk11: 512a 4974148i bk12: 464a 4974626i bk13: 460a 4974331i bk14: 428a 4974290i bk15: 428a 4974133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3486
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.2838
	minimum = 6
	maximum = 588
Network latency average = 37.8576
	minimum = 6
	maximum = 419
Slowest packet = 1928778
Flit latency average = 47.1209
	minimum = 6
	maximum = 418
Slowest flit = 3326195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539814
	minimum = 0.0042173 (at node 16)
	maximum = 0.0318933 (at node 44)
Accepted packet rate average = 0.00539814
	minimum = 0.0042173 (at node 16)
	maximum = 0.0318933 (at node 44)
Injected flit rate average = 0.00809721
	minimum = 0.00606236 (at node 46)
	maximum = 0.0331058 (at node 44)
Accepted flit rate average= 0.00809721
	minimum = 0.00506076 (at node 16)
	maximum = 0.0625741 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6471 (14 samples)
	minimum = 6 (14 samples)
	maximum = 331.714 (14 samples)
Network latency average = 21.2688 (14 samples)
	minimum = 6 (14 samples)
	maximum = 260.786 (14 samples)
Flit latency average = 22.9284 (14 samples)
	minimum = 6 (14 samples)
	maximum = 260.071 (14 samples)
Fragmentation average = 0.00625845 (14 samples)
	minimum = 0 (14 samples)
	maximum = 75.4286 (14 samples)
Injected packet rate average = 0.0150556 (14 samples)
	minimum = 0.0112077 (14 samples)
	maximum = 0.0449021 (14 samples)
Accepted packet rate average = 0.0150556 (14 samples)
	minimum = 0.0112077 (14 samples)
	maximum = 0.0449021 (14 samples)
Injected flit rate average = 0.0234386 (14 samples)
	minimum = 0.0141787 (14 samples)
	maximum = 0.0597189 (14 samples)
Accepted flit rate average = 0.0234386 (14 samples)
	minimum = 0.0172543 (14 samples)
	maximum = 0.0827971 (14 samples)
Injected packet size average = 1.5568 (14 samples)
Accepted packet size average = 1.5568 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 38 sec (6938 sec)
gpgpu_simulation_rate = 3270 (inst/sec)
gpgpu_simulation_rate = 839 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 371107
gpu_sim_insn = 2978170
gpu_ipc =       8.0251
gpu_tot_sim_cycle = 6422860
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.9960
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077235
partiton_reqs_in_parallel = 7985317
partiton_reqs_in_parallel_total    = 58475647
partiton_level_parallism =      21.5176
partiton_level_parallism_total  =      10.3476
partiton_reqs_in_parallel_util = 7985317
partiton_reqs_in_parallel_util_total    = 58475647
gpu_sim_cycle_parition_util = 369991
gpu_tot_sim_cycle_parition_util    = 2680968
partiton_level_parallism_util =      21.5825
partiton_level_parallism_util_total  =      21.7836
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      49.5927 GB/Sec
L2_BW_total  =      17.2280 GB/Sec
gpu_total_sim_rate=3282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184231
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1522, 1361, 1568, 1644, 1863, 1307, 1665, 1485, 1970, 1451, 1321, 1262, 1471, 1564, 1697, 1356, 1289, 1210, 1166, 1443, 1233, 1330, 1171, 1253, 1177, 1250, 1058, 1098, 1197, 1216, 1031, 1248, 1141, 887, 1316, 1245, 1373, 1299, 1263, 1467, 1283, 1042, 1164, 1011, 1489, 1083, 1027, 1145, 972, 1394, 1096, 1407, 1032, 1253, 1378, 1106, 1112, 1258, 1342, 1192, 1254, 1310, 1216, 1361, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2937632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2898806
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33940
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3196400	W0_Idle:71199116	W0_Scoreboard:71293919	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1488 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 6420160 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	909514 	212362 	6871 	5839 	3010 	2658 	6717 	7201 	5215 	5180 	2338 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	405601 	50859 	280165 	173745 	89814 	110650 	16603 	4153 	3469 	2757 	2736 	6679 	7149 	5173 	5180 	2338 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	283297 	228090 	330114 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	250306 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3188 	115 	77 	65 	67 	147 	296 	260 	109 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     109629    107212     56065     63504     76166     81811     63940     73774     83656     88259     75809     80384     76963     70017     81905     85485
dram[1]:     109752    115205     66371     62241     86218     83214     78332     74499     82822     91217     76876     75358     70988     66758     71862     77617
dram[2]:      98018    110067     54883     60020     81368     81343     72741     65621     86169     87332     78915     84095     72903     79581     92204     85539
dram[3]:     105978     97435     66069     61587     86842     82769     73162     72047     76640     83916     78034     73197     69871     82152     82497     78662
dram[4]:      93877    101218     56278     65140     72580     75291     60702     72104     91718     78660     67596     74905     78308     76016     88579     73330
dram[5]:     100634     87341     63577     62113     86433     84803     66984     60839     73898     91990     73027     82878     66326     76799     67990     82427
dram[6]:      96159     97638     67418     60046     80704     92209     67823     66264     79469    100487     70187     71629     77307     71482     81638     78696
dram[7]:      98017     94561     63637     64356     86089     80471     70672     70909     88927     88261     80504     76914     71435     71843     88335     87011
dram[8]:      99561    100575     59480     64086     84326     84668     78662     67523     81684     90291     90001     65526     74537     76569     85662     84869
dram[9]:     107189     97221     55790     55322     80302     78422     60199     63820     85435     80415     78930     78201     72662     78567     78753     82932
dram[10]:      96180     99753     65564     57706     76824     79659     64452     70476     89235     87078     76178     81293     72600     64755     82555     79514
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659149 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002633
n_activity=40952 dram_eff=0.3644
bk0: 388a 5663968i bk1: 384a 5664042i bk2: 388a 5663624i bk3: 388a 5664042i bk4: 448a 5664080i bk5: 448a 5663748i bk6: 488a 5663513i bk7: 488a 5663408i bk8: 512a 5662894i bk9: 512a 5663103i bk10: 512a 5663316i bk11: 512a 5663817i bk12: 468a 5663867i bk13: 468a 5663473i bk14: 432a 5663412i bk15: 432a 5663204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659111 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002631
n_activity=41167 dram_eff=0.3622
bk0: 384a 5663839i bk1: 384a 5664137i bk2: 388a 5664179i bk3: 388a 5663541i bk4: 448a 5664137i bk5: 448a 5664076i bk6: 488a 5663468i bk7: 488a 5663202i bk8: 512a 5663457i bk9: 512a 5662994i bk10: 512a 5663506i bk11: 512a 5663343i bk12: 468a 5663574i bk13: 468a 5663422i bk14: 432a 5663650i bk15: 432a 5663645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659164 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002631
n_activity=40454 dram_eff=0.3687
bk0: 384a 5663798i bk1: 384a 5663641i bk2: 388a 5663676i bk3: 388a 5663620i bk4: 448a 5663794i bk5: 448a 5663781i bk6: 488a 5663414i bk7: 488a 5663754i bk8: 512a 5663880i bk9: 512a 5663175i bk10: 512a 5663072i bk11: 512a 5663294i bk12: 468a 5663538i bk13: 468a 5663680i bk14: 432a 5663373i bk15: 432a 5663211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0235327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659157 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002631
n_activity=41021 dram_eff=0.3635
bk0: 384a 5664457i bk1: 384a 5664586i bk2: 388a 5664848i bk3: 388a 5664170i bk4: 448a 5664537i bk5: 448a 5664264i bk6: 488a 5663740i bk7: 488a 5663842i bk8: 512a 5663994i bk9: 512a 5663415i bk10: 512a 5663464i bk11: 512a 5663167i bk12: 468a 5663532i bk13: 468a 5663305i bk14: 432a 5663618i bk15: 432a 5663563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0229119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659212 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002631
n_activity=40096 dram_eff=0.372
bk0: 384a 5663635i bk1: 384a 5663643i bk2: 388a 5664299i bk3: 388a 5663880i bk4: 448a 5664047i bk5: 448a 5664232i bk6: 488a 5663672i bk7: 488a 5663292i bk8: 512a 5663624i bk9: 512a 5663085i bk10: 512a 5663152i bk11: 512a 5662616i bk12: 464a 5663649i bk13: 464a 5663493i bk14: 436a 5663775i bk15: 436a 5663364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0269957
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659228 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.002629
n_activity=40059 dram_eff=0.372
bk0: 384a 5664014i bk1: 384a 5664336i bk2: 388a 5664691i bk3: 388a 5664430i bk4: 448a 5664489i bk5: 448a 5664618i bk6: 488a 5663584i bk7: 488a 5663716i bk8: 512a 5663733i bk9: 512a 5663304i bk10: 512a 5663305i bk11: 512a 5663456i bk12: 464a 5663863i bk13: 464a 5663645i bk14: 436a 5663790i bk15: 436a 5663250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0246611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659232 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002633
n_activity=40333 dram_eff=0.37
bk0: 384a 5663699i bk1: 384a 5663887i bk2: 392a 5664174i bk3: 392a 5663642i bk4: 448a 5664490i bk5: 448a 5664275i bk6: 488a 5663986i bk7: 488a 5663408i bk8: 512a 5663388i bk9: 512a 5662966i bk10: 512a 5663101i bk11: 512a 5662985i bk12: 464a 5663615i bk13: 464a 5663964i bk14: 436a 5663794i bk15: 436a 5663459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245492
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659221 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002629
n_activity=40379 dram_eff=0.3691
bk0: 384a 5663745i bk1: 384a 5663527i bk2: 392a 5663628i bk3: 392a 5663808i bk4: 448a 5664584i bk5: 448a 5664676i bk6: 488a 5664425i bk7: 488a 5664565i bk8: 512a 5664375i bk9: 512a 5663773i bk10: 512a 5663504i bk11: 512a 5663204i bk12: 464a 5663983i bk13: 464a 5663453i bk14: 428a 5663691i bk15: 428a 5663465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659130 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.002632
n_activity=41175 dram_eff=0.3623
bk0: 384a 5664223i bk1: 384a 5664284i bk2: 392a 5664208i bk3: 392a 5664506i bk4: 448a 5664520i bk5: 448a 5664648i bk6: 488a 5664145i bk7: 488a 5664076i bk8: 512a 5663613i bk9: 512a 5663771i bk10: 512a 5663614i bk11: 512a 5663374i bk12: 468a 5663689i bk13: 464a 5663647i bk14: 428a 5663678i bk15: 428a 5663668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217277
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659188 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00263
n_activity=39705 dram_eff=0.3755
bk0: 384a 5664431i bk1: 384a 5664026i bk2: 392a 5663771i bk3: 392a 5663426i bk4: 448a 5663633i bk5: 448a 5663603i bk6: 492a 5663809i bk7: 492a 5663324i bk8: 512a 5663493i bk9: 512a 5663238i bk10: 512a 5663505i bk11: 512a 5663268i bk12: 464a 5663827i bk13: 464a 5663937i bk14: 428a 5663610i bk15: 428a 5663410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242394
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5668157 n_nop=5659114 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.00263
n_activity=41018 dram_eff=0.3635
bk0: 384a 5663788i bk1: 384a 5663738i bk2: 392a 5663776i bk3: 392a 5663713i bk4: 448a 5663505i bk5: 448a 5663675i bk6: 492a 5663279i bk7: 492a 5663090i bk8: 512a 5663072i bk9: 512a 5662897i bk10: 512a 5662995i bk11: 512a 5663239i bk12: 464a 5663717i bk13: 464a 5663390i bk14: 428a 5663379i bk15: 428a 5663222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0268505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.1243
	minimum = 6
	maximum = 800
Network latency average = 34.2676
	minimum = 6
	maximum = 658
Slowest packet = 1953191
Flit latency average = 26.8767
	minimum = 6
	maximum = 658
Slowest flit = 3593947
Fragmentation average = 0.0131817
	minimum = 0
	maximum = 449
Injected packet rate average = 0.0104644
	minimum = 0.00763124 (at node 14)
	maximum = 0.0121003 (at node 42)
Accepted packet rate average = 0.0104644
	minimum = 0.00763124 (at node 14)
	maximum = 0.0121003 (at node 42)
Injected flit rate average = 0.0180055
	minimum = 0.00789801 (at node 14)
	maximum = 0.0292518 (at node 38)
Accepted flit rate average= 0.0180055
	minimum = 0.0119508 (at node 35)
	maximum = 0.0262701 (at node 3)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4122 (15 samples)
	minimum = 6 (15 samples)
	maximum = 362.933 (15 samples)
Network latency average = 22.1354 (15 samples)
	minimum = 6 (15 samples)
	maximum = 287.267 (15 samples)
Flit latency average = 23.1916 (15 samples)
	minimum = 6 (15 samples)
	maximum = 286.6 (15 samples)
Fragmentation average = 0.00672 (15 samples)
	minimum = 0 (15 samples)
	maximum = 100.333 (15 samples)
Injected packet rate average = 0.0147495 (15 samples)
	minimum = 0.0109693 (15 samples)
	maximum = 0.0427153 (15 samples)
Accepted packet rate average = 0.0147495 (15 samples)
	minimum = 0.0109693 (15 samples)
	maximum = 0.0427153 (15 samples)
Injected flit rate average = 0.0230764 (15 samples)
	minimum = 0.01376 (15 samples)
	maximum = 0.0576878 (15 samples)
Accepted flit rate average = 0.0230764 (15 samples)
	minimum = 0.0169007 (15 samples)
	maximum = 0.0790287 (15 samples)
Injected packet size average = 1.56455 (15 samples)
Accepted packet size average = 1.56455 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 20 sec (7820 sec)
gpgpu_simulation_rate = 3282 (inst/sec)
gpgpu_simulation_rate = 821 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37669
gpu_sim_insn = 1122762
gpu_ipc =      29.8060
gpu_tot_sim_cycle = 6682679
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.0086
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077235
partiton_reqs_in_parallel = 828718
partiton_reqs_in_parallel_total    = 66460964
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0693
partiton_reqs_in_parallel_util = 828718
partiton_reqs_in_parallel_util_total    = 66460964
gpu_sim_cycle_parition_util = 37669
gpu_tot_sim_cycle_parition_util    = 3050959
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7863
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.2893 GB/Sec
L2_BW_total  =      16.6275 GB/Sec
gpu_total_sim_rate=3392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1543, 1382, 1589, 1665, 1884, 1328, 1701, 1506, 2006, 1472, 1342, 1298, 1507, 1600, 1718, 1392, 1310, 1231, 1187, 1479, 1269, 1366, 1192, 1274, 1198, 1271, 1079, 1119, 1218, 1252, 1067, 1269, 1162, 923, 1337, 1266, 1394, 1320, 1284, 1503, 1304, 1063, 1200, 1032, 1510, 1104, 1048, 1181, 1008, 1415, 1117, 1428, 1068, 1274, 1414, 1127, 1133, 1294, 1363, 1213, 1275, 1331, 1237, 1382, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2957132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2918188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3222622	W0_Idle:73214667	W0_Scoreboard:71311775	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1493 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 6682678 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	913339 	212802 	6871 	5839 	3055 	2741 	6843 	7485 	5296 	5180 	2338 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	407575 	50977 	280310 	174128 	90945 	111164 	16603 	4153 	3474 	2797 	2819 	6805 	7433 	5254 	5180 	2338 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	285091 	228344 	330114 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	253142 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3193 	115 	77 	65 	68 	150 	299 	267 	110 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     111956    107910     56185     63639     76208     81834     63954     73781     83656     88259     75809     80384     76963     70017     84647     87326
dram[1]:     113102    119182     66515     62383     86264     83246     78338     74511     82822     91217     76876     75358     70988     66758     74437     80455
dram[2]:     101343    112752     55007     60154     81405     81378     72749     65634     86169     87332     78915     84095     72903     79581     94604     88824
dram[3]:     108021    100833     66214     61716     86871     82814     73168     72054     76640     83916     78034     73197     69871     82152     86073     81296
dram[4]:      96102    102796     56423     65280     72615     75326     60715     72115     91718     78660     67596     74905     78308     76016     91815     75810
dram[5]:     102657     88396     63720     62257     86460     84840     66994     60845     73898     91990     73027     82878     66326     76799     71224     84104
dram[6]:      98150    100226     67556     60183     80743     92236     67837     66271     79469    100487     70187     71629     77307     71482     85573     81418
dram[7]:      99375     96550     63775     64483     86123     80511     70685     70921     88927     88261     80504     76914     71435     71843     91412     90117
dram[8]:     100305    102504     59615     64210     84363     84715     78678     67538     81684     90291     90001     65526     75657     76569     88846     88338
dram[9]:     110045     98916     55919     55450     80344     78457     60207     63836     85435     80415     78930     78201     72662     78567     82410     85953
dram[10]:      98127    100781     65690     57835     76865     79693     64462     70484     89235     87078     76178     81293     72600     64755     85306     83157
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729093 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002601
n_activity=40952 dram_eff=0.3644
bk0: 388a 5733912i bk1: 384a 5733986i bk2: 388a 5733568i bk3: 388a 5733986i bk4: 448a 5734024i bk5: 448a 5733692i bk6: 488a 5733457i bk7: 488a 5733352i bk8: 512a 5732838i bk9: 512a 5733047i bk10: 512a 5733260i bk11: 512a 5733761i bk12: 468a 5733811i bk13: 468a 5733417i bk14: 432a 5733356i bk15: 432a 5733148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729055 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002599
n_activity=41167 dram_eff=0.3622
bk0: 384a 5733783i bk1: 384a 5734081i bk2: 388a 5734123i bk3: 388a 5733485i bk4: 448a 5734081i bk5: 448a 5734020i bk6: 488a 5733412i bk7: 488a 5733146i bk8: 512a 5733401i bk9: 512a 5732938i bk10: 512a 5733450i bk11: 512a 5733287i bk12: 468a 5733518i bk13: 468a 5733366i bk14: 432a 5733594i bk15: 432a 5733589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230177
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729108 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002599
n_activity=40454 dram_eff=0.3687
bk0: 384a 5733742i bk1: 384a 5733585i bk2: 388a 5733620i bk3: 388a 5733564i bk4: 448a 5733738i bk5: 448a 5733725i bk6: 488a 5733358i bk7: 488a 5733698i bk8: 512a 5733824i bk9: 512a 5733119i bk10: 512a 5733016i bk11: 512a 5733238i bk12: 468a 5733482i bk13: 468a 5733624i bk14: 432a 5733317i bk15: 432a 5733155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729101 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002599
n_activity=41021 dram_eff=0.3635
bk0: 384a 5734401i bk1: 384a 5734530i bk2: 388a 5734792i bk3: 388a 5734114i bk4: 448a 5734481i bk5: 448a 5734208i bk6: 488a 5733684i bk7: 488a 5733786i bk8: 512a 5733938i bk9: 512a 5733359i bk10: 512a 5733408i bk11: 512a 5733111i bk12: 468a 5733476i bk13: 468a 5733249i bk14: 432a 5733562i bk15: 432a 5733507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226326
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729156 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002599
n_activity=40096 dram_eff=0.372
bk0: 384a 5733579i bk1: 384a 5733587i bk2: 388a 5734243i bk3: 388a 5733824i bk4: 448a 5733991i bk5: 448a 5734176i bk6: 488a 5733616i bk7: 488a 5733236i bk8: 512a 5733568i bk9: 512a 5733029i bk10: 512a 5733096i bk11: 512a 5732560i bk12: 464a 5733593i bk13: 464a 5733437i bk14: 436a 5733719i bk15: 436a 5733308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0266667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729172 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.002597
n_activity=40059 dram_eff=0.372
bk0: 384a 5733958i bk1: 384a 5734280i bk2: 388a 5734635i bk3: 388a 5734374i bk4: 448a 5734433i bk5: 448a 5734562i bk6: 488a 5733528i bk7: 488a 5733660i bk8: 512a 5733677i bk9: 512a 5733248i bk10: 512a 5733249i bk11: 512a 5733400i bk12: 464a 5733807i bk13: 464a 5733589i bk14: 436a 5733734i bk15: 436a 5733194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729176 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002601
n_activity=40333 dram_eff=0.37
bk0: 384a 5733643i bk1: 384a 5733831i bk2: 392a 5734118i bk3: 392a 5733586i bk4: 448a 5734434i bk5: 448a 5734219i bk6: 488a 5733930i bk7: 488a 5733352i bk8: 512a 5733332i bk9: 512a 5732910i bk10: 512a 5733045i bk11: 512a 5732929i bk12: 464a 5733559i bk13: 464a 5733908i bk14: 436a 5733738i bk15: 436a 5733403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729165 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002597
n_activity=40379 dram_eff=0.3691
bk0: 384a 5733689i bk1: 384a 5733471i bk2: 392a 5733572i bk3: 392a 5733752i bk4: 448a 5734528i bk5: 448a 5734620i bk6: 488a 5734369i bk7: 488a 5734509i bk8: 512a 5734319i bk9: 512a 5733717i bk10: 512a 5733448i bk11: 512a 5733148i bk12: 464a 5733927i bk13: 464a 5733397i bk14: 428a 5733635i bk15: 428a 5733409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023647
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729074 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.0026
n_activity=41175 dram_eff=0.3623
bk0: 384a 5734167i bk1: 384a 5734228i bk2: 392a 5734152i bk3: 392a 5734450i bk4: 448a 5734464i bk5: 448a 5734592i bk6: 488a 5734089i bk7: 488a 5734020i bk8: 512a 5733557i bk9: 512a 5733715i bk10: 512a 5733558i bk11: 512a 5733318i bk12: 468a 5733633i bk13: 464a 5733591i bk14: 428a 5733622i bk15: 428a 5733612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0214629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729132 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002598
n_activity=39705 dram_eff=0.3755
bk0: 384a 5734375i bk1: 384a 5733970i bk2: 392a 5733715i bk3: 392a 5733370i bk4: 448a 5733577i bk5: 448a 5733547i bk6: 492a 5733753i bk7: 492a 5733268i bk8: 512a 5733437i bk9: 512a 5733182i bk10: 512a 5733449i bk11: 512a 5733212i bk12: 464a 5733771i bk13: 464a 5733881i bk14: 428a 5733554i bk15: 428a 5733354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023944
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5738101 n_nop=5729058 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002598
n_activity=41018 dram_eff=0.3635
bk0: 384a 5733732i bk1: 384a 5733682i bk2: 392a 5733720i bk3: 392a 5733657i bk4: 448a 5733449i bk5: 448a 5733619i bk6: 492a 5733223i bk7: 492a 5733034i bk8: 512a 5733016i bk9: 512a 5732841i bk10: 512a 5732939i bk11: 512a 5733183i bk12: 464a 5733661i bk13: 464a 5733334i bk14: 428a 5733323i bk15: 428a 5733166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.1108
	minimum = 6
	maximum = 503
Network latency average = 27.7587
	minimum = 6
	maximum = 338
Slowest packet = 2337614
Flit latency average = 32.5748
	minimum = 6
	maximum = 337
Slowest flit = 4024616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259318
	minimum = 0.00175215 (at node 24)
	maximum = 0.0118403 (at node 44)
Accepted packet rate average = 0.00259318
	minimum = 0.00175215 (at node 24)
	maximum = 0.0118403 (at node 44)
Injected flit rate average = 0.00388977
	minimum = 0.00265477 (at node 24)
	maximum = 0.0130615 (at node 44)
Accepted flit rate average= 0.00388977
	minimum = 0.00260168 (at node 24)
	maximum = 0.0224594 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1434 (16 samples)
	minimum = 6 (16 samples)
	maximum = 371.688 (16 samples)
Network latency average = 22.4868 (16 samples)
	minimum = 6 (16 samples)
	maximum = 290.438 (16 samples)
Flit latency average = 23.7781 (16 samples)
	minimum = 6 (16 samples)
	maximum = 289.75 (16 samples)
Fragmentation average = 0.0063 (16 samples)
	minimum = 0 (16 samples)
	maximum = 94.0625 (16 samples)
Injected packet rate average = 0.0139898 (16 samples)
	minimum = 0.0103932 (16 samples)
	maximum = 0.0407856 (16 samples)
Accepted packet rate average = 0.0139898 (16 samples)
	minimum = 0.0103932 (16 samples)
	maximum = 0.0407856 (16 samples)
Injected flit rate average = 0.0218772 (16 samples)
	minimum = 0.0130659 (16 samples)
	maximum = 0.0548987 (16 samples)
Accepted flit rate average = 0.0218772 (16 samples)
	minimum = 0.016007 (16 samples)
	maximum = 0.0754931 (16 samples)
Injected packet size average = 1.5638 (16 samples)
Accepted packet size average = 1.5638 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 37 sec (7897 sec)
gpgpu_simulation_rate = 3392 (inst/sec)
gpgpu_simulation_rate = 846 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 280359
gpu_sim_insn = 1288129
gpu_ipc =       4.5946
gpu_tot_sim_cycle = 7190260
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.9048
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077235
partiton_reqs_in_parallel = 6167898
partiton_reqs_in_parallel_total    = 67289682
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2163
partiton_reqs_in_parallel_util = 6167898
partiton_reqs_in_parallel_util_total    = 67289682
gpu_sim_cycle_parition_util = 280359
gpu_tot_sim_cycle_parition_util    = 3088628
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8041
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       2.9653 GB/Sec
L2_BW_total  =      15.5693 GB/Sec
gpu_total_sim_rate=3348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1589, 1498, 1635, 1711, 2000, 1374, 1787, 1607, 2122, 1633, 1488, 1413, 1553, 1646, 1834, 1508, 1388, 1254, 1210, 1572, 1392, 1389, 1270, 1297, 1291, 1294, 1102, 1142, 1281, 1330, 1090, 1292, 1185, 946, 1360, 1289, 1417, 1343, 1362, 1526, 1327, 1086, 1223, 1055, 1533, 1127, 1126, 1274, 1031, 1438, 1140, 1451, 1131, 1367, 1477, 1150, 1156, 1402, 1386, 1336, 1298, 1453, 1260, 1405, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2957821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2918877
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3229196	W0_Idle:79967173	W0_Scoreboard:78142749	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1499 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 7187131 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	921759 	212802 	6871 	5839 	3063 	2764 	6882 	7559 	5382 	5276 	2363 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	413745 	51024 	280310 	174128 	93148 	111164 	16603 	4153 	3474 	2805 	2842 	6844 	7507 	5340 	5276 	2363 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	292881 	228602 	330114 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	253865 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3381 	116 	77 	67 	71 	157 	313 	295 	144 	39 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     112980    108506     56738     63666     76716     86446     64624     75945     84923     90418     76844     80985     78144     70624     85605     87478
dram[1]:     115870    120407     67578     62407     87591     86127     78670     76415     83773     91362     77849     76469     72530     66958     74579     80604
dram[2]:     103443    114893     55045     60198     82405     81463     72973     66751     86227     89013     79093     84764     74778     79608     97389     89769
dram[3]:     108112    102946     67560     61744     86963     82913     74010     73545     78423     86325     78728     73512     70189     83531     86221     81441
dram[4]:      96190    104999     56451     65318     74551     75404     61396     72327     94322     79149     68154     75130     78795     77077     91966     76979
dram[5]:     104763     90944     63786     63610     87557     86848     67298     61302     74585     92008     73910     86368     68847     78088     71383     85253
dram[6]:      98249    102476     68622     61147     81253     94024     68526     66617     80722    101106     70247     73315     77642     72593     85726     82394
dram[7]:     100580     97412     64750     65038     87017     81359     70729     70984     88957     88284     81747     77821     71459     72515     93629     90265
dram[8]:     101659    103379     59657     64260     85671     86349     79623     69389     81835     90556     90705     66754     76465     76920     90007     91471
dram[9]:     112335    101516     55956     55475     83287     79339     61032     64268     85493     80468     79739     81719     73286     78890     83375     87983
dram[10]:      98234    100853     65724     59174     77767     81411     66720     71328     91047     88231     76709     82739     72768     65288     85462     84125
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249677 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002385
n_activity=40952 dram_eff=0.3644
bk0: 388a 6254496i bk1: 384a 6254570i bk2: 388a 6254152i bk3: 388a 6254570i bk4: 448a 6254608i bk5: 448a 6254276i bk6: 488a 6254041i bk7: 488a 6253936i bk8: 512a 6253422i bk9: 512a 6253631i bk10: 512a 6253844i bk11: 512a 6254345i bk12: 468a 6254395i bk13: 468a 6254001i bk14: 432a 6253940i bk15: 432a 6253732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249639 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002383
n_activity=41167 dram_eff=0.3622
bk0: 384a 6254367i bk1: 384a 6254665i bk2: 388a 6254707i bk3: 388a 6254069i bk4: 448a 6254665i bk5: 448a 6254604i bk6: 488a 6253996i bk7: 488a 6253730i bk8: 512a 6253985i bk9: 512a 6253522i bk10: 512a 6254034i bk11: 512a 6253871i bk12: 468a 6254102i bk13: 468a 6253950i bk14: 432a 6254178i bk15: 432a 6254173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249692 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002383
n_activity=40454 dram_eff=0.3687
bk0: 384a 6254326i bk1: 384a 6254169i bk2: 388a 6254204i bk3: 388a 6254148i bk4: 448a 6254322i bk5: 448a 6254309i bk6: 488a 6253942i bk7: 488a 6254282i bk8: 512a 6254408i bk9: 512a 6253703i bk10: 512a 6253600i bk11: 512a 6253822i bk12: 468a 6254066i bk13: 468a 6254208i bk14: 432a 6253901i bk15: 432a 6253739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0213123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249685 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002383
n_activity=41021 dram_eff=0.3635
bk0: 384a 6254985i bk1: 384a 6255114i bk2: 388a 6255376i bk3: 388a 6254698i bk4: 448a 6255065i bk5: 448a 6254792i bk6: 488a 6254268i bk7: 488a 6254370i bk8: 512a 6254522i bk9: 512a 6253943i bk10: 512a 6253992i bk11: 512a 6253695i bk12: 468a 6254060i bk13: 468a 6253833i bk14: 432a 6254146i bk15: 432a 6254091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249740 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002383
n_activity=40096 dram_eff=0.372
bk0: 384a 6254163i bk1: 384a 6254171i bk2: 388a 6254827i bk3: 388a 6254408i bk4: 448a 6254575i bk5: 448a 6254760i bk6: 488a 6254200i bk7: 488a 6253820i bk8: 512a 6254152i bk9: 512a 6253613i bk10: 512a 6253680i bk11: 512a 6253144i bk12: 464a 6254177i bk13: 464a 6254021i bk14: 436a 6254303i bk15: 436a 6253892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249756 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.002381
n_activity=40059 dram_eff=0.372
bk0: 384a 6254542i bk1: 384a 6254864i bk2: 388a 6255219i bk3: 388a 6254958i bk4: 448a 6255017i bk5: 448a 6255146i bk6: 488a 6254112i bk7: 488a 6254244i bk8: 512a 6254261i bk9: 512a 6253832i bk10: 512a 6253833i bk11: 512a 6253984i bk12: 464a 6254391i bk13: 464a 6254173i bk14: 436a 6254318i bk15: 436a 6253778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249760 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002384
n_activity=40333 dram_eff=0.37
bk0: 384a 6254227i bk1: 384a 6254415i bk2: 392a 6254702i bk3: 392a 6254170i bk4: 448a 6255018i bk5: 448a 6254803i bk6: 488a 6254514i bk7: 488a 6253936i bk8: 512a 6253916i bk9: 512a 6253494i bk10: 512a 6253629i bk11: 512a 6253513i bk12: 464a 6254143i bk13: 464a 6254492i bk14: 436a 6254322i bk15: 436a 6253987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0222329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249749 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002381
n_activity=40379 dram_eff=0.3691
bk0: 384a 6254273i bk1: 384a 6254055i bk2: 392a 6254156i bk3: 392a 6254336i bk4: 448a 6255112i bk5: 448a 6255204i bk6: 488a 6254953i bk7: 488a 6255093i bk8: 512a 6254903i bk9: 512a 6254301i bk10: 512a 6254032i bk11: 512a 6253732i bk12: 464a 6254511i bk13: 464a 6253981i bk14: 428a 6254219i bk15: 428a 6253993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216801
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249658 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.002384
n_activity=41175 dram_eff=0.3623
bk0: 384a 6254751i bk1: 384a 6254812i bk2: 392a 6254736i bk3: 392a 6255034i bk4: 448a 6255048i bk5: 448a 6255176i bk6: 488a 6254673i bk7: 488a 6254604i bk8: 512a 6254141i bk9: 512a 6254299i bk10: 512a 6254142i bk11: 512a 6253902i bk12: 468a 6254217i bk13: 464a 6254175i bk14: 428a 6254206i bk15: 428a 6254196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0196776
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249716 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002382
n_activity=39705 dram_eff=0.3755
bk0: 384a 6254959i bk1: 384a 6254554i bk2: 392a 6254299i bk3: 392a 6253954i bk4: 448a 6254161i bk5: 448a 6254131i bk6: 492a 6254337i bk7: 492a 6253852i bk8: 512a 6254021i bk9: 512a 6253766i bk10: 512a 6254033i bk11: 512a 6253796i bk12: 464a 6254355i bk13: 464a 6254465i bk14: 428a 6254138i bk15: 428a 6253938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6258685 n_nop=6249642 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002382
n_activity=41018 dram_eff=0.3635
bk0: 384a 6254316i bk1: 384a 6254266i bk2: 392a 6254304i bk3: 392a 6254241i bk4: 448a 6254033i bk5: 448a 6254203i bk6: 492a 6253807i bk7: 492a 6253618i bk8: 512a 6253600i bk9: 512a 6253425i bk10: 512a 6253523i bk11: 512a 6253767i bk12: 464a 6254245i bk13: 464a 6253918i bk14: 428a 6253907i bk15: 428a 6253750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.29136
	minimum = 6
	maximum = 31
Network latency average = 7.2779
	minimum = 6
	maximum = 31
Slowest packet = 2347479
Flit latency average = 6.83494
	minimum = 6
	maximum = 31
Slowest flit = 4039373
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0006257
	minimum = 0.000401273 (at node 12)
	maximum = 0.000806112 (at node 38)
Accepted packet rate average = 0.0006257
	minimum = 0.000401273 (at node 12)
	maximum = 0.000806112 (at node 38)
Injected flit rate average = 0.000954066
	minimum = 0.000431591 (at node 12)
	maximum = 0.00157477 (at node 38)
Accepted flit rate average= 0.000954066
	minimum = 0.000699106 (at node 42)
	maximum = 0.00148917 (at node 27)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3874 (17 samples)
	minimum = 6 (17 samples)
	maximum = 351.647 (17 samples)
Network latency average = 21.5922 (17 samples)
	minimum = 6 (17 samples)
	maximum = 275.176 (17 samples)
Flit latency average = 22.7814 (17 samples)
	minimum = 6 (17 samples)
	maximum = 274.529 (17 samples)
Fragmentation average = 0.00592941 (17 samples)
	minimum = 0 (17 samples)
	maximum = 88.5294 (17 samples)
Injected packet rate average = 0.0132037 (17 samples)
	minimum = 0.00980547 (17 samples)
	maximum = 0.0384339 (17 samples)
Accepted packet rate average = 0.0132037 (17 samples)
	minimum = 0.00980547 (17 samples)
	maximum = 0.0384339 (17 samples)
Injected flit rate average = 0.0206464 (17 samples)
	minimum = 0.0123227 (17 samples)
	maximum = 0.051762 (17 samples)
Accepted flit rate average = 0.0206464 (17 samples)
	minimum = 0.0151066 (17 samples)
	maximum = 0.0711399 (17 samples)
Injected packet size average = 1.56369 (17 samples)
Accepted packet size average = 1.56369 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 45 sec (8385 sec)
gpgpu_simulation_rate = 3348 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1184
gpu_sim_insn = 1114172
gpu_ipc =     941.0236
gpu_tot_sim_cycle = 7413594
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.9375
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077239
partiton_reqs_in_parallel = 26048
partiton_reqs_in_parallel_total    = 73457580
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9120
partiton_reqs_in_parallel_util = 26048
partiton_reqs_in_parallel_util_total    = 73457580
gpu_sim_cycle_parition_util = 1184
gpu_tot_sim_cycle_parition_util    = 3368987
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8041
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     165.8720 GB/Sec
L2_BW_total  =      15.1268 GB/Sec
gpu_total_sim_rate=3477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1610, 1519, 1656, 1732, 2021, 1395, 1808, 1628, 2143, 1654, 1509, 1434, 1574, 1667, 1855, 1529, 1409, 1275, 1231, 1593, 1413, 1410, 1291, 1318, 1312, 1315, 1123, 1163, 1302, 1351, 1111, 1313, 1206, 967, 1381, 1310, 1438, 1364, 1383, 1547, 1348, 1107, 1244, 1076, 1554, 1148, 1147, 1295, 1052, 1459, 1161, 1472, 1152, 1388, 1498, 1171, 1177, 1423, 1407, 1357, 1319, 1474, 1281, 1426, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2957821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2918877
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3233523	W0_Idle:79970967	W0_Scoreboard:78154188	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1497 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 7413593 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	923831 	212802 	6871 	5839 	3063 	2764 	6882 	7559 	5382 	5276 	2363 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	415787 	51051 	280310 	174128 	93151 	111164 	16603 	4153 	3474 	2805 	2842 	6844 	7507 	5340 	5276 	2363 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	294756 	228764 	330125 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	253889 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3384 	116 	77 	67 	71 	157 	313 	295 	144 	39 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     113024    108549     56817     63745     76716     86447     64624     75945     84923     90418     76844     80985     78144     70624     85606     87480
dram[1]:     115913    120450     67658     62487     87591     86127     78671     76415     83773     91362     77849     76469     72530     66958     74579     80604
dram[2]:     103487    114937     55125     60279     82405     81463     72974     66752     86227     89013     79093     84764     74778     79608     97389     89769
dram[3]:     108163    102998     67640     61825     86963     82913     74010     73545     78423     86325     78728     73512     70189     83531     86221     81441
dram[4]:      96239    105049     56531     65399     74551     75404     61396     72327     94322     79149     68154     75130     78795     77077     91966     76979
dram[5]:     104812     90993     63866     63690     87557     86848     67298     61302     74585     92008     73910     86368     68847     78088     71383     85255
dram[6]:      98300    102525     68696     61220     81254     94025     68526     66617     80722    101106     70247     73315     77642     72593     85726     82394
dram[7]:     100631     97463     64823     65111     87017     81359     70729     70984     88957     88284     81747     77821     71459     72515     93629     90265
dram[8]:     101709    103431     59731     64334     85671     86349     79623     69389     81835     90556     90705     66754     76471     76920     90007     91471
dram[9]:     112385    101566     56030     55547     83287     79339     61032     64268     85493     80468     79739     81719     73286     78890     83375     87983
dram[10]:      98283    100902     65799     59249     77767     81411     66720     71328     91047     88231     76709     82739     72768     65288     85462     84125
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251874 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002384
n_activity=40952 dram_eff=0.3644
bk0: 388a 6256693i bk1: 384a 6256767i bk2: 388a 6256349i bk3: 388a 6256767i bk4: 448a 6256805i bk5: 448a 6256473i bk6: 488a 6256238i bk7: 488a 6256133i bk8: 512a 6255619i bk9: 512a 6255828i bk10: 512a 6256041i bk11: 512a 6256542i bk12: 468a 6256592i bk13: 468a 6256198i bk14: 432a 6256137i bk15: 432a 6255929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251836 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002382
n_activity=41167 dram_eff=0.3622
bk0: 384a 6256564i bk1: 384a 6256862i bk2: 388a 6256904i bk3: 388a 6256266i bk4: 448a 6256862i bk5: 448a 6256801i bk6: 488a 6256193i bk7: 488a 6255927i bk8: 512a 6256182i bk9: 512a 6255719i bk10: 512a 6256231i bk11: 512a 6256068i bk12: 468a 6256299i bk13: 468a 6256147i bk14: 432a 6256375i bk15: 432a 6256370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251889 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002382
n_activity=40454 dram_eff=0.3687
bk0: 384a 6256523i bk1: 384a 6256366i bk2: 388a 6256401i bk3: 388a 6256345i bk4: 448a 6256519i bk5: 448a 6256506i bk6: 488a 6256139i bk7: 488a 6256479i bk8: 512a 6256605i bk9: 512a 6255900i bk10: 512a 6255797i bk11: 512a 6256019i bk12: 468a 6256263i bk13: 468a 6256405i bk14: 432a 6256098i bk15: 432a 6255936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0213048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251882 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002382
n_activity=41021 dram_eff=0.3635
bk0: 384a 6257182i bk1: 384a 6257311i bk2: 388a 6257573i bk3: 388a 6256895i bk4: 448a 6257262i bk5: 448a 6256989i bk6: 488a 6256465i bk7: 488a 6256567i bk8: 512a 6256719i bk9: 512a 6256140i bk10: 512a 6256189i bk11: 512a 6255892i bk12: 468a 6256257i bk13: 468a 6256030i bk14: 432a 6256343i bk15: 432a 6256288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251937 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002382
n_activity=40096 dram_eff=0.372
bk0: 384a 6256360i bk1: 384a 6256368i bk2: 388a 6257024i bk3: 388a 6256605i bk4: 448a 6256772i bk5: 448a 6256957i bk6: 488a 6256397i bk7: 488a 6256017i bk8: 512a 6256349i bk9: 512a 6255810i bk10: 512a 6255877i bk11: 512a 6255341i bk12: 464a 6256374i bk13: 464a 6256218i bk14: 436a 6256500i bk15: 436a 6256089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251953 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.00238
n_activity=40059 dram_eff=0.372
bk0: 384a 6256739i bk1: 384a 6257061i bk2: 388a 6257416i bk3: 388a 6257155i bk4: 448a 6257214i bk5: 448a 6257343i bk6: 488a 6256309i bk7: 488a 6256441i bk8: 512a 6256458i bk9: 512a 6256029i bk10: 512a 6256030i bk11: 512a 6256181i bk12: 464a 6256588i bk13: 464a 6256370i bk14: 436a 6256515i bk15: 436a 6255975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251957 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002383
n_activity=40333 dram_eff=0.37
bk0: 384a 6256424i bk1: 384a 6256612i bk2: 392a 6256899i bk3: 392a 6256367i bk4: 448a 6257215i bk5: 448a 6257000i bk6: 488a 6256711i bk7: 488a 6256133i bk8: 512a 6256113i bk9: 512a 6255691i bk10: 512a 6255826i bk11: 512a 6255710i bk12: 464a 6256340i bk13: 464a 6256689i bk14: 436a 6256519i bk15: 436a 6256184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0222251
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251946 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.00238
n_activity=40379 dram_eff=0.3691
bk0: 384a 6256470i bk1: 384a 6256252i bk2: 392a 6256353i bk3: 392a 6256533i bk4: 448a 6257309i bk5: 448a 6257401i bk6: 488a 6257150i bk7: 488a 6257290i bk8: 512a 6257100i bk9: 512a 6256498i bk10: 512a 6256229i bk11: 512a 6255929i bk12: 464a 6256708i bk13: 464a 6256178i bk14: 428a 6256416i bk15: 428a 6256190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216725
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251855 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.002383
n_activity=41175 dram_eff=0.3623
bk0: 384a 6256948i bk1: 384a 6257009i bk2: 392a 6256933i bk3: 392a 6257231i bk4: 448a 6257245i bk5: 448a 6257373i bk6: 488a 6256870i bk7: 488a 6256801i bk8: 512a 6256338i bk9: 512a 6256496i bk10: 512a 6256339i bk11: 512a 6256099i bk12: 468a 6256414i bk13: 464a 6256372i bk14: 428a 6256403i bk15: 428a 6256393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0196707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251913 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002381
n_activity=39705 dram_eff=0.3755
bk0: 384a 6257156i bk1: 384a 6256751i bk2: 392a 6256496i bk3: 392a 6256151i bk4: 448a 6256358i bk5: 448a 6256328i bk6: 492a 6256534i bk7: 492a 6256049i bk8: 512a 6256218i bk9: 512a 6255963i bk10: 512a 6256230i bk11: 512a 6255993i bk12: 464a 6256552i bk13: 464a 6256662i bk14: 428a 6256335i bk15: 428a 6256135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219447
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6260882 n_nop=6251839 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002381
n_activity=41018 dram_eff=0.3635
bk0: 384a 6256513i bk1: 384a 6256463i bk2: 392a 6256501i bk3: 392a 6256438i bk4: 448a 6256230i bk5: 448a 6256400i bk6: 492a 6256004i bk7: 492a 6255815i bk8: 512a 6255797i bk9: 512a 6255622i bk10: 512a 6255720i bk11: 512a 6255964i bk12: 464a 6256442i bk13: 464a 6256115i bk14: 428a 6256104i bk15: 428a 6255947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.89865
	minimum = 6
	maximum = 32
Network latency average = 7.80598
	minimum = 6
	maximum = 27
Slowest packet = 2362924
Flit latency average = 7.50917
	minimum = 6
	maximum = 26
Slowest flit = 4063259
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0350296
	minimum = 0.0270499 (at node 0)
	maximum = 0.0414201 (at node 44)
Accepted packet rate average = 0.0350296
	minimum = 0.0270499 (at node 0)
	maximum = 0.0414201 (at node 44)
Injected flit rate average = 0.0525444
	minimum = 0.0270499 (at node 0)
	maximum = 0.0815723 (at node 34)
Accepted flit rate average= 0.0525444
	minimum = 0.0388842 (at node 31)
	maximum = 0.0710059 (at node 18)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8602 (18 samples)
	minimum = 6 (18 samples)
	maximum = 333.889 (18 samples)
Network latency average = 20.8263 (18 samples)
	minimum = 6 (18 samples)
	maximum = 261.389 (18 samples)
Flit latency average = 21.933 (18 samples)
	minimum = 6 (18 samples)
	maximum = 260.722 (18 samples)
Fragmentation average = 0.0056 (18 samples)
	minimum = 0 (18 samples)
	maximum = 83.6111 (18 samples)
Injected packet rate average = 0.0144162 (18 samples)
	minimum = 0.0107635 (18 samples)
	maximum = 0.0385998 (18 samples)
Accepted packet rate average = 0.0144162 (18 samples)
	minimum = 0.0107635 (18 samples)
	maximum = 0.0385998 (18 samples)
Injected flit rate average = 0.0224185 (18 samples)
	minimum = 0.0131409 (18 samples)
	maximum = 0.0534181 (18 samples)
Accepted flit rate average = 0.0224185 (18 samples)
	minimum = 0.0164275 (18 samples)
	maximum = 0.0711325 (18 samples)
Injected packet size average = 1.55509 (18 samples)
Accepted packet size average = 1.55509 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 53 sec (8393 sec)
gpgpu_simulation_rate = 3477 (inst/sec)
gpgpu_simulation_rate = 883 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3898
gpu_sim_insn = 1245371
gpu_ipc =     319.4897
gpu_tot_sim_cycle = 7644714
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.9813
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077239
partiton_reqs_in_parallel = 85756
partiton_reqs_in_parallel_total    = 73483628
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.6236
partiton_reqs_in_parallel_util = 85756
partiton_reqs_in_parallel_util_total    = 73483628
gpu_sim_cycle_parition_util = 3898
gpu_tot_sim_cycle_parition_util    = 3370171
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8043
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      50.5774 GB/Sec
L2_BW_total  =      14.6953 GB/Sec
gpu_total_sim_rate=3621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1633, 1542, 1679, 1755, 2044, 1418, 1831, 1651, 2166, 1677, 1532, 1457, 1597, 1690, 1878, 1552, 1432, 1298, 1254, 1616, 1436, 1433, 1314, 1341, 1335, 1338, 1146, 1186, 1325, 1374, 1134, 1336, 1229, 990, 1404, 1333, 1461, 1387, 1406, 1570, 1371, 1130, 1267, 1099, 1577, 1171, 1170, 1318, 1075, 1482, 1184, 1495, 1175, 1411, 1521, 1194, 1200, 1446, 1430, 1380, 1342, 1497, 1304, 1449, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2957821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2918877
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3239575	W0_Idle:80061263	W0_Scoreboard:78169887	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1495 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 7641967 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	925910 	212802 	6871 	5839 	3064 	2764 	6882 	7559 	5382 	5276 	2363 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	417377 	51059 	280310 	174128 	93632 	111164 	16603 	4153 	3474 	2806 	2842 	6844 	7507 	5340 	5276 	2363 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	296782 	228812 	330125 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3390 	116 	77 	67 	71 	157 	313 	295 	144 	39 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     113072    108595     56817     63745     76716     86447     64624     75946     84923     90418     76847     80985     78144     70624     85692     87565
dram[1]:     115965    120500     67658     62487     87593     86129     78671     76415     83773     91362     77849     76469     72530     66958     74665     80712
dram[2]:     103539    114986     55125     60279     82405     81463     72974     66752     86227     89013     79093     84764     74781     79608     97475     89854
dram[3]:     108208    103042     67640     61825     86963     82913     74010     73545     78423     86325     78730     73512     70192     83531     86307     81524
dram[4]:      96282    105091     56531     65399     74551     75405     61396     72329     94322     79149     68154     75130     78795     77077     92048     77058
dram[5]:     104852     91034     63866     63690     87557     86848     67298     61302     74585     92008     73910     86370     68847     78088     71464     85337
dram[6]:      98342    102565     68696     61220     81254     94025     68526     66617     80722    101106     70247     73315     77642     72593     85810     82476
dram[7]:     100675     97506     64823     65111     87017     81361     70729     70984     88957     88284     81747     77821     71459     72515     93715     90350
dram[8]:     101754    103475     59731     64334     85671     86349     79623     69390     81835     90556     90705     66754     76471     76920     90095     91558
dram[9]:     112430    101611     56030     55547     83287     79339     61032     64268     85493     80468     79739     81719     73286     78890     83463     88069
dram[10]:      98325    100945     65799     59249     77767     81411     66720     71328     91047     88233     76709     82741     72768     65290     85547     84206
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259111 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002381
n_activity=40952 dram_eff=0.3644
bk0: 388a 6263930i bk1: 384a 6264004i bk2: 388a 6263586i bk3: 388a 6264004i bk4: 448a 6264042i bk5: 448a 6263710i bk6: 488a 6263475i bk7: 488a 6263370i bk8: 512a 6262856i bk9: 512a 6263065i bk10: 512a 6263278i bk11: 512a 6263779i bk12: 468a 6263829i bk13: 468a 6263435i bk14: 432a 6263374i bk15: 432a 6263166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259073 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002379
n_activity=41167 dram_eff=0.3622
bk0: 384a 6263801i bk1: 384a 6264099i bk2: 388a 6264141i bk3: 388a 6263503i bk4: 448a 6264099i bk5: 448a 6264038i bk6: 488a 6263430i bk7: 488a 6263164i bk8: 512a 6263419i bk9: 512a 6262956i bk10: 512a 6263468i bk11: 512a 6263305i bk12: 468a 6263536i bk13: 468a 6263384i bk14: 432a 6263612i bk15: 432a 6263607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259126 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002379
n_activity=40454 dram_eff=0.3687
bk0: 384a 6263760i bk1: 384a 6263603i bk2: 388a 6263638i bk3: 388a 6263582i bk4: 448a 6263756i bk5: 448a 6263743i bk6: 488a 6263376i bk7: 488a 6263716i bk8: 512a 6263842i bk9: 512a 6263137i bk10: 512a 6263034i bk11: 512a 6263256i bk12: 468a 6263500i bk13: 468a 6263642i bk14: 432a 6263335i bk15: 432a 6263173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0212802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259119 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002379
n_activity=41021 dram_eff=0.3635
bk0: 384a 6264419i bk1: 384a 6264548i bk2: 388a 6264810i bk3: 388a 6264132i bk4: 448a 6264499i bk5: 448a 6264226i bk6: 488a 6263702i bk7: 488a 6263804i bk8: 512a 6263956i bk9: 512a 6263377i bk10: 512a 6263426i bk11: 512a 6263129i bk12: 468a 6263494i bk13: 468a 6263267i bk14: 432a 6263580i bk15: 432a 6263525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259174 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002379
n_activity=40096 dram_eff=0.372
bk0: 384a 6263597i bk1: 384a 6263605i bk2: 388a 6264261i bk3: 388a 6263842i bk4: 448a 6264009i bk5: 448a 6264194i bk6: 488a 6263634i bk7: 488a 6263254i bk8: 512a 6263586i bk9: 512a 6263047i bk10: 512a 6263114i bk11: 512a 6262578i bk12: 464a 6263611i bk13: 464a 6263455i bk14: 436a 6263737i bk15: 436a 6263326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244118
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259190 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.002377
n_activity=40059 dram_eff=0.372
bk0: 384a 6263976i bk1: 384a 6264298i bk2: 388a 6264653i bk3: 388a 6264392i bk4: 448a 6264451i bk5: 448a 6264580i bk6: 488a 6263546i bk7: 488a 6263678i bk8: 512a 6263695i bk9: 512a 6263266i bk10: 512a 6263267i bk11: 512a 6263418i bk12: 464a 6263825i bk13: 464a 6263607i bk14: 436a 6263752i bk15: 436a 6263212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223006
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259194 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.002381
n_activity=40333 dram_eff=0.37
bk0: 384a 6263661i bk1: 384a 6263849i bk2: 392a 6264136i bk3: 392a 6263604i bk4: 448a 6264452i bk5: 448a 6264237i bk6: 488a 6263948i bk7: 488a 6263370i bk8: 512a 6263350i bk9: 512a 6262928i bk10: 512a 6263063i bk11: 512a 6262947i bk12: 464a 6263577i bk13: 464a 6263926i bk14: 436a 6263756i bk15: 436a 6263421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221995
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259183 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002378
n_activity=40379 dram_eff=0.3691
bk0: 384a 6263707i bk1: 384a 6263489i bk2: 392a 6263590i bk3: 392a 6263770i bk4: 448a 6264546i bk5: 448a 6264638i bk6: 488a 6264387i bk7: 488a 6264527i bk8: 512a 6264337i bk9: 512a 6263735i bk10: 512a 6263466i bk11: 512a 6263166i bk12: 464a 6263945i bk13: 464a 6263415i bk14: 428a 6263653i bk15: 428a 6263427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259092 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.00238
n_activity=41175 dram_eff=0.3623
bk0: 384a 6264185i bk1: 384a 6264246i bk2: 392a 6264170i bk3: 392a 6264468i bk4: 448a 6264482i bk5: 448a 6264610i bk6: 488a 6264107i bk7: 488a 6264038i bk8: 512a 6263575i bk9: 512a 6263733i bk10: 512a 6263576i bk11: 512a 6263336i bk12: 468a 6263651i bk13: 464a 6263609i bk14: 428a 6263640i bk15: 428a 6263630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.019648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259150 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002379
n_activity=39705 dram_eff=0.3755
bk0: 384a 6264393i bk1: 384a 6263988i bk2: 392a 6263733i bk3: 392a 6263388i bk4: 448a 6263595i bk5: 448a 6263565i bk6: 492a 6263771i bk7: 492a 6263286i bk8: 512a 6263455i bk9: 512a 6263200i bk10: 512a 6263467i bk11: 512a 6263230i bk12: 464a 6263789i bk13: 464a 6263899i bk14: 428a 6263572i bk15: 428a 6263372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219193
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6268119 n_nop=6259076 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002379
n_activity=41018 dram_eff=0.3635
bk0: 384a 6263750i bk1: 384a 6263700i bk2: 392a 6263738i bk3: 392a 6263675i bk4: 448a 6263467i bk5: 448a 6263637i bk6: 492a 6263241i bk7: 492a 6263052i bk8: 512a 6263034i bk9: 512a 6262859i bk10: 512a 6262957i bk11: 512a 6263201i bk12: 464a 6263679i bk13: 464a 6263352i bk14: 428a 6263341i bk15: 428a 6263184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.24591
	minimum = 6
	maximum = 25
Network latency average = 7.24567
	minimum = 6
	maximum = 25
Slowest packet = 2367443
Flit latency average = 6.85865
	minimum = 6
	maximum = 24
Slowest flit = 4069690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106749
	minimum = 0.00821144 (at node 0)
	maximum = 0.0128304 (at node 28)
Accepted packet rate average = 0.0106749
	minimum = 0.00821144 (at node 0)
	maximum = 0.0128304 (at node 28)
Injected flit rate average = 0.0160123
	minimum = 0.00821144 (at node 0)
	maximum = 0.0255325 (at node 28)
Accepted flit rate average= 0.0160123
	minimum = 0.011804 (at node 35)
	maximum = 0.0228381 (at node 18)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4595 (19 samples)
	minimum = 6 (19 samples)
	maximum = 317.632 (19 samples)
Network latency average = 20.1115 (19 samples)
	minimum = 6 (19 samples)
	maximum = 248.947 (19 samples)
Flit latency average = 21.1396 (19 samples)
	minimum = 6 (19 samples)
	maximum = 248.263 (19 samples)
Fragmentation average = 0.00530526 (19 samples)
	minimum = 0 (19 samples)
	maximum = 79.2105 (19 samples)
Injected packet rate average = 0.0142193 (19 samples)
	minimum = 0.0106292 (19 samples)
	maximum = 0.0372435 (19 samples)
Accepted packet rate average = 0.0142193 (19 samples)
	minimum = 0.0106292 (19 samples)
	maximum = 0.0372435 (19 samples)
Injected flit rate average = 0.0220814 (19 samples)
	minimum = 0.0128814 (19 samples)
	maximum = 0.0519504 (19 samples)
Accepted flit rate average = 0.0220814 (19 samples)
	minimum = 0.0161842 (19 samples)
	maximum = 0.0685907 (19 samples)
Injected packet size average = 1.55292 (19 samples)
Accepted packet size average = 1.55292 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 4 sec (8404 sec)
gpgpu_simulation_rate = 3621 (inst/sec)
gpgpu_simulation_rate = 909 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 961
gpu_sim_insn = 1114112
gpu_ipc =    1159.3257
gpu_tot_sim_cycle = 7867825
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.0100
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 695576
gpu_stall_icnt2sh    = 2077241
partiton_reqs_in_parallel = 21142
partiton_reqs_in_parallel_total    = 73569384
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3534
partiton_reqs_in_parallel_util = 21142
partiton_reqs_in_parallel_util_total    = 73569384
gpu_sim_cycle_parition_util = 961
gpu_tot_sim_cycle_parition_util    = 3374069
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8044
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     201.9955 GB/Sec
L2_BW_total  =      14.3032 GB/Sec
gpu_total_sim_rate=3751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1675, 1584, 1721, 1797, 2086, 1460, 1873, 1693, 2208, 1719, 1574, 1499, 1639, 1732, 1920, 1594, 1453, 1319, 1275, 1637, 1457, 1454, 1335, 1362, 1356, 1359, 1167, 1207, 1346, 1395, 1155, 1357, 1250, 1011, 1425, 1354, 1482, 1408, 1427, 1591, 1392, 1151, 1288, 1120, 1598, 1192, 1191, 1339, 1096, 1503, 1205, 1516, 1196, 1432, 1542, 1215, 1221, 1467, 1451, 1401, 1363, 1518, 1325, 1470, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2957821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2918877
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3243898	W0_Idle:80064344	W0_Scoreboard:78181325	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1008 
maxdqlatency = 0 
maxmflatency = 411396 
averagemflatency = 1494 
max_icnt2mem_latency = 411144 
max_icnt2sh_latency = 7641967 
mrq_lat_table:15467 	233 	385 	1374 	607 	811 	897 	1250 	871 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	927958 	212802 	6871 	5839 	3064 	2764 	6882 	7559 	5382 	5276 	2363 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	419379 	51105 	280310 	174128 	93632 	111164 	16603 	4153 	3474 	2806 	2842 	6844 	7507 	5340 	5276 	2363 	352 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	298531 	229109 	330127 	32218 	1742 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	40436 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3391 	116 	77 	68 	71 	157 	313 	295 	144 	39 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        14        17        12        12         9         8        12        18        14        11        16        16 
dram[1]:        17        16        15        16        12        11        23        14        10         9        12        13        12        17        16        16 
dram[2]:        16        16        17        15        10        11        13        10        12        12        12        12        11        12        16        16 
dram[3]:        16        16        16        16        13        11        14        11         9         9        14        12        20        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        12         8        11        12        10        16        12        10        15        10        16        10 
dram[6]:        16        16        15        15        10        18        10        12        18         8        16        18        14        16        16        16 
dram[7]:        17        16        15        14        12        15        11        11        16        14        16        14        14        16        16        16 
dram[8]:        16        16        15        14        18         9        17        15        10        14        10        12        16        12        16        16 
dram[9]:        16        16        15        16        10        12        12        15        13        12        12        12        24        17        16        16 
dram[10]:        17        16        14        14        11        11        12        11        14        14        16        14        14        12        16        16 
maximum service time to same row:
dram[0]:    244150    163131     90421    114920    502959    151089    235814    317812    252880    265695    372586    229413    307284    307322    148482    126887 
dram[1]:    156304    135444    173535    146488    323215    317999    182533    218276    219011    211821    177249    218998    195747    232815    169327    169326 
dram[2]:    233894    231840    110079    173646    283898    216215    164114    161037    359490    195577    229441    253705    213606    255483    249661    151850 
dram[3]:    233260     67736    173640    166719    226582    447311    185145    231845    234448    242263    240400    294625    180415    255494    125042    215633 
dram[4]:    297824    135459    164694    138946    431413    469092    169526    175230    224245    254444    268518    301445    174742    275245    151089    193314 
dram[5]:    148484    223163    173636    176329    333635    379267    231846    308318    289144    277772    247024    320416    175904    228629    179749    243492 
dram[6]:     98988    230107    125034    177145    414390    310193    372520    230434    310583    231843    380329    313023    322058    258059    184955    107999 
dram[7]:    173618    419404    125041    104195    190358    522117    367302    366737    158875    195980    258070    306356    331501    153689    152768    217419 
dram[8]:    341096    221423    130252    110160    192947    318002    195758    224021    252680    154891    256027    175015    228024    309849    206424    180277 
dram[9]:    174534    156297    177142    254805    242458    320613    234638    236979    177342    232444    206007    220023    307305    187467    180060    350502 
dram[10]:    158907    140667    132741    256046    524627    269346    276892    171353    290512    190164    281338    325547    205400    200466    166852    243264 
average row accesses per activate:
dram[0]:  2.552632  2.309524  2.302325  2.250000  2.909091  3.000000  2.705882  2.464286  2.618182  2.666667  2.716981  2.862745  2.481482  2.576923  2.264151  2.553191 
dram[1]:  2.694444  2.400000  1.960000  2.085106  2.687500  2.612245  2.622642  2.338983  2.843137  2.571429  2.285714  2.823529  2.607843  2.700000  2.352941  2.500000 
dram[2]:  2.341463  2.341463  2.200000  2.390244  2.560000  2.666667  2.355932  2.509091  3.452381  3.000000  2.666667  2.666667  2.755102  2.576923  2.283019  2.727273 
dram[3]:  2.461539  2.461539  2.250000  2.578947  2.600000  2.285714  2.527273  2.421053  2.900000  2.685185  2.400000  2.880000  2.891304  2.955555  2.264151  2.727273 
dram[4]:  2.400000  2.285714  2.512820  2.177778  2.976744  2.529412  2.421053  2.574074  2.959184  2.979592  2.823529  2.636364  2.640000  2.693877  3.025000  3.210526 
dram[5]:  2.526316  2.341463  2.041667  2.333333  3.047619  2.723404  2.438596  2.555556  3.130435  3.428571  2.666667  2.618182  2.808511  2.808511  3.102564  2.520833 
dram[6]:  2.341463  2.341463  2.605263  2.777778  2.723404  3.555556  2.603774  2.509091  2.880000  2.636364  2.938776  3.130435  2.357143  2.750000  2.813953  2.652174 
dram[7]:  2.425000  2.232558  2.380952  2.040816  2.782609  2.580000  3.021739  2.780000  3.106383  3.200000  3.041667  2.526316  2.770833  2.588235  2.531915  2.878049 
dram[8]:  2.400000  2.133333  2.325581  2.173913  2.723404  2.461539  2.673077  2.836735  2.285714  2.959184  2.482759  2.703704  2.673077  2.750000  2.400000  2.681818 
dram[9]:  2.285714  2.594594  2.272727  2.148936  2.461539  2.723404  2.745098  2.545455  2.636364  2.716981  3.000000  3.130435  3.069767  2.714286  2.360000  2.565217 
dram[10]:  2.425000  2.285714  2.083333  2.127660  2.580000  2.844445  2.622642  2.527273  2.618182  2.666667  2.618182  2.769231  2.509434  2.693877  2.510638  2.105263 
average row locality = 22093/8487 = 2.603158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        16        16        18        17        17        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        16        16        16        16        18        12        12 
dram[2]:         0         0         2         1        16        16        17        16        17        16        16        16        18        17        13        12 
dram[3]:         0         0         2         1        18        16        17        16        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        17        17        18        16        17        16        16        12        13 
dram[5]:         0         0         1         1        16        16        17        16        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        16        16        16        16        17        16        16        16        16        12        13 
dram[7]:         1         0         2         2        16        17        17        17        18        16        18        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        17        16        17        16        18        22        16        13        11 
dram[9]:         0         0         2         3        16        16        17        17        17        16        16        16        16        17        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        16        17        16        11        13 
total reads: 2117
min_bank_accesses = 0!
chip skew: 199/187 = 1.06
average mf latency per bank:
dram[0]:     113116    108638     56897     63825     76716     86447     64624     75946     84923     90418     76847     80985     78144     70624     85692     87565
dram[1]:     116009    120544     67739     62568     87593     86129     78671     76415     83773     91362     77849     76469     72530     66958     74665     80712
dram[2]:     103583    115030     55205     60360     82405     81463     72974     66752     86227     89013     79093     84764     74781     79608     97475     89854
dram[3]:     108259    103092     67719     61906     86963     82913     74010     73545     78423     86325     78730     73512     70192     83531     86307     81524
dram[4]:      96332    105140     56612     65480     74551     75405     61396     72329     94322     79149     68154     75130     78795     77077     92048     77058
dram[5]:     104902     91083     63947     63771     87557     86848     67298     61302     74585     92008     73910     86370     68847     78088     71464     85337
dram[6]:      98391    102615     68770     61293     81254     94025     68526     66617     80722    101106     70247     73315     77642     72593     85810     82476
dram[7]:     100724     97556     64896     65185     87017     81361     70729     70984     88957     88284     81747     77821     71459     72515     93715     90350
dram[8]:     101803    103525     59804     64407     85671     86349     79623     69390     81835     90556     90705     66754     76471     76920     90095     91558
dram[9]:     112479    101661     56104     55621     83287     79339     61032     64268     85493     80468     79739     81719     73286     78890     83463     88069
dram[10]:      98374    100994     65873     59324     77767     81411     66720     71328     91047     88233     76709     82741     72768     65290     85547     84206
maximum mf latency per bank:
dram[0]:     411364    262536    254666    254688    165154    354075    155011    398385    364504    372318    324990    324977    346382    351475    338024    380129
dram[1]:     223614    408785    340617    340631    393150    233969    398373    403574    369704    408772    390550    288603    278227    346239    338027    346261
dram[2]:     301603    408798    173154    254819    205273    354071    400987    385342    364503    408779    390560    306790    317204    351439    380115    346262
dram[3]:     223609    191493    340632    332815    393160    165046    406182    403567    319848    408781    385362    390556    309450    351440    374930    374932
dram[4]:     301639    262620    183395    340618    165047    165047    400971    403574    408781    364503    210617    393155    348869    351462    346240    374930
dram[5]:     223509    223521    351489    210821    192400    165147    403546    210818    406176    406186    288635    390563    249619    309316    346241    369715
dram[6]:     220924    408796    340631    340643    171961    393172    400970    403556    361916    372312    393157    244387    351451    335422    291210    291117
dram[7]:     301630    411396    254649    351488    330226    179737    403579    400963    367098    374915    385345    387956    260019    348836    380133    380119
dram[8]:     299382    343216    254673    351472    234005    234014    406152    400978    408802    408811    393155    192571    163899    351463    377536    369721
dram[9]:     304220    304244    254674    351490    314654    215732    270288    385314    372296    372300    288603    393133    286032    348886    380132    380135
dram[10]:     299378    304185    351478    241766    265154    265191    406165    380123    408785    367120    387964    387967    348882    200177    374935    367116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260894 n_act=781 n_pre=765 n_req=2011 n_rd=7268 n_write=194 bw_util=0.00238
n_activity=40952 dram_eff=0.3644
bk0: 388a 6265713i bk1: 384a 6265787i bk2: 388a 6265369i bk3: 388a 6265787i bk4: 448a 6265825i bk5: 448a 6265493i bk6: 488a 6265258i bk7: 488a 6265153i bk8: 512a 6264639i bk9: 512a 6264848i bk10: 512a 6265061i bk11: 512a 6265562i bk12: 468a 6265612i bk13: 468a 6265218i bk14: 432a 6265157i bk15: 432a 6264949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260856 n_act=803 n_pre=787 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002378
n_activity=41167 dram_eff=0.3622
bk0: 384a 6265584i bk1: 384a 6265882i bk2: 388a 6265924i bk3: 388a 6265286i bk4: 448a 6265882i bk5: 448a 6265821i bk6: 488a 6265213i bk7: 488a 6264947i bk8: 512a 6265202i bk9: 512a 6264739i bk10: 512a 6265251i bk11: 512a 6265088i bk12: 468a 6265319i bk13: 468a 6265167i bk14: 432a 6265395i bk15: 432a 6265390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260909 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002379
n_activity=40454 dram_eff=0.3687
bk0: 384a 6265543i bk1: 384a 6265386i bk2: 388a 6265421i bk3: 388a 6265365i bk4: 448a 6265539i bk5: 448a 6265526i bk6: 488a 6265159i bk7: 488a 6265499i bk8: 512a 6265625i bk9: 512a 6264920i bk10: 512a 6264817i bk11: 512a 6265039i bk12: 468a 6265283i bk13: 468a 6265425i bk14: 432a 6265118i bk15: 432a 6264956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0212742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260902 n_act=780 n_pre=764 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002378
n_activity=41021 dram_eff=0.3635
bk0: 384a 6266202i bk1: 384a 6266331i bk2: 388a 6266593i bk3: 388a 6265915i bk4: 448a 6266282i bk5: 448a 6266009i bk6: 488a 6265485i bk7: 488a 6265587i bk8: 512a 6265739i bk9: 512a 6265160i bk10: 512a 6265209i bk11: 512a 6264912i bk12: 468a 6265277i bk13: 468a 6265050i bk14: 432a 6265363i bk15: 432a 6265308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260957 n_act=752 n_pre=736 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002379
n_activity=40096 dram_eff=0.372
bk0: 384a 6265380i bk1: 384a 6265388i bk2: 388a 6266044i bk3: 388a 6265625i bk4: 448a 6265792i bk5: 448a 6265977i bk6: 488a 6265417i bk7: 488a 6265037i bk8: 512a 6265369i bk9: 512a 6264830i bk10: 512a 6264897i bk11: 512a 6264361i bk12: 464a 6265394i bk13: 464a 6265238i bk14: 436a 6265520i bk15: 436a 6265109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260973 n_act=747 n_pre=731 n_req=2003 n_rd=7264 n_write=187 bw_util=0.002377
n_activity=40059 dram_eff=0.372
bk0: 384a 6265759i bk1: 384a 6266081i bk2: 388a 6266436i bk3: 388a 6266175i bk4: 448a 6266234i bk5: 448a 6266363i bk6: 488a 6265329i bk7: 488a 6265461i bk8: 512a 6265478i bk9: 512a 6265049i bk10: 512a 6265050i bk11: 512a 6265201i bk12: 464a 6265608i bk13: 464a 6265390i bk14: 436a 6265535i bk15: 436a 6264995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0222943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260977 n_act=740 n_pre=724 n_req=2007 n_rd=7272 n_write=189 bw_util=0.00238
n_activity=40333 dram_eff=0.37
bk0: 384a 6265444i bk1: 384a 6265632i bk2: 392a 6265919i bk3: 392a 6265387i bk4: 448a 6266235i bk5: 448a 6266020i bk6: 488a 6265731i bk7: 488a 6265153i bk8: 512a 6265133i bk9: 512a 6264711i bk10: 512a 6264846i bk11: 512a 6264730i bk12: 464a 6265360i bk13: 464a 6265709i bk14: 436a 6265539i bk15: 436a 6265204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260966 n_act=750 n_pre=734 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002377
n_activity=40379 dram_eff=0.3691
bk0: 384a 6265490i bk1: 384a 6265272i bk2: 392a 6265373i bk3: 392a 6265553i bk4: 448a 6266329i bk5: 448a 6266421i bk6: 488a 6266170i bk7: 488a 6266310i bk8: 512a 6266120i bk9: 512a 6265518i bk10: 512a 6265249i bk11: 512a 6264949i bk12: 464a 6265728i bk13: 464a 6265198i bk14: 428a 6265436i bk15: 428a 6265210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216413
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260875 n_act=792 n_pre=776 n_req=2014 n_rd=7260 n_write=199 bw_util=0.002379
n_activity=41175 dram_eff=0.3623
bk0: 384a 6265968i bk1: 384a 6266029i bk2: 392a 6265953i bk3: 392a 6266251i bk4: 448a 6266265i bk5: 448a 6266393i bk6: 488a 6265890i bk7: 488a 6265821i bk8: 512a 6265358i bk9: 512a 6265516i bk10: 512a 6265359i bk11: 512a 6265119i bk12: 468a 6265434i bk13: 464a 6265392i bk14: 428a 6265423i bk15: 428a 6265413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0196424
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260933 n_act=765 n_pre=749 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002378
n_activity=39705 dram_eff=0.3755
bk0: 384a 6266176i bk1: 384a 6265771i bk2: 392a 6265516i bk3: 392a 6265171i bk4: 448a 6265378i bk5: 448a 6265348i bk6: 492a 6265554i bk7: 492a 6265069i bk8: 512a 6265238i bk9: 512a 6264983i bk10: 512a 6265250i bk11: 512a 6265013i bk12: 464a 6265572i bk13: 464a 6265682i bk14: 428a 6265355i bk15: 428a 6265155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6269902 n_nop=6260859 n_act=802 n_pre=786 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002378
n_activity=41018 dram_eff=0.3635
bk0: 384a 6265533i bk1: 384a 6265483i bk2: 392a 6265521i bk3: 392a 6265458i bk4: 448a 6265250i bk5: 448a 6265420i bk6: 492a 6265024i bk7: 492a 6264835i bk8: 512a 6264817i bk9: 512a 6264642i bk10: 512a 6264740i bk11: 512a 6264984i bk12: 464a 6265462i bk13: 464a 6265135i bk14: 428a 6265124i bk15: 428a 6264967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.40967
	minimum = 6
	maximum = 30
Network latency average = 8.26709
	minimum = 6
	maximum = 26
Slowest packet = 2371339
Flit latency average = 8.06022
	minimum = 6
	maximum = 25
Slowest flit = 4077165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426667
	minimum = 0.0333333 (at node 1)
	maximum = 0.05 (at node 34)
Accepted packet rate average = 0.0426667
	minimum = 0.0333333 (at node 1)
	maximum = 0.05 (at node 34)
Injected flit rate average = 0.064
	minimum = 0.0333333 (at node 1)
	maximum = 0.1 (at node 34)
Accepted flit rate average= 0.064
	minimum = 0.0479167 (at node 28)
	maximum = 0.0833333 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.257 (20 samples)
	minimum = 6 (20 samples)
	maximum = 303.25 (20 samples)
Network latency average = 19.5193 (20 samples)
	minimum = 6 (20 samples)
	maximum = 237.8 (20 samples)
Flit latency average = 20.4856 (20 samples)
	minimum = 6 (20 samples)
	maximum = 237.1 (20 samples)
Fragmentation average = 0.00504 (20 samples)
	minimum = 0 (20 samples)
	maximum = 75.25 (20 samples)
Injected packet rate average = 0.0156417 (20 samples)
	minimum = 0.0117644 (20 samples)
	maximum = 0.0378813 (20 samples)
Accepted packet rate average = 0.0156417 (20 samples)
	minimum = 0.0117644 (20 samples)
	maximum = 0.0378813 (20 samples)
Injected flit rate average = 0.0241773 (20 samples)
	minimum = 0.013904 (20 samples)
	maximum = 0.0543529 (20 samples)
Accepted flit rate average = 0.0241773 (20 samples)
	minimum = 0.0177708 (20 samples)
	maximum = 0.0693278 (20 samples)
Injected packet size average = 1.5457 (20 samples)
Accepted packet size average = 1.5457 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 10 sec (8410 sec)
gpgpu_simulation_rate = 3751 (inst/sec)
gpgpu_simulation_rate = 935 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 37445 Tlb_hit: 35310 Tlb_miss: 2135 Tlb_hit_rate: 0.942983
Shader1: Tlb_access: 38935 Tlb_hit: 36806 Tlb_miss: 2129 Tlb_hit_rate: 0.945319
Shader2: Tlb_access: 39544 Tlb_hit: 37323 Tlb_miss: 2221 Tlb_hit_rate: 0.943835
Shader3: Tlb_access: 38407 Tlb_hit: 36259 Tlb_miss: 2148 Tlb_hit_rate: 0.944073
Shader4: Tlb_access: 37709 Tlb_hit: 35601 Tlb_miss: 2108 Tlb_hit_rate: 0.944098
Shader5: Tlb_access: 38577 Tlb_hit: 36507 Tlb_miss: 2070 Tlb_hit_rate: 0.946341
Shader6: Tlb_access: 37696 Tlb_hit: 35596 Tlb_miss: 2100 Tlb_hit_rate: 0.944291
Shader7: Tlb_access: 38147 Tlb_hit: 36036 Tlb_miss: 2111 Tlb_hit_rate: 0.944661
Shader8: Tlb_access: 41225 Tlb_hit: 39071 Tlb_miss: 2154 Tlb_hit_rate: 0.947750
Shader9: Tlb_access: 41675 Tlb_hit: 39414 Tlb_miss: 2261 Tlb_hit_rate: 0.945747
Shader10: Tlb_access: 41476 Tlb_hit: 39197 Tlb_miss: 2279 Tlb_hit_rate: 0.945053
Shader11: Tlb_access: 39850 Tlb_hit: 37628 Tlb_miss: 2222 Tlb_hit_rate: 0.944241
Shader12: Tlb_access: 43898 Tlb_hit: 41599 Tlb_miss: 2299 Tlb_hit_rate: 0.947629
Shader13: Tlb_access: 43790 Tlb_hit: 41467 Tlb_miss: 2323 Tlb_hit_rate: 0.946951
Shader14: Tlb_access: 43987 Tlb_hit: 41643 Tlb_miss: 2344 Tlb_hit_rate: 0.946712
Shader15: Tlb_access: 44478 Tlb_hit: 42140 Tlb_miss: 2338 Tlb_hit_rate: 0.947435
Shader16: Tlb_access: 45581 Tlb_hit: 43197 Tlb_miss: 2384 Tlb_hit_rate: 0.947698
Shader17: Tlb_access: 47372 Tlb_hit: 44892 Tlb_miss: 2480 Tlb_hit_rate: 0.947648
Shader18: Tlb_access: 45542 Tlb_hit: 43083 Tlb_miss: 2459 Tlb_hit_rate: 0.946006
Shader19: Tlb_access: 47044 Tlb_hit: 44639 Tlb_miss: 2405 Tlb_hit_rate: 0.948878
Shader20: Tlb_access: 44806 Tlb_hit: 42392 Tlb_miss: 2414 Tlb_hit_rate: 0.946123
Shader21: Tlb_access: 44506 Tlb_hit: 42092 Tlb_miss: 2414 Tlb_hit_rate: 0.945760
Shader22: Tlb_access: 43568 Tlb_hit: 41183 Tlb_miss: 2385 Tlb_hit_rate: 0.945258
Shader23: Tlb_access: 44217 Tlb_hit: 41779 Tlb_miss: 2438 Tlb_hit_rate: 0.944863
Shader24: Tlb_access: 42765 Tlb_hit: 40445 Tlb_miss: 2320 Tlb_hit_rate: 0.945750
Shader25: Tlb_access: 41990 Tlb_hit: 39640 Tlb_miss: 2350 Tlb_hit_rate: 0.944034
Shader26: Tlb_access: 42425 Tlb_hit: 40089 Tlb_miss: 2336 Tlb_hit_rate: 0.944938
Shader27: Tlb_access: 42072 Tlb_hit: 39744 Tlb_miss: 2328 Tlb_hit_rate: 0.944666
Tlb_tot_access: 1178727 Tlb_tot_hit: 1114772, Tlb_tot_miss: 63955, Tlb_tot_hit_rate: 0.945742
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 260 Tlb_invalidate: 195 Tlb_evict: 0 Tlb_page_evict: 195
Shader1: Tlb_validate: 267 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader2: Tlb_validate: 271 Tlb_invalidate: 201 Tlb_evict: 0 Tlb_page_evict: 201
Shader3: Tlb_validate: 270 Tlb_invalidate: 205 Tlb_evict: 0 Tlb_page_evict: 205
Shader4: Tlb_validate: 269 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader5: Tlb_validate: 266 Tlb_invalidate: 200 Tlb_evict: 0 Tlb_page_evict: 200
Shader6: Tlb_validate: 261 Tlb_invalidate: 204 Tlb_evict: 0 Tlb_page_evict: 204
Shader7: Tlb_validate: 264 Tlb_invalidate: 195 Tlb_evict: 0 Tlb_page_evict: 195
Shader8: Tlb_validate: 267 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader9: Tlb_validate: 270 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader10: Tlb_validate: 269 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader11: Tlb_validate: 267 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader12: Tlb_validate: 276 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader13: Tlb_validate: 278 Tlb_invalidate: 211 Tlb_evict: 0 Tlb_page_evict: 211
Shader14: Tlb_validate: 264 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader15: Tlb_validate: 265 Tlb_invalidate: 211 Tlb_evict: 0 Tlb_page_evict: 211
Shader16: Tlb_validate: 285 Tlb_invalidate: 229 Tlb_evict: 0 Tlb_page_evict: 229
Shader17: Tlb_validate: 281 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader18: Tlb_validate: 276 Tlb_invalidate: 213 Tlb_evict: 0 Tlb_page_evict: 213
Shader19: Tlb_validate: 278 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader20: Tlb_validate: 280 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader21: Tlb_validate: 270 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader22: Tlb_validate: 276 Tlb_invalidate: 213 Tlb_evict: 0 Tlb_page_evict: 213
Shader23: Tlb_validate: 273 Tlb_invalidate: 211 Tlb_evict: 0 Tlb_page_evict: 211
Shader24: Tlb_validate: 276 Tlb_invalidate: 209 Tlb_evict: 0 Tlb_page_evict: 209
Shader25: Tlb_validate: 269 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader26: Tlb_validate: 278 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader27: Tlb_validate: 264 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Tlb_tot_valiate: 7590 Tlb_invalidate: 5842, Tlb_tot_evict: 0, Tlb_tot_evict page: 5842
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525095 Trashed: 1 | Total 37
Shader1: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Total 36
Shader2: Page: 524916 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525270 Trashed: 1 | Total 41
Shader3: Page: 524889 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525106 Trashed: 1 | Page: 525187 Trashed: 1 | Page: 525273 Trashed: 1 | Total 42
Shader4: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525360 Trashed: 1 | Total 41
Shader5: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525363 Trashed: 1 | Total 38
Shader6: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Total 40
Shader7: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525199 Trashed: 1 | Page: 525369 Trashed: 1 | Page: 525563 Trashed: 1 | Total 43
Shader8: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525119 Trashed: 1 | Page: 525288 Trashed: 1 | Total 40
Shader9: Page: 524895 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525124 Trashed: 1 | Total 41
Shader10: Page: 524988 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525052 Trashed: 1 | Page: 525402 Trashed: 1 | Total 42
Shader11: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525297 Trashed: 1 | Total 40
Shader12: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525384 Trashed: 1 | Total 40
Shader13: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525134 Trashed: 1 | Page: 525303 Trashed: 1 | Total 39
Shader14: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Total 39
Shader15: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Total 39
Shader16: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525227 Trashed: 1 | Page: 525228 Trashed: 1 | Total 40
Shader17: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525063 Trashed: 1 | Page: 525145 Trashed: 1 | Page: 525399 Trashed: 1 | Total 40
Shader18: Page: 524907 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525160 Trashed: 1 | Page: 525161 Trashed: 1 | Total 42
Shader19: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525405 Trashed: 1 | Total 40
Shader20: Page: 524934 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525242 Trashed: 1 | Page: 525408 Trashed: 1 | Total 40
Shader21: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525086 Trashed: 1 | Page: 525241 Trashed: 1 | Total 38
Shader22: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525414 Trashed: 1 | Total 38
Shader23: Page: 524909 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Total 38
Shader24: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525420 Trashed: 1 | Total 40
Shader25: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525254 Trashed: 1 | Page: 525256 Trashed: 1 | Total 39
Shader26: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Total 39
Shader27: Page: 524992 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525414 Trashed: 1 | Total 40
Tlb_tot_thrash: 1112
========================================Page fault statistics==============================
Shader0: Page_table_access:2135 Page_hit: 1278 Page_miss: 857 Page_hit_rate: 0.598595
Shader1: Page_table_access:2129 Page_hit: 1412 Page_miss: 717 Page_hit_rate: 0.663222
Shader2: Page_table_access:2221 Page_hit: 1472 Page_miss: 749 Page_hit_rate: 0.662765
Shader3: Page_table_access:2148 Page_hit: 1534 Page_miss: 614 Page_hit_rate: 0.714153
Shader4: Page_table_access:2108 Page_hit: 1472 Page_miss: 636 Page_hit_rate: 0.698292
Shader5: Page_table_access:2070 Page_hit: 1419 Page_miss: 651 Page_hit_rate: 0.685507
Shader6: Page_table_access:2100 Page_hit: 1582 Page_miss: 518 Page_hit_rate: 0.753333
Shader7: Page_table_access:2111 Page_hit: 1543 Page_miss: 568 Page_hit_rate: 0.730933
Shader8: Page_table_access:2154 Page_hit: 1356 Page_miss: 798 Page_hit_rate: 0.629526
Shader9: Page_table_access:2261 Page_hit: 1556 Page_miss: 705 Page_hit_rate: 0.688191
Shader10: Page_table_access:2279 Page_hit: 1592 Page_miss: 687 Page_hit_rate: 0.698552
Shader11: Page_table_access:2222 Page_hit: 1512 Page_miss: 710 Page_hit_rate: 0.680468
Shader12: Page_table_access:2299 Page_hit: 1465 Page_miss: 834 Page_hit_rate: 0.637234
Shader13: Page_table_access:2323 Page_hit: 1563 Page_miss: 760 Page_hit_rate: 0.672837
Shader14: Page_table_access:2344 Page_hit: 1506 Page_miss: 838 Page_hit_rate: 0.642491
Shader15: Page_table_access:2338 Page_hit: 1483 Page_miss: 855 Page_hit_rate: 0.634303
Shader16: Page_table_access:2384 Page_hit: 1386 Page_miss: 998 Page_hit_rate: 0.581376
Shader17: Page_table_access:2480 Page_hit: 1530 Page_miss: 950 Page_hit_rate: 0.616935
Shader18: Page_table_access:2459 Page_hit: 1346 Page_miss: 1113 Page_hit_rate: 0.547377
Shader19: Page_table_access:2405 Page_hit: 1521 Page_miss: 884 Page_hit_rate: 0.632432
Shader20: Page_table_access:2414 Page_hit: 1368 Page_miss: 1046 Page_hit_rate: 0.566694
Shader21: Page_table_access:2414 Page_hit: 1562 Page_miss: 852 Page_hit_rate: 0.647059
Shader22: Page_table_access:2385 Page_hit: 1474 Page_miss: 911 Page_hit_rate: 0.618029
Shader23: Page_table_access:2438 Page_hit: 1579 Page_miss: 859 Page_hit_rate: 0.647662
Shader24: Page_table_access:2320 Page_hit: 1465 Page_miss: 855 Page_hit_rate: 0.631465
Shader25: Page_table_access:2350 Page_hit: 1599 Page_miss: 751 Page_hit_rate: 0.680426
Shader26: Page_table_access:2336 Page_hit: 1518 Page_miss: 818 Page_hit_rate: 0.649829
Shader27: Page_table_access:2328 Page_hit: 1474 Page_miss: 854 Page_hit_rate: 0.633161
Page_table_tot_access: 63955 Page_tot_hit: 41567, Page_tot_miss 22388, Page_tot_hit_rate: 0.649941 Page_tot_fault: 1002 Page_tot_pending: 21386
Total_memory_access_page_fault: 1002, Average_latency: 4580936.000000
========================================Page thrashing statistics==============================
Page_validate: 1734 Page_evict_dirty: 126 Page_evict_not_dirty: 1058
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 2
Page: 524873 Thrashed: 2
Page: 524874 Thrashed: 2
Page: 524875 Thrashed: 1
Page: 524876 Thrashed: 1
Page: 524877 Thrashed: 1
Page: 524878 Thrashed: 1
Page: 524879 Thrashed: 2
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 1
Page: 524883 Thrashed: 1
Page: 524884 Thrashed: 2
Page: 524885 Thrashed: 3
Page: 524886 Thrashed: 2
Page: 524887 Thrashed: 2
Page: 524889 Thrashed: 3
Page: 524890 Thrashed: 1
Page: 524891 Thrashed: 1
Page: 524892 Thrashed: 2
Page: 524893 Thrashed: 2
Page: 524894 Thrashed: 2
Page: 524895 Thrashed: 2
Page: 524896 Thrashed: 3
Page: 524897 Thrashed: 2
Page: 524898 Thrashed: 1
Page: 524900 Thrashed: 1
Page: 524901 Thrashed: 2
Page: 524902 Thrashed: 1
Page: 524903 Thrashed: 2
Page: 524904 Thrashed: 1
Page: 524905 Thrashed: 1
Page: 524906 Thrashed: 1
Page: 524907 Thrashed: 2
Page: 524908 Thrashed: 2
Page: 524909 Thrashed: 2
Page: 524910 Thrashed: 1
Page: 524911 Thrashed: 2
Page: 524912 Thrashed: 1
Page: 524913 Thrashed: 1
Page: 524914 Thrashed: 2
Page: 524916 Thrashed: 1
Page: 524917 Thrashed: 2
Page: 524918 Thrashed: 1
Page: 524920 Thrashed: 1
Page: 524921 Thrashed: 1
Page: 524922 Thrashed: 2
Page: 524923 Thrashed: 1
Page: 524924 Thrashed: 1
Page: 524925 Thrashed: 1
Page: 524926 Thrashed: 1
Page: 524927 Thrashed: 1
Page: 524928 Thrashed: 1
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 1
Page: 524931 Thrashed: 2
Page: 524932 Thrashed: 1
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 2
Page: 524938 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 1
Page: 524943 Thrashed: 1
Page: 524944 Thrashed: 1
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524949 Thrashed: 1
Page: 524951 Thrashed: 1
Page: 524952 Thrashed: 1
Page: 524953 Thrashed: 1
Page: 524955 Thrashed: 1
Page: 524956 Thrashed: 1
Page: 524957 Thrashed: 1
Page: 524958 Thrashed: 1
Page: 524959 Thrashed: 1
Page: 524961 Thrashed: 1
Page: 524962 Thrashed: 1
Page: 524963 Thrashed: 1
Page: 524965 Thrashed: 1
Page: 524966 Thrashed: 1
Page: 524967 Thrashed: 1
Page: 524968 Thrashed: 1
Page: 524970 Thrashed: 1
Page: 524972 Thrashed: 1
Page: 524973 Thrashed: 1
Page: 524974 Thrashed: 1
Page: 524976 Thrashed: 1
Page: 524978 Thrashed: 1
Page: 524980 Thrashed: 1
Page: 524981 Thrashed: 5
Page: 524982 Thrashed: 5
Page: 524983 Thrashed: 6
Page: 524984 Thrashed: 5
Page: 524985 Thrashed: 6
Page: 524986 Thrashed: 6
Page: 524987 Thrashed: 6
Page: 524988 Thrashed: 6
Page: 524989 Thrashed: 5
Page: 524990 Thrashed: 5
Page: 524991 Thrashed: 4
Page: 524992 Thrashed: 5
Page: 524993 Thrashed: 5
Page: 524994 Thrashed: 5
Page: 524995 Thrashed: 5
Page: 524996 Thrashed: 6
Page: 524997 Thrashed: 4
Page: 524998 Thrashed: 4
Page: 524999 Thrashed: 4
Page: 525000 Thrashed: 4
Page: 525001 Thrashed: 4
Page: 525002 Thrashed: 4
Page: 525003 Thrashed: 4
Page: 525004 Thrashed: 4
Page: 525005 Thrashed: 4
Page: 525006 Thrashed: 4
Page: 525007 Thrashed: 4
Page: 525008 Thrashed: 4
Page: 525009 Thrashed: 4
Page: 525010 Thrashed: 4
Page: 525011 Thrashed: 4
Page: 525012 Thrashed: 4
Page: 525045 Thrashed: 3
Page: 525046 Thrashed: 2
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 1
Page: 525049 Thrashed: 3
Page: 525050 Thrashed: 1
Page: 525051 Thrashed: 2
Page: 525052 Thrashed: 3
Page: 525053 Thrashed: 1
Page: 525054 Thrashed: 3
Page: 525055 Thrashed: 2
Page: 525056 Thrashed: 3
Page: 525057 Thrashed: 3
Page: 525058 Thrashed: 2
Page: 525059 Thrashed: 3
Page: 525060 Thrashed: 1
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 1
Page: 525063 Thrashed: 2
Page: 525064 Thrashed: 2
Page: 525065 Thrashed: 2
Page: 525066 Thrashed: 1
Page: 525067 Thrashed: 1
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 2
Page: 525071 Thrashed: 1
Page: 525072 Thrashed: 3
Page: 525074 Thrashed: 2
Page: 525075 Thrashed: 2
Page: 525076 Thrashed: 2
Page: 525077 Thrashed: 1
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 2
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 2
Page: 525083 Thrashed: 2
Page: 525084 Thrashed: 2
Page: 525086 Thrashed: 3
Page: 525087 Thrashed: 3
Page: 525088 Thrashed: 2
Page: 525089 Thrashed: 2
Page: 525090 Thrashed: 1
Page: 525091 Thrashed: 2
Page: 525092 Thrashed: 2
Page: 525093 Thrashed: 2
Page: 525094 Thrashed: 3
Page: 525095 Thrashed: 3
Page: 525096 Thrashed: 3
Page: 525097 Thrashed: 2
Page: 525098 Thrashed: 3
Page: 525099 Thrashed: 3
Page: 525100 Thrashed: 2
Page: 525101 Thrashed: 2
Page: 525102 Thrashed: 2
Page: 525103 Thrashed: 1
Page: 525104 Thrashed: 3
Page: 525105 Thrashed: 4
Page: 525106 Thrashed: 3
Page: 525107 Thrashed: 3
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 3
Page: 525110 Thrashed: 2
Page: 525111 Thrashed: 2
Page: 525112 Thrashed: 2
Page: 525113 Thrashed: 1
Page: 525114 Thrashed: 2
Page: 525115 Thrashed: 1
Page: 525116 Thrashed: 3
Page: 525117 Thrashed: 3
Page: 525118 Thrashed: 3
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 3
Page: 525121 Thrashed: 1
Page: 525122 Thrashed: 3
Page: 525123 Thrashed: 3
Page: 525124 Thrashed: 2
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 3
Page: 525127 Thrashed: 2
Page: 525128 Thrashed: 1
Page: 525129 Thrashed: 2
Page: 525130 Thrashed: 3
Page: 525131 Thrashed: 1
Page: 525133 Thrashed: 1
Page: 525134 Thrashed: 2
Page: 525136 Thrashed: 2
Page: 525137 Thrashed: 2
Page: 525138 Thrashed: 2
Page: 525139 Thrashed: 1
Page: 525140 Thrashed: 1
Page: 525141 Thrashed: 3
Page: 525142 Thrashed: 3
Page: 525143 Thrashed: 2
Page: 525144 Thrashed: 3
Page: 525145 Thrashed: 2
Page: 525146 Thrashed: 1
Page: 525147 Thrashed: 2
Page: 525148 Thrashed: 2
Page: 525149 Thrashed: 2
Page: 525151 Thrashed: 2
Page: 525152 Thrashed: 1
Page: 525153 Thrashed: 2
Page: 525154 Thrashed: 1
Page: 525155 Thrashed: 1
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 1
Page: 525158 Thrashed: 2
Page: 525159 Thrashed: 3
Page: 525160 Thrashed: 3
Page: 525161 Thrashed: 2
Page: 525162 Thrashed: 2
Page: 525163 Thrashed: 3
Page: 525164 Thrashed: 1
Page: 525165 Thrashed: 2
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 2
Page: 525169 Thrashed: 1
Page: 525170 Thrashed: 2
Page: 525171 Thrashed: 2
Page: 525172 Thrashed: 2
Page: 525173 Thrashed: 2
Page: 525174 Thrashed: 2
Page: 525175 Thrashed: 2
Page: 525176 Thrashed: 2
Page: 525177 Thrashed: 2
Page: 525178 Thrashed: 2
Page: 525179 Thrashed: 2
Page: 525180 Thrashed: 2
Page: 525181 Thrashed: 2
Page: 525182 Thrashed: 1
Page: 525183 Thrashed: 2
Page: 525184 Thrashed: 2
Page: 525185 Thrashed: 2
Page: 525186 Thrashed: 3
Page: 525187 Thrashed: 2
Page: 525188 Thrashed: 1
Page: 525189 Thrashed: 2
Page: 525190 Thrashed: 2
Page: 525191 Thrashed: 2
Page: 525192 Thrashed: 2
Page: 525193 Thrashed: 2
Page: 525194 Thrashed: 3
Page: 525195 Thrashed: 2
Page: 525196 Thrashed: 1
Page: 525197 Thrashed: 1
Page: 525198 Thrashed: 1
Page: 525199 Thrashed: 2
Page: 525200 Thrashed: 1
Page: 525201 Thrashed: 1
Page: 525202 Thrashed: 2
Page: 525203 Thrashed: 2
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 2
Page: 525207 Thrashed: 2
Page: 525208 Thrashed: 1
Page: 525210 Thrashed: 2
Page: 525211 Thrashed: 2
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 2
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 1
Page: 525221 Thrashed: 1
Page: 525222 Thrashed: 1
Page: 525223 Thrashed: 2
Page: 525224 Thrashed: 1
Page: 525225 Thrashed: 1
Page: 525226 Thrashed: 1
Page: 525227 Thrashed: 2
Page: 525228 Thrashed: 2
Page: 525230 Thrashed: 1
Page: 525231 Thrashed: 2
Page: 525232 Thrashed: 2
Page: 525233 Thrashed: 2
Page: 525234 Thrashed: 1
Page: 525235 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525238 Thrashed: 1
Page: 525239 Thrashed: 1
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 3
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 1
Page: 525244 Thrashed: 1
Page: 525245 Thrashed: 1
Page: 525246 Thrashed: 1
Page: 525247 Thrashed: 2
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 1
Page: 525250 Thrashed: 3
Page: 525251 Thrashed: 2
Page: 525252 Thrashed: 2
Page: 525253 Thrashed: 2
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 1
Page: 525257 Thrashed: 1
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 1
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 1
Page: 525262 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525264 Thrashed: 1
Page: 525265 Thrashed: 1
Page: 525266 Thrashed: 1
Page: 525267 Thrashed: 1
Page: 525268 Thrashed: 2
Page: 525269 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 1
Page: 525275 Thrashed: 1
Page: 525276 Thrashed: 2
Page: 525277 Thrashed: 1
Page: 525278 Thrashed: 1
Page: 525279 Thrashed: 1
Page: 525281 Thrashed: 1
Page: 525286 Thrashed: 2
Page: 525288 Thrashed: 1
Page: 525289 Thrashed: 1
Page: 525291 Thrashed: 1
Page: 525292 Thrashed: 1
Page: 525293 Thrashed: 1
Page: 525295 Thrashed: 2
Page: 525296 Thrashed: 2
Page: 525297 Thrashed: 1
Page: 525299 Thrashed: 2
Page: 525302 Thrashed: 1
Page: 525303 Thrashed: 1
Page: 525304 Thrashed: 1
Page: 525307 Thrashed: 1
Page: 525308 Thrashed: 1
Page: 525309 Thrashed: 1
Page: 525311 Thrashed: 1
Page: 525314 Thrashed: 1
Page: 525317 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525319 Thrashed: 1
Page: 525320 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525322 Thrashed: 2
Page: 525323 Thrashed: 1
Page: 525325 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525327 Thrashed: 1
Page: 525329 Thrashed: 1
Page: 525331 Thrashed: 1
Page: 525332 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525335 Thrashed: 1
Page: 525337 Thrashed: 1
Page: 525338 Thrashed: 1
Page: 525339 Thrashed: 1
Page: 525341 Thrashed: 1
Page: 525342 Thrashed: 1
Page: 525345 Thrashed: 1
Page: 525346 Thrashed: 1
Page: 525348 Thrashed: 1
Page: 525349 Thrashed: 1
Page: 525350 Thrashed: 1
Page: 525353 Thrashed: 1
Page: 525356 Thrashed: 1
Page: 525358 Thrashed: 1
Page: 525359 Thrashed: 1
Page: 525360 Thrashed: 1
Page: 525361 Thrashed: 1
Page: 525363 Thrashed: 1
Page: 525364 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525367 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 1
Page: 525370 Thrashed: 1
Page: 525371 Thrashed: 1
Page: 525373 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525377 Thrashed: 1
Page: 525379 Thrashed: 1
Page: 525382 Thrashed: 5
Page: 525383 Thrashed: 4
Page: 525384 Thrashed: 4
Page: 525385 Thrashed: 5
Page: 525386 Thrashed: 5
Page: 525387 Thrashed: 5
Page: 525388 Thrashed: 4
Page: 525389 Thrashed: 5
Page: 525390 Thrashed: 4
Page: 525391 Thrashed: 5
Page: 525392 Thrashed: 5
Page: 525393 Thrashed: 5
Page: 525394 Thrashed: 5
Page: 525395 Thrashed: 5
Page: 525396 Thrashed: 5
Page: 525397 Thrashed: 6
Page: 525398 Thrashed: 6
Page: 525399 Thrashed: 6
Page: 525400 Thrashed: 6
Page: 525401 Thrashed: 5
Page: 525402 Thrashed: 6
Page: 525403 Thrashed: 6
Page: 525404 Thrashed: 6
Page: 525405 Thrashed: 6
Page: 525406 Thrashed: 4
Page: 525407 Thrashed: 5
Page: 525408 Thrashed: 5
Page: 525409 Thrashed: 4
Page: 525410 Thrashed: 5
Page: 525411 Thrashed: 5
Page: 525412 Thrashed: 4
Page: 525413 Thrashed: 4
Page: 525414 Thrashed: 5
Page: 525415 Thrashed: 5
Page: 525416 Thrashed: 5
Page: 525417 Thrashed: 4
Page: 525418 Thrashed: 5
Page: 525419 Thrashed: 4
Page: 525420 Thrashed: 5
Page: 525421 Thrashed: 5
Page: 525422 Thrashed: 4
Page: 525423 Thrashed: 4
Page: 525424 Thrashed: 5
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 4
Page: 525427 Thrashed: 6
Page: 525428 Thrashed: 5
Page: 525563 Thrashed: 1
Page_tot_thrash: 977
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.300982
[0-25]: 0.865378, [26-50]: 0.000942, [51-75]: 0.005901, [76-100]: 0.127778
Pcie_write_utilization: 0.206249
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1887647 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(354.292358)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1366646 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1366646----T:  1369251 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1369251----T:  1371856 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1371856----T:  1374461 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1374461----T:  1377066 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1377066----T:  1379671 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1379671----T:  1382276 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1382276----T:  1384881 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1384881----T:  1387486 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1387486----T:  1390091 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1390091----T:  1392696 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1392696----T:  1395301 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1395301----T:  1397906 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1397906----T:  1400511 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1400511----T:  1403116 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1403116----T:  1405721 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1405721----T:  1408326 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1408326----T:  1410931 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1410931----T:  1413536 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1413536----T:  1416141 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1416141----T:  1418746 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1418746----T:  1421351 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1421351----T:  1423956 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423956----T:  1426561 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1426561----T:  1429166 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1429166----T:  1431771 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1431771----T:  1434376 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1434376----T:  1436981 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436981----T:  1439586 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1439586----T:  1442191 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1442191----T:  1444796 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1444796----T:  1447401 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1447401----T:  1450006 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1450006----T:  1452611 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1452611----T:  1455216 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1455216----T:  1457821 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1457821----T:  1460426 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1460426----T:  1463031 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1463031----T:  1465636 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1465636----T:  1468241 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1468241----T:  1470846 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1470846----T:  1473451 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1473451----T:  1476056 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1476056----T:  1537363 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1476056----T:  1478661 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1478661----T:  1481266 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1481266----T:  1483871 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1483871----T:  1486476 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1486476----T:  1489081 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1489081----T:  1491686 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1491686----T:  1494291 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1494291----T:  1496896 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1496896----T:  1499501 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1499501----T:  1502106 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1502106----T:  1504711 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1504711----T:  1507316 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1507316----T:  1509921 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1509921----T:  1512526 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1512526----T:  1515131 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1515131----T:  1517736 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1517736----T:  1520341 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1520341----T:  1522946 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1522946----T:  1525551 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1525551----T:  1528156 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1528156----T:  1530761 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1530761----T:  1533366 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1533366----T:  1535971 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535971----T:  1538576 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1538576----T:  1541181 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1541181----T:  1543786 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1543786----T:  1546391 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1546391----T:  1548996 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548996----T:  1551601 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1551601----T:  1554206 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1554206----T:  1556811 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1556811----T:  1559416 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1559416----T:  1562021 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1562021----T:  1564626 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1564626----T:  1567231 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1567231----T:  1569836 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1569836----T:  1572441 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1572441----T:  1575046 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1575046----T:  1577651 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1577651----T:  1580256 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1580256----T:  1582861 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1582861----T:  1585466 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1585466----T:  1588071 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1588071----T:  1590676 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1590676----T:  1593281 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1593281----T:  1595886 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1595886----T:  1598491 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1598491----T:  1601096 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1601096----T:  1603701 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1603701----T:  1606306 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1606306----T:  1608911 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1608911----T:  1611516 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1611516----T:  1614121 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1614121----T:  1616726 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1616726----T:  1619331 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1619331----T:  1621936 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1621936----T:  1624541 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1624541----T:  1627146 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1627146----T:  1629751 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1629751----T:  1632356 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1632356----T:  1634961 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634961----T:  1637566 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1637566----T:  1640171 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1640171----T:  1642776 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1642776----T:  1645381 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1645381----T:  1647986 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647986----T:  1650591 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1650591----T:  1653196 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1653196----T:  1655801 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1655801----T:  1658406 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1658406----T:  1661011 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1661011----T:  1663616 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1663616----T:  1666221 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1666221----T:  1668826 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1668826----T:  1671431 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1671431----T:  1674036 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1674036----T:  1676641 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1676641----T:  1679246 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1679246----T:  1681851 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1681851----T:  1684456 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1684456----T:  1687061 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1687061----T:  1689666 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1689666----T:  1692271 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1692271----T:  1694876 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1694876----T:  1697481 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1697481----T:  1700086 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1700086----T:  1702691 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1702691----T:  1705296 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1705296----T:  1707901 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1707901----T:  1710506 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1710506----T:  1713111 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1713111----T:  1715716 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1715716----T:  1718321 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1718321----T:  1720926 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1720926----T:  1723531 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1723531----T:  1726136 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1726136----T:  1728741 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1728741----T:  1731346 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1731346----T:  1733951 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733951----T:  1736556 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1736556----T:  1739161 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1739161----T:  1741766 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1741766----T:  1744371 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1744371----T:  1746976 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746976----T:  1749581 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1749581----T:  1752186 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1752186----T:  1754791 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1754791----T:  1757396 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1757396----T:  1760001 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1760001----T:  1762606 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1762606----T:  1765211 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1765211----T:  1767816 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1767816----T:  1770421 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1770421----T:  1773026 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1773026----T:  1775631 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1775631----T:  1778236 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1778236----T:  1780841 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1780841----T:  1783446 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1783446----T:  1786051 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1786051----T:  1788656 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1788656----T:  1791261 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1791261----T:  1793866 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1793866----T:  1796471 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1796471----T:  1799076 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1799076----T:  1801681 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1801681----T:  1804286 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1804286----T:  1806891 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1806891----T:  1809496 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1809496----T:  1870803 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1809496----T:  1812101 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1812101----T:  1814706 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1814706----T:  1817311 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1817311----T:  1819916 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1819916----T:  1822521 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1822521----T:  1825126 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1825126----T:  1827731 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1827731----T:  1830336 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1830336----T:  1832941 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1832941----T:  1835546 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1835546----T:  1838151 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1838151----T:  1840756 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1840756----T:  1843361 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1843361----T:  1845966 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1845966----T:  1848571 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1848571----T:  1851176 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1851176----T:  1853781 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1853781----T:  1856386 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1856386----T:  1858991 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1858991----T:  1861596 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1861596----T:  1864201 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1864201----T:  1866806 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1866806----T:  1869411 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1869411----T:  1872016 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1872016----T:  1874621 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1874621----T:  1877226 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1877226----T:  1879831 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1879831----T:  1882436 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1882436----T:  1885041 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1885041----T:  1887646 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1887648----T:  1890253 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2109797----T:  2111188 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.939230)
F:  2111188----T:  2113723 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2113724----T:  2116259 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2338410----T:  2738385 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(270.070892)
F:  2338949----T:  2341554 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338949----T:  2341554 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2341554----T:  2344159 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341554----T:  2344159 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2344159----T:  2346764 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344159----T:  2346764 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2346764----T:  2349369 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346764----T:  2349369 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2349369----T:  2351974 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349369----T:  2351974 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2351974----T:  2354579 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351974----T:  2354579 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2354579----T:  2357184 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354579----T:  2357184 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2357184----T:  2359789 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357184----T:  2359789 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2359789----T:  2362394 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359789----T:  2362394 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2362394----T:  2364999 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362394----T:  2364999 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2364999----T:  2367604 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364999----T:  2367604 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2367604----T:  2370209 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367604----T:  2370209 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2370209----T:  2372814 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370209----T:  2372814 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2372814----T:  2375419 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372814----T:  2375419 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2375419----T:  2378024 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375419----T:  2378024 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2378024----T:  2380629 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2378024----T:  2380629 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2380629----T:  2383234 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380629----T:  2383234 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2383234----T:  2385839 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383234----T:  2385839 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2385839----T:  2388444 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385839----T:  2388444 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2388444----T:  2391049 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388444----T:  2391049 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2391049----T:  2393654 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391049----T:  2393654 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2393654----T:  2396259 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393654----T:  2396259 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2396259----T:  2398864 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396259----T:  2398864 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2398864----T:  2401469 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398864----T:  2401469 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2401469----T:  2404074 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401469----T:  2404074 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2404074----T:  2406679 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2404074----T:  2406679 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2406679----T:  2409284 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406679----T:  2409284 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2409284----T:  2411889 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409284----T:  2411889 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2411889----T:  2414494 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411889----T:  2414494 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2414494----T:  2417099 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414494----T:  2417099 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2417099----T:  2419704 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417099----T:  2419704 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2419704----T:  2422309 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419704----T:  2422309 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2422309----T:  2424914 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422309----T:  2424914 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2424914----T:  2427519 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424914----T:  2427519 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2427519----T:  2430124 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427519----T:  2430124 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2430124----T:  2432729 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430124----T:  2432729 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2432729----T:  2435334 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432729----T:  2435334 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2435334----T:  2437939 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435334----T:  2437939 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2437939----T:  2440544 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437939----T:  2440544 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2440544----T:  2443149 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440544----T:  2443149 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2443149----T:  2445754 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443149----T:  2445754 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2445754----T:  2448359 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445754----T:  2448359 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2448359----T:  2450964 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448359----T:  2450964 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2450964----T:  2453569 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450964----T:  2453569 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2453569----T:  2456174 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453569----T:  2456174 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2456174----T:  2458779 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456174----T:  2458779 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2458779----T:  2461384 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458779----T:  2461384 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2461384----T:  2463989 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461384----T:  2463989 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2463989----T:  2466594 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463989----T:  2466594 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2466594----T:  2469199 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466594----T:  2469199 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2469199----T:  2471804 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469199----T:  2471804 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2471804----T:  2474409 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471804----T:  2474409 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2474409----T:  2477014 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474409----T:  2477014 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2477014----T:  2479619 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477014----T:  2479619 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2479619----T:  2482224 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479619----T:  2482224 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2482224----T:  2484829 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482224----T:  2484829 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2484829----T:  2487434 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484829----T:  2487434 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2487434----T:  2490039 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487434----T:  2490039 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2490039----T:  2492644 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490039----T:  2492644 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2492644----T:  2495249 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492644----T:  2495249 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2495249----T:  2497854 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495249----T:  2497854 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2497854----T:  2500459 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497854----T:  2500459 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2500459----T:  2503064 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500459----T:  2503064 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2503064----T:  2505669 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503064----T:  2505669 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2505669----T:  2508274 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505669----T:  2508274 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2508274----T:  2510879 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508274----T:  2510879 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2510879----T:  2513484 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510879----T:  2513484 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2513484----T:  2516089 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513484----T:  2516089 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2516089----T:  2518694 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516089----T:  2518694 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2518694----T:  2521299 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518694----T:  2521299 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2521299----T:  2523904 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521299----T:  2523904 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2523904----T:  2526509 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523904----T:  2526509 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2526509----T:  2529114 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526509----T:  2529114 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2529114----T:  2531719 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529114----T:  2531719 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2531719----T:  2534324 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531719----T:  2534324 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2534324----T:  2536929 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534324----T:  2536929 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2536929----T:  2539534 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536929----T:  2539534 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2539534----T:  2542139 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539534----T:  2542139 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2542139----T:  2544744 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542139----T:  2544744 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2544744----T:  2547349 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544744----T:  2547349 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2547349----T:  2549954 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547349----T:  2549954 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2549954----T:  2552559 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549954----T:  2552559 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2552559----T:  2555164 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552559----T:  2555164 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2555164----T:  2557769 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555164----T:  2557769 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2557769----T:  2560374 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557769----T:  2560374 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2560374----T:  2562979 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560374----T:  2562979 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2562979----T:  2565584 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562979----T:  2565584 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2565584----T:  2568189 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565584----T:  2568189 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2568189----T:  2570794 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568189----T:  2570794 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2570794----T:  2573399 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570794----T:  2573399 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2573399----T:  2576004 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573399----T:  2576004 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2576004----T:  2578609 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2576004----T:  2578609 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2578609----T:  2581214 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578609----T:  2581214 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2581214----T:  2583819 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581214----T:  2583819 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2583819----T:  2586424 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583819----T:  2586424 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2586424----T:  2589029 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586424----T:  2589029 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2589029----T:  2591634 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2589029----T:  2591634 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2591634----T:  2594239 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591634----T:  2594239 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2594239----T:  2596844 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594239----T:  2596844 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2596844----T:  2599449 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596844----T:  2599449 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2599449----T:  2602054 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599449----T:  2602054 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2602054----T:  2604659 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2602054----T:  2604659 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2604659----T:  2607264 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604659----T:  2607264 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2607264----T:  2609869 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607264----T:  2609869 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2609869----T:  2612474 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609869----T:  2612474 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2612474----T:  2615079 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612474----T:  2615079 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2615079----T:  2617684 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2615079----T:  2617684 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2617684----T:  2620289 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617684----T:  2620289 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2620289----T:  2622894 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620289----T:  2622894 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2622894----T:  2625499 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622894----T:  2625499 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2625499----T:  2628104 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625499----T:  2628104 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2628104----T:  2630709 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2628104----T:  2630709 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2630709----T:  2633314 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630709----T:  2633314 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2633314----T:  2635919 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633314----T:  2635919 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2635919----T:  2638524 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635919----T:  2638524 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2638524----T:  2641129 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638524----T:  2641129 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2641129----T:  2643734 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2641129----T:  2643734 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2643734----T:  2646339 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643734----T:  2646339 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2646339----T:  2648944 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646340----T:  2648945 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2649314----T:  2651919 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649314----T:  2651919 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2651919----T:  2654524 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651919----T:  2654524 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2654524----T:  2657129 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654524----T:  2657129 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2657129----T:  2659734 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2657129----T:  2659734 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2659734----T:  2662339 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659734----T:  2662339 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2662339----T:  2664944 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2662339----T:  2664944 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2664944----T:  2667549 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664944----T:  2667549 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2667549----T:  2670154 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667549----T:  2670154 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2670154----T:  2672759 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2670154----T:  2672759 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2672759----T:  2675364 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672759----T:  2675364 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2675364----T:  2677969 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2675364----T:  2677969 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2677969----T:  2680574 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677969----T:  2680574 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2680574----T:  2683179 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680574----T:  2683179 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2683179----T:  2685784 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683179----T:  2685784 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2685784----T:  2688389 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685784----T:  2688389 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2688389----T:  2690994 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2688389----T:  2690994 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2690994----T:  2693599 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690994----T:  2693599 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2693599----T:  2696204 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693599----T:  2696204 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2696204----T:  2698809 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696204----T:  2698809 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2698809----T:  2701414 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698809----T:  2701414 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2701414----T:  2704019 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701414----T:  2704019 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2704019----T:  2706624 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2704019----T:  2706624 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2706624----T:  2709229 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706624----T:  2709229 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2709229----T:  2711834 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709229----T:  2711834 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2711834----T:  2714439 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711834----T:  2714439 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2714439----T:  2717044 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714439----T:  2717044 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2717044----T:  2719649 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2717044----T:  2719649 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2719649----T:  2722254 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719649----T:  2722254 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2722254----T:  2724859 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722254----T:  2724859 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2724859----T:  2727464 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724859----T:  2727464 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2727464----T:  2730069 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2727464----T:  2730069 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2730069----T:  2732674 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2730070----T:  2732675 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2960535----T:  2963478 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.987171)
F:  2963478----T:  2966013 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2966014----T:  2968549 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3190700----T:  3821633 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(426.018219)
F:  3191225----T:  3193830 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3191225----T:  3193830 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3193830----T:  3196435 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3193830----T:  3196435 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3196435----T:  3199040 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3196435----T:  3199040 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3199040----T:  3201645 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3199040----T:  3201645 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3201645----T:  3204250 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3201645----T:  3204250 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3204250----T:  3206855 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3204250----T:  3206855 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3206855----T:  3209460 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3206855----T:  3209460 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3209460----T:  3212065 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3209460----T:  3212065 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3212065----T:  3214670 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3212065----T:  3214670 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3214670----T:  3217275 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3214670----T:  3217275 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3217275----T:  3219880 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3217275----T:  3219880 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3219880----T:  3222485 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3219880----T:  3222485 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3222485----T:  3225090 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3222485----T:  3225090 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3225090----T:  3227695 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225090----T:  3227695 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3227695----T:  3230300 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3227695----T:  3230300 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3230300----T:  3232905 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230300----T:  3232905 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3232905----T:  3235510 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232905----T:  3235510 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3235510----T:  3238115 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235510----T:  3238115 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3238115----T:  3240720 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3238115----T:  3240720 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3240720----T:  3243325 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3240720----T:  3243325 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3243325----T:  3245930 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3243325----T:  3245930 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3245930----T:  3248535 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245930----T:  3248535 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3248535----T:  3251140 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248535----T:  3251140 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3251140----T:  3253745 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3251140----T:  3253745 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3253745----T:  3256350 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3253745----T:  3256350 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3256350----T:  3258955 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3256350----T:  3258955 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3258955----T:  3261560 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258955----T:  3261560 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3261560----T:  3264165 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3261560----T:  3264165 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3264165----T:  3266770 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3264165----T:  3266770 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3266770----T:  3269375 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3266770----T:  3269375 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3269375----T:  3271980 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3269375----T:  3271980 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3271980----T:  3274585 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271980----T:  3274585 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3274585----T:  3277190 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3274585----T:  3277190 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3277190----T:  3279795 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3277190----T:  3279795 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3279795----T:  3282400 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3279795----T:  3282400 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3282400----T:  3285005 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282400----T:  3285005 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3285005----T:  3287610 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3285005----T:  3287610 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3287610----T:  3290215 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3287610----T:  3290215 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3290215----T:  3292820 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3290215----T:  3292820 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3292820----T:  3295425 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292820----T:  3295425 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3295425----T:  3298030 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3295425----T:  3298030 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3298030----T:  3300635 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3298030----T:  3300635 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3300635----T:  3303240 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3300635----T:  3303240 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3303240----T:  3305845 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3303240----T:  3305845 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3305845----T:  3308450 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305845----T:  3308450 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3308450----T:  3311055 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3308450----T:  3311055 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3311055----T:  3313660 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3311055----T:  3313660 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3313660----T:  3316265 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3313660----T:  3316265 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3316265----T:  3318870 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3316265----T:  3318870 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3318870----T:  3321475 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318870----T:  3321475 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3321475----T:  3324080 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3321475----T:  3324080 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3324080----T:  3326685 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3324080----T:  3326685 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3326685----T:  3329290 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326685----T:  3329290 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3329290----T:  3331895 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329290----T:  3331895 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3331895----T:  3334500 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331895----T:  3334500 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3334500----T:  3337105 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334500----T:  3337105 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3337105----T:  3339710 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337105----T:  3339710 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3339710----T:  3342315 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339710----T:  3342315 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3342315----T:  3344920 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342315----T:  3344920 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3344920----T:  3347525 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344920----T:  3347525 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3347525----T:  3350130 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347525----T:  3350130 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3350130----T:  3352735 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3350130----T:  3352735 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3352735----T:  3355340 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352735----T:  3355340 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3355340----T:  3357945 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355340----T:  3357945 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3357945----T:  3360550 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357945----T:  3360550 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3360550----T:  3363155 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360550----T:  3363155 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3363155----T:  3365760 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3363155----T:  3365760 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3365760----T:  3368365 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365760----T:  3368365 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3368365----T:  3370970 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368365----T:  3370970 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3370970----T:  3373575 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370970----T:  3373575 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373575----T:  3376180 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373575----T:  3376180 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3376180----T:  3378785 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376180----T:  3378785 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3378785----T:  3381390 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378785----T:  3381390 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3381390----T:  3383995 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381390----T:  3383995 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3383995----T:  3386600 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383995----T:  3386600 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3386600----T:  3389205 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386600----T:  3389205 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3389205----T:  3391810 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389205----T:  3391810 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3391810----T:  3394415 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391810----T:  3394415 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3394415----T:  3397020 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394415----T:  3397020 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3397020----T:  3399625 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397020----T:  3399625 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3399625----T:  3402230 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399625----T:  3402230 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3402230----T:  3404835 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402230----T:  3404835 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404835----T:  3407440 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404835----T:  3407440 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3407440----T:  3410045 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407440----T:  3410045 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3410045----T:  3412650 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410045----T:  3412650 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412650----T:  3415255 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412650----T:  3415255 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3415255----T:  3417860 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415255----T:  3417860 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417860----T:  3420465 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417860----T:  3420465 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420465----T:  3423070 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420465----T:  3423070 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3423070----T:  3425675 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423070----T:  3425675 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425675----T:  3428280 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425675----T:  3428280 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3428280----T:  3430885 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428280----T:  3430885 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3430885----T:  3433490 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430885----T:  3433490 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433490----T:  3436095 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433490----T:  3436095 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3436095----T:  3438700 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436095----T:  3438700 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438700----T:  3441305 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438700----T:  3441305 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3441305----T:  3443910 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441305----T:  3443910 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3443910----T:  3446515 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443910----T:  3446515 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3446515----T:  3449120 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446515----T:  3449120 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3449120----T:  3451725 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449120----T:  3451725 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3451725----T:  3454330 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451725----T:  3454330 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3454330----T:  3456935 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454330----T:  3456935 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3456935----T:  3459540 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456935----T:  3459540 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3459540----T:  3462145 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459540----T:  3462145 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3462145----T:  3464750 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462145----T:  3464750 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3464750----T:  3467355 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464750----T:  3467355 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3467355----T:  3469960 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467355----T:  3469960 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3469960----T:  3472565 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469960----T:  3472565 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3472565----T:  3475170 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472565----T:  3475170 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3475170----T:  3477775 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475170----T:  3477775 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3477775----T:  3480380 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477775----T:  3480380 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3480380----T:  3482985 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480380----T:  3482985 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3482985----T:  3485590 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482985----T:  3485590 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3485590----T:  3488195 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485590----T:  3488195 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3488195----T:  3490800 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488195----T:  3490800 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3490800----T:  3493405 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490800----T:  3493405 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3493405----T:  3496010 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493405----T:  3496010 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3496010----T:  3498615 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496010----T:  3498615 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3498615----T:  3501220 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498615----T:  3501220 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3501220----T:  3503825 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501220----T:  3503825 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3503825----T:  3506430 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503825----T:  3506430 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3506430----T:  3509035 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506430----T:  3509035 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3509035----T:  3511640 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509035----T:  3511640 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3511640----T:  3514245 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511640----T:  3514245 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3514245----T:  3516850 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514245----T:  3516850 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3516850----T:  3519455 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516850----T:  3519455 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3519455----T:  3522060 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519455----T:  3522060 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3522060----T:  3524665 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522060----T:  3524665 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3524665----T:  3527270 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524665----T:  3527270 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3527270----T:  3529875 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527270----T:  3529875 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3529875----T:  3532480 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529875----T:  3532480 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3532480----T:  3535085 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532480----T:  3535085 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3535085----T:  3537690 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535085----T:  3537690 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3537690----T:  3540295 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537690----T:  3540295 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3540295----T:  3542900 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540295----T:  3542900 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3542900----T:  3545505 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542900----T:  3545505 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3545505----T:  3548110 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545505----T:  3548110 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3548110----T:  3550715 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548110----T:  3550715 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3550715----T:  3553320 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550715----T:  3553320 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3553320----T:  3555925 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553320----T:  3555925 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3555925----T:  3558530 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555925----T:  3558530 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3558530----T:  3561135 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558530----T:  3561135 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3561135----T:  3563740 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561135----T:  3563740 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3563740----T:  3566345 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563740----T:  3566345 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3566345----T:  3568950 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566345----T:  3568950 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3568950----T:  3571555 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568950----T:  3571555 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3571555----T:  3574160 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571555----T:  3574160 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3574160----T:  3576765 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574160----T:  3576765 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3576765----T:  3579370 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576765----T:  3579370 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3579370----T:  3581975 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579370----T:  3581975 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3581975----T:  3584580 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581975----T:  3584580 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3584580----T:  3587185 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584580----T:  3587185 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3587185----T:  3589790 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587185----T:  3589790 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3589790----T:  3592395 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589790----T:  3592395 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3592395----T:  3595000 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592395----T:  3595000 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3595000----T:  3597605 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595000----T:  3597605 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3597605----T:  3600210 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597605----T:  3600210 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3600210----T:  3602815 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600210----T:  3602815 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3602815----T:  3605420 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602815----T:  3605420 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3605420----T:  3608025 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605420----T:  3608025 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3608025----T:  3610630 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608025----T:  3610630 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3610630----T:  3613235 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610630----T:  3613235 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3613235----T:  3615840 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613235----T:  3615840 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3615840----T:  3618445 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615840----T:  3618445 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3618445----T:  3621050 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618445----T:  3621050 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3621050----T:  3623655 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621050----T:  3623655 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3623655----T:  3626260 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623655----T:  3626260 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3626260----T:  3628865 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626260----T:  3628865 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3628865----T:  3631470 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628865----T:  3631470 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3631470----T:  3634075 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631470----T:  3634075 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3634075----T:  3636680 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634075----T:  3636680 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3636680----T:  3639285 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636680----T:  3639285 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3639285----T:  3641890 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639285----T:  3641890 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3641890----T:  3644495 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641890----T:  3644495 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3644495----T:  3647100 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644496----T:  3647101 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3647293----T:  3649898 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647293----T:  3649898 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3649898----T:  3652503 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649899----T:  3652504 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3652503----T:  3655108 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652504----T:  3655109 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3655108----T:  3657713 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3655109----T:  3657714 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3657713----T:  3660318 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657714----T:  3660319 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3660318----T:  3662923 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660319----T:  3662924 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3662923----T:  3665528 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662924----T:  3665529 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3665528----T:  3668133 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665529----T:  3668134 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3668133----T:  3670738 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3668134----T:  3670739 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3670738----T:  3673343 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3670739----T:  3673344 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3673343----T:  3675948 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673344----T:  3675949 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3675948----T:  3678553 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3675949----T:  3678554 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3678553----T:  3681158 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3678554----T:  3681159 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3681158----T:  3683763 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681159----T:  3683764 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3683763----T:  3686368 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3683764----T:  3686369 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3686368----T:  3688973 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3686369----T:  3688974 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3688973----T:  3691578 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3688974----T:  3691579 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3691578----T:  3694183 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691579----T:  3694184 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3694183----T:  3696788 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694184----T:  3696789 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3696788----T:  3699393 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3696789----T:  3699394 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3699393----T:  3701998 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3699394----T:  3701999 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3701998----T:  3704603 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3701999----T:  3704604 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3704603----T:  3707208 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3704604----T:  3707209 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3707208----T:  3709813 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707209----T:  3709814 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3709813----T:  3712418 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3709814----T:  3712419 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3712418----T:  3715023 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3712419----T:  3715024 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3715023----T:  3717628 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715024----T:  3717629 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3717628----T:  3720233 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717629----T:  3720234 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3720233----T:  3722838 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3720234----T:  3722839 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3722838----T:  3725443 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3722839----T:  3725444 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3725443----T:  3728048 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725444----T:  3728049 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3728048----T:  3730653 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728049----T:  3730654 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3730653----T:  3733258 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730654----T:  3733259 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3733258----T:  3735863 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3733259----T:  3735864 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3735863----T:  3738468 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3735864----T:  3738469 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3738468----T:  3741073 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3738469----T:  3741074 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3741073----T:  3743678 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3741074----T:  3743679 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3743678----T:  3746283 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3743679----T:  3746284 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3746283----T:  3748888 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3746284----T:  3748889 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3748888----T:  3751493 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748889----T:  3751494 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3751493----T:  3754098 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3751494----T:  3754099 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3754098----T:  3756703 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3754099----T:  3756704 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3756703----T:  3759308 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3756704----T:  3759309 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3759308----T:  3761913 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3759309----T:  3761914 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3761913----T:  3764518 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761914----T:  3764519 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3764518----T:  3767123 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3764519----T:  3767124 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3767123----T:  3769728 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3767124----T:  3769729 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3769728----T:  3772333 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3769729----T:  3772334 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3772333----T:  3774938 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3772334----T:  3774939 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3774938----T:  3777543 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3774939----T:  3777544 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3777543----T:  3780148 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3777544----T:  3780149 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3780148----T:  3782753 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3780149----T:  3782754 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3782753----T:  3785358 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3782754----T:  3785359 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3785358----T:  3787963 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3785359----T:  3787964 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3787963----T:  3790568 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787964----T:  3790569 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3790568----T:  3793173 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790569----T:  3793174 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3793173----T:  3795778 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3793174----T:  3795779 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3795778----T:  3798383 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3795779----T:  3798384 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3798383----T:  3800988 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3798384----T:  3800989 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3800988----T:  3803593 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3800989----T:  3803594 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3803593----T:  3806198 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3803594----T:  3806199 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3806198----T:  3808803 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3806199----T:  3808804 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3808803----T:  3811408 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3808804----T:  3811409 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3811408----T:  3814013 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3811409----T:  3814014 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3814013----T:  3816618 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3814015----T:  3816620 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4043783----T:  4081715 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.612425)
F:  4044402----T:  4047007 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044402----T:  4047007 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4047007----T:  4049612 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047007----T:  4049612 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4049612----T:  4052217 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049612----T:  4052217 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4052217----T:  4054822 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052217----T:  4054822 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4054822----T:  4057427 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4054822----T:  4057427 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4057427----T:  4060032 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4057427----T:  4060032 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4060032----T:  4062637 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060032----T:  4062637 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4062637----T:  4065242 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4062637----T:  4065242 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4065242----T:  4067847 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065242----T:  4067847 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4067847----T:  4070452 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4067847----T:  4070452 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4070452----T:  4073057 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070452----T:  4073057 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4073057----T:  4075662 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073057----T:  4075662 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4075662----T:  4078267 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4075662----T:  4078267 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4078267----T:  4080872 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4078268----T:  4080873 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4081715----T:  4084250 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4084251----T:  4086786 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4308937----T:  4686835 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(255.164078)
F:  4309658----T:  4312263 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309658----T:  4312263 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4312263----T:  4314868 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312263----T:  4314868 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4314868----T:  4317473 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314868----T:  4317473 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4317473----T:  4320078 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317473----T:  4320078 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4320078----T:  4322683 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320078----T:  4322683 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4322683----T:  4325288 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322683----T:  4325288 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4325288----T:  4327893 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325288----T:  4327893 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4327893----T:  4330498 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327893----T:  4330498 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4330498----T:  4333103 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330498----T:  4333103 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4333103----T:  4335708 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333103----T:  4335708 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4335708----T:  4338313 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335708----T:  4338313 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4338313----T:  4340918 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338313----T:  4340918 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4340918----T:  4343523 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340918----T:  4343523 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4343523----T:  4346128 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343523----T:  4346128 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4346128----T:  4348733 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346128----T:  4348733 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4348733----T:  4351338 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348733----T:  4351338 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4351338----T:  4353943 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351338----T:  4353943 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4353943----T:  4356548 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353943----T:  4356548 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4356548----T:  4359153 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356548----T:  4359153 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4359153----T:  4361758 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359153----T:  4361758 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4361758----T:  4364363 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361758----T:  4364363 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4364363----T:  4366968 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364363----T:  4366968 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4366968----T:  4369573 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4366968----T:  4369573 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4369573----T:  4372178 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369573----T:  4372178 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4372178----T:  4374783 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372178----T:  4374783 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4374783----T:  4377388 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4374783----T:  4377388 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4377388----T:  4379993 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377388----T:  4379993 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4379993----T:  4382598 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4379993----T:  4382598 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4382598----T:  4385203 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382598----T:  4385203 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4385203----T:  4387808 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385203----T:  4387808 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4387808----T:  4390413 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4387808----T:  4390413 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4390413----T:  4393018 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390413----T:  4393018 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4393018----T:  4395623 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393018----T:  4395623 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4395623----T:  4398228 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395623----T:  4398228 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4398228----T:  4400833 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398228----T:  4400833 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4400833----T:  4403438 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4400833----T:  4403438 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4403438----T:  4406043 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403438----T:  4406043 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4406043----T:  4408648 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406043----T:  4408648 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4408648----T:  4411253 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408648----T:  4411253 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4411253----T:  4413858 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411253----T:  4413858 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4413858----T:  4416463 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4413858----T:  4416463 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4416463----T:  4419068 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416463----T:  4419068 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4419068----T:  4421673 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419068----T:  4421673 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4421673----T:  4424278 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421673----T:  4424278 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4424278----T:  4426883 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424278----T:  4426883 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4426883----T:  4429488 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4426883----T:  4429488 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4429488----T:  4432093 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429488----T:  4432093 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4432093----T:  4434698 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432093----T:  4434698 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4434698----T:  4437303 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434698----T:  4437303 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4437303----T:  4439908 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437303----T:  4439908 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4439908----T:  4442513 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4439908----T:  4442513 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4442513----T:  4445118 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442513----T:  4445118 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4445118----T:  4447723 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445118----T:  4447723 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4447723----T:  4450328 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4447723----T:  4450328 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4450328----T:  4452933 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450328----T:  4452933 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4452933----T:  4455538 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4452933----T:  4455538 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4455538----T:  4458143 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4455538----T:  4458143 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4458143----T:  4460748 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458143----T:  4460748 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4460748----T:  4463353 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4460748----T:  4463353 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4463353----T:  4465958 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4463353----T:  4465958 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4465958----T:  4468563 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4465958----T:  4468563 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4468563----T:  4471168 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468563----T:  4471168 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4471168----T:  4473773 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471168----T:  4473773 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4473773----T:  4476378 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4473773----T:  4476378 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4476378----T:  4478983 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4476378----T:  4478983 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4478983----T:  4481588 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4478983----T:  4481588 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4481588----T:  4484193 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481588----T:  4484193 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4484193----T:  4486798 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484193----T:  4486798 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4486798----T:  4489403 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4486798----T:  4489403 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4489403----T:  4492008 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4489403----T:  4492008 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4492008----T:  4494613 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492008----T:  4494613 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4494613----T:  4497218 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494613----T:  4497218 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4497218----T:  4499823 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497218----T:  4499823 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4499823----T:  4502428 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4499823----T:  4502428 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4502428----T:  4505033 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4502428----T:  4505033 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4505033----T:  4507638 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505034----T:  4507639 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4507831----T:  4510436 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4507831----T:  4510436 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4510436----T:  4513041 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510437----T:  4513042 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4513041----T:  4515646 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513042----T:  4515647 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4515646----T:  4518251 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4515647----T:  4518252 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4518251----T:  4520856 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518252----T:  4520857 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4520856----T:  4523461 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4520857----T:  4523462 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4523461----T:  4526066 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4523462----T:  4526067 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4526066----T:  4528671 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526067----T:  4528672 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4528671----T:  4531276 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4528672----T:  4531277 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4531276----T:  4533881 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4531277----T:  4533882 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4533881----T:  4536486 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4533882----T:  4536487 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4536486----T:  4539091 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4536487----T:  4539092 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4539091----T:  4541696 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4539092----T:  4541697 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4541696----T:  4544301 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4541697----T:  4544302 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4544301----T:  4546906 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4544302----T:  4546907 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4546906----T:  4549511 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4546907----T:  4549512 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4549511----T:  4552116 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4549512----T:  4552117 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4552116----T:  4554721 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4552117----T:  4554722 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4554721----T:  4557326 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554722----T:  4557327 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4557326----T:  4559931 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557327----T:  4559932 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4559931----T:  4562536 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4559932----T:  4562537 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4562536----T:  4565141 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4562537----T:  4565142 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4565141----T:  4567746 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4565142----T:  4567747 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4567746----T:  4570351 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4567747----T:  4570352 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4570351----T:  4572956 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570352----T:  4572957 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4572956----T:  4575561 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4572957----T:  4575562 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4575561----T:  4578166 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4575562----T:  4578167 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4578166----T:  4580771 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4578167----T:  4580772 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4580771----T:  4583376 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4580772----T:  4583377 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4583376----T:  4585981 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583377----T:  4585982 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4585981----T:  4588586 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4585982----T:  4588587 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4588586----T:  4591191 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4588587----T:  4591192 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4591191----T:  4593796 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591192----T:  4593797 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4593796----T:  4596401 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4593797----T:  4596402 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4596401----T:  4599006 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596402----T:  4599007 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4599006----T:  4601611 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599007----T:  4601612 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4601611----T:  4604216 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4601612----T:  4604217 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4604216----T:  4606821 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604217----T:  4606822 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4606821----T:  4609426 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606822----T:  4609427 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4609426----T:  4612031 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609427----T:  4612032 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4612031----T:  4614636 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612032----T:  4614637 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4614636----T:  4617241 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4614637----T:  4617242 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4617241----T:  4619846 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617242----T:  4619847 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4619846----T:  4622451 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4619847----T:  4622452 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4622451----T:  4625056 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622452----T:  4625057 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4625056----T:  4627661 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625057----T:  4627662 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4627661----T:  4630266 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4627662----T:  4630267 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4630266----T:  4632871 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630267----T:  4632872 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4632871----T:  4635476 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4632872----T:  4635477 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4635476----T:  4638081 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4635477----T:  4638082 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4638081----T:  4640686 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638082----T:  4640687 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4640686----T:  4643291 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4640687----T:  4643292 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4643291----T:  4645896 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643292----T:  4645897 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4645896----T:  4648501 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4645897----T:  4648502 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4648501----T:  4651106 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4648502----T:  4651107 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4651106----T:  4653711 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4651107----T:  4653712 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4653711----T:  4656316 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4653712----T:  4656317 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4656316----T:  4658921 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656317----T:  4658922 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4658921----T:  4661526 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4658922----T:  4661527 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4661526----T:  4664131 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4661527----T:  4664132 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4664131----T:  4666736 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4664132----T:  4666737 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4666736----T:  4669341 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4666737----T:  4669342 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4669341----T:  4671946 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669342----T:  4671947 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4671946----T:  4674551 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4671947----T:  4674552 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4674551----T:  4677156 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4674553----T:  4677158 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4908985----T:  4946916 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.611750)
F:  4909597----T:  4912202 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4909597----T:  4912202 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4912202----T:  4914807 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4912202----T:  4914807 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4914807----T:  4917412 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914807----T:  4917412 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4917412----T:  4920017 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4917412----T:  4920017 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4920017----T:  4922622 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4920017----T:  4922622 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4922622----T:  4925227 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922622----T:  4925227 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4925227----T:  4927832 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4925227----T:  4927832 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4927832----T:  4930437 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927832----T:  4930437 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4930437----T:  4933042 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4930437----T:  4933042 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4933042----T:  4935647 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4933042----T:  4935647 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4935647----T:  4938252 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935647----T:  4938252 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4938252----T:  4940857 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4938252----T:  4940857 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4940857----T:  4943462 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940857----T:  4943462 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4943462----T:  4946067 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943463----T:  4946068 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4946916----T:  4949451 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4949452----T:  4951987 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5174138----T:  5564441 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(263.540161)
F:  5174745----T:  5177350 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174745----T:  5177350 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5177350----T:  5179955 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177350----T:  5179955 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5179955----T:  5182560 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179955----T:  5182560 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5182560----T:  5185165 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182560----T:  5185165 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5185165----T:  5187770 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5185165----T:  5187770 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5187770----T:  5190375 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187770----T:  5190375 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5190375----T:  5192980 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5190375----T:  5192980 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5192980----T:  5195585 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192980----T:  5195585 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5195585----T:  5198190 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5195585----T:  5198190 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5198190----T:  5200795 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5198190----T:  5200795 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5200795----T:  5203400 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200795----T:  5203400 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5203400----T:  5206005 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203400----T:  5206005 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5206005----T:  5208610 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5206005----T:  5208610 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5208610----T:  5211215 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5208610----T:  5211215 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5211215----T:  5213820 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5211215----T:  5213820 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5213820----T:  5216425 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213820----T:  5216425 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5216425----T:  5219030 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216425----T:  5219030 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5219030----T:  5221635 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5219030----T:  5221635 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5221635----T:  5224240 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221635----T:  5224240 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5224240----T:  5226845 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224240----T:  5226845 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5226845----T:  5229450 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226845----T:  5229450 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5229450----T:  5232055 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5229450----T:  5232055 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5232055----T:  5234660 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5232055----T:  5234660 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5234660----T:  5237265 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234660----T:  5237265 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5237265----T:  5239870 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5237265----T:  5239870 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5239870----T:  5242475 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239870----T:  5242475 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5242475----T:  5245080 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5242475----T:  5245080 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5245080----T:  5247685 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245080----T:  5247685 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5247685----T:  5250290 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247685----T:  5250290 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5250290----T:  5252895 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5250290----T:  5252895 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5252895----T:  5255500 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252895----T:  5255500 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5255500----T:  5258105 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5255500----T:  5258105 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5258105----T:  5260710 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5258105----T:  5260710 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5260710----T:  5263315 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260710----T:  5263315 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5263315----T:  5265920 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5263315----T:  5265920 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5265920----T:  5268525 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265920----T:  5268525 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5268525----T:  5271130 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5268525----T:  5271130 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5271130----T:  5273735 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5271130----T:  5273735 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5273735----T:  5276340 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273735----T:  5276340 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5276340----T:  5278945 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5276340----T:  5278945 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5278945----T:  5281550 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278945----T:  5281550 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5281550----T:  5284155 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5281550----T:  5284155 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5284155----T:  5286760 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5284155----T:  5286760 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5286760----T:  5289365 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286760----T:  5289365 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5289365----T:  5291970 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5289365----T:  5291970 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5291970----T:  5294575 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291970----T:  5294575 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5294575----T:  5297180 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5294575----T:  5297180 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5297180----T:  5299785 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5297180----T:  5299785 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5299785----T:  5302390 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299785----T:  5302390 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5302390----T:  5304995 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5302390----T:  5304995 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5304995----T:  5307600 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304995----T:  5307600 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5307600----T:  5310205 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5307600----T:  5310205 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5310205----T:  5312810 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310205----T:  5312810 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5312810----T:  5315415 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312810----T:  5315415 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5315415----T:  5318020 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315415----T:  5318020 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5318020----T:  5320625 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318020----T:  5320625 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5320625----T:  5323230 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5320625----T:  5323230 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5323230----T:  5325835 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323230----T:  5325835 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5325835----T:  5328440 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325835----T:  5328440 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5328440----T:  5331045 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5328440----T:  5331045 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5331045----T:  5333650 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5331045----T:  5333650 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5333650----T:  5336255 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5333650----T:  5336255 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5336255----T:  5338860 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5336255----T:  5338860 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5338860----T:  5341465 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338860----T:  5341465 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5341465----T:  5344070 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5341465----T:  5344070 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5344070----T:  5346675 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5344070----T:  5346675 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5346675----T:  5349280 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5346675----T:  5349280 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5349280----T:  5351885 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349280----T:  5351885 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5351885----T:  5354490 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351885----T:  5354490 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5354490----T:  5357095 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5354490----T:  5357095 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5357095----T:  5359700 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5357095----T:  5359700 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5359700----T:  5362305 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5359700----T:  5362305 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5362305----T:  5364910 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5362305----T:  5364910 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5364910----T:  5367515 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364910----T:  5367515 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5367515----T:  5370120 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5367515----T:  5370120 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5370120----T:  5372725 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5370120----T:  5372725 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5372725----T:  5375330 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372725----T:  5375330 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5375330----T:  5377935 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5375330----T:  5377935 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5377935----T:  5380540 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377935----T:  5380540 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5380540----T:  5383145 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5380540----T:  5383145 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5383145----T:  5385750 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5383146----T:  5385751 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5385943----T:  5388548 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385943----T:  5388548 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5388548----T:  5391153 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5388549----T:  5391154 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5391153----T:  5393758 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5391154----T:  5393759 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5393758----T:  5396363 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5393759----T:  5396364 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5396363----T:  5398968 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5396364----T:  5398969 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5398968----T:  5401573 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398969----T:  5401574 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5401573----T:  5404178 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5401574----T:  5404179 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5404178----T:  5406783 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5404179----T:  5406784 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5406783----T:  5409388 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5406784----T:  5409389 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5409388----T:  5411993 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5409389----T:  5411994 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5411993----T:  5414598 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411994----T:  5414599 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5414598----T:  5417203 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5414599----T:  5417204 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5417203----T:  5419808 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5417204----T:  5419809 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5419808----T:  5422413 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5419809----T:  5422414 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5422413----T:  5425018 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5422414----T:  5425019 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5425018----T:  5427623 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425019----T:  5427624 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5427623----T:  5430228 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5427624----T:  5430229 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5430228----T:  5432833 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430229----T:  5432834 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5432833----T:  5435438 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432834----T:  5435439 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5435438----T:  5438043 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5435439----T:  5438044 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5438043----T:  5440648 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438044----T:  5440649 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5440648----T:  5443253 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5440649----T:  5443254 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5443253----T:  5445858 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443254----T:  5445859 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5445858----T:  5448463 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445859----T:  5448464 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5448463----T:  5451068 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5448464----T:  5451069 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5451068----T:  5453673 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451069----T:  5453674 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5453673----T:  5456278 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5453674----T:  5456279 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5456278----T:  5458883 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5456279----T:  5458884 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5458883----T:  5461488 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458884----T:  5461489 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5461488----T:  5464093 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5461489----T:  5464094 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5464093----T:  5466698 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5464094----T:  5466699 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5466698----T:  5469303 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5466699----T:  5469304 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5469303----T:  5471908 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5469304----T:  5471909 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5471908----T:  5474513 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471909----T:  5474514 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5474513----T:  5477118 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5474514----T:  5477119 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5477118----T:  5479723 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5477119----T:  5479724 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5479723----T:  5482328 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5479724----T:  5482329 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5482328----T:  5484933 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5482329----T:  5484934 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484933----T:  5487538 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484934----T:  5487539 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5487538----T:  5490143 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5487539----T:  5490144 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5490143----T:  5492748 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5490144----T:  5492749 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5492748----T:  5495353 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492749----T:  5495354 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5495353----T:  5497958 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5495354----T:  5497959 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497958----T:  5500563 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497959----T:  5500564 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5500563----T:  5503168 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5500564----T:  5503169 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5503168----T:  5505773 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5503169----T:  5505774 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505773----T:  5508378 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505774----T:  5508379 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5508378----T:  5510983 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5508379----T:  5510984 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510983----T:  5513588 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510984----T:  5513589 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5513588----T:  5516193 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5513589----T:  5516194 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5516193----T:  5518798 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5516194----T:  5518799 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518798----T:  5521403 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518799----T:  5521404 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5521403----T:  5524008 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5521404----T:  5524009 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5524008----T:  5526613 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524009----T:  5526614 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5526613----T:  5529218 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526614----T:  5529219 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5529218----T:  5531823 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5529219----T:  5531824 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5531823----T:  5534428 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531824----T:  5534429 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5534428----T:  5537033 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5534429----T:  5537034 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5537033----T:  5539638 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537034----T:  5539639 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5539638----T:  5542243 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5539639----T:  5542244 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5542243----T:  5544848 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5542244----T:  5544849 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5544848----T:  5547453 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544849----T:  5547454 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5547453----T:  5550058 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5547454----T:  5550059 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5550058----T:  5552663 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550059----T:  5552664 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5552663----T:  5555268 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5552665----T:  5555270 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5786591----T:  5824531 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(25.617826)
F:  5787203----T:  5789808 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5787203----T:  5789808 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789808----T:  5792413 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789808----T:  5792413 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5792413----T:  5795018 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792413----T:  5795018 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5795018----T:  5797623 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795018----T:  5797623 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5797623----T:  5800228 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797623----T:  5800228 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5800228----T:  5802833 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5800228----T:  5802833 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802833----T:  5805438 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802833----T:  5805438 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5805438----T:  5808043 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805438----T:  5808043 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5808043----T:  5810648 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808043----T:  5810648 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810648----T:  5813253 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810648----T:  5813253 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5813253----T:  5815858 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813253----T:  5815858 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5815858----T:  5818463 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815858----T:  5818463 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5818463----T:  5821068 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818463----T:  5821068 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5821068----T:  5823673 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821069----T:  5823674 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5824531----T:  5827066 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5827067----T:  5829602 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6051753----T:  6422860 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(250.578659)
F:  6052371----T:  6054976 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6052371----T:  6054976 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6054976----T:  6057581 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6054976----T:  6057581 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6057581----T:  6060186 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6057581----T:  6060186 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6060186----T:  6062791 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6060186----T:  6062791 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6062791----T:  6065396 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6062791----T:  6065396 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6065396----T:  6068001 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6065396----T:  6068001 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6068001----T:  6070606 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068001----T:  6070606 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6070606----T:  6073211 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6070606----T:  6073211 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6073211----T:  6075816 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6073211----T:  6075816 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6075816----T:  6078421 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6075816----T:  6078421 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6078421----T:  6081026 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6078421----T:  6081026 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6081026----T:  6083631 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081026----T:  6083631 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6083631----T:  6086236 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6083631----T:  6086236 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6086236----T:  6088841 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6086236----T:  6088841 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6088841----T:  6091446 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088841----T:  6091446 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6091446----T:  6094051 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6091446----T:  6094051 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6094051----T:  6096656 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6094051----T:  6096656 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6096656----T:  6099261 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096656----T:  6099261 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6099261----T:  6101866 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099261----T:  6101866 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6101866----T:  6104471 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101866----T:  6104471 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6104471----T:  6107076 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104471----T:  6107076 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6107076----T:  6109681 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6107076----T:  6109681 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6109681----T:  6112286 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109681----T:  6112286 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6112286----T:  6114891 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6112286----T:  6114891 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6114891----T:  6117496 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114891----T:  6117496 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6117496----T:  6120101 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117496----T:  6120101 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6120101----T:  6122706 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6120101----T:  6122706 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6122706----T:  6125311 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122706----T:  6125311 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6125311----T:  6127916 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6125311----T:  6127916 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6127916----T:  6130521 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127916----T:  6130521 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6130521----T:  6133126 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6130521----T:  6133126 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6133126----T:  6135731 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6133126----T:  6135731 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6135731----T:  6138336 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6135731----T:  6138336 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6138336----T:  6140941 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6138336----T:  6140941 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6140941----T:  6143546 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6140941----T:  6143546 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6143546----T:  6146151 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6143546----T:  6146151 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6146151----T:  6148756 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6146151----T:  6148756 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6148756----T:  6151361 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6148756----T:  6151361 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6151361----T:  6153966 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6151361----T:  6153966 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6153966----T:  6156571 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6153966----T:  6156571 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6156571----T:  6159176 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6156571----T:  6159176 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6159176----T:  6161781 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6159176----T:  6161781 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6161781----T:  6164386 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6161781----T:  6164386 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6164386----T:  6166991 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6164386----T:  6166991 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6166991----T:  6169596 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6166991----T:  6169596 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6169596----T:  6172201 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169596----T:  6172201 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6172201----T:  6174806 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6172201----T:  6174806 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6174806----T:  6177411 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6174806----T:  6177411 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6177411----T:  6180016 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6177411----T:  6180016 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6180016----T:  6182621 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6180016----T:  6182621 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6182621----T:  6185226 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6182621----T:  6185226 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6185226----T:  6187831 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6185226----T:  6187831 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6187831----T:  6190436 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6187831----T:  6190436 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6190436----T:  6193041 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6190436----T:  6193041 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6193041----T:  6195646 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6193041----T:  6195646 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6195646----T:  6198251 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195646----T:  6198251 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6198251----T:  6200856 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6198251----T:  6200856 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6200856----T:  6203461 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6200856----T:  6203461 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6203461----T:  6206066 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6203461----T:  6206066 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6206066----T:  6208671 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6206066----T:  6208671 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6208671----T:  6211276 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208671----T:  6211276 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6211276----T:  6213881 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6211276----T:  6213881 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6213881----T:  6216486 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6213881----T:  6216486 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6216486----T:  6219091 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6216486----T:  6219091 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6219091----T:  6221696 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6219091----T:  6221696 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6221696----T:  6224301 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221696----T:  6224301 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6224301----T:  6226906 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6224301----T:  6226906 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6226906----T:  6229511 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226906----T:  6229511 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6229511----T:  6232116 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6229511----T:  6232116 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6232116----T:  6234721 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6232116----T:  6234721 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6234721----T:  6237326 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234721----T:  6237326 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6237326----T:  6239931 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6237326----T:  6239931 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6239931----T:  6242536 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6239931----T:  6242536 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6242536----T:  6245141 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6242536----T:  6245141 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6245141----T:  6247746 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6245142----T:  6247747 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6247939----T:  6250544 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247939----T:  6250544 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6250544----T:  6253149 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6250545----T:  6253150 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6253149----T:  6255754 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6253150----T:  6255755 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6255754----T:  6258359 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6255755----T:  6258360 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6258359----T:  6260964 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6258360----T:  6260965 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6260964----T:  6263569 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260965----T:  6263570 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6263569----T:  6266174 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6263570----T:  6266175 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6266174----T:  6268779 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6266175----T:  6268780 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6268779----T:  6271384 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6268780----T:  6271385 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6271384----T:  6273989 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6271385----T:  6273990 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6273989----T:  6276594 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6273990----T:  6276595 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6276594----T:  6279199 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6276595----T:  6279200 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6279199----T:  6281804 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6279200----T:  6281805 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6281804----T:  6284409 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6281805----T:  6284410 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6284409----T:  6287014 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6284410----T:  6287015 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287014----T:  6289619 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287015----T:  6289620 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6289619----T:  6292224 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6289620----T:  6292225 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6292224----T:  6294829 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292225----T:  6294830 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6294829----T:  6297434 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6294830----T:  6297435 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6297434----T:  6300039 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297435----T:  6300040 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6300039----T:  6302644 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300040----T:  6302645 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6302644----T:  6305249 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6302645----T:  6305250 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6305249----T:  6307854 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6305250----T:  6307855 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6307854----T:  6310459 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6307855----T:  6310460 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6310459----T:  6313064 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6310460----T:  6313065 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6313064----T:  6315669 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313065----T:  6315670 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6315669----T:  6318274 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6315670----T:  6318275 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6318274----T:  6320879 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318275----T:  6320880 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6320879----T:  6323484 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6320880----T:  6323485 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6323484----T:  6326089 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323485----T:  6326090 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6326089----T:  6328694 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326090----T:  6328695 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6328694----T:  6331299 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6328695----T:  6331300 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6331299----T:  6333904 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6331300----T:  6333905 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6333904----T:  6336509 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333905----T:  6336510 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6336509----T:  6339114 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336510----T:  6339115 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6339114----T:  6341719 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339115----T:  6341720 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6341719----T:  6344324 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6341720----T:  6344325 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6344324----T:  6346929 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6344325----T:  6346930 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6346929----T:  6349534 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6346930----T:  6349535 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6349534----T:  6352139 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349535----T:  6352140 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6352139----T:  6354744 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352140----T:  6354745 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6354744----T:  6357349 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6354745----T:  6357350 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6357349----T:  6359954 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6357350----T:  6359955 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6359954----T:  6362559 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359955----T:  6362560 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6362559----T:  6365164 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362560----T:  6365165 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365164----T:  6367769 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365165----T:  6367770 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6367769----T:  6370374 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367770----T:  6370375 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6370374----T:  6372979 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370375----T:  6372980 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6372979----T:  6375584 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372980----T:  6375585 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6375584----T:  6378189 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375585----T:  6378190 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6378189----T:  6380794 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378190----T:  6380795 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6380794----T:  6383399 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6380795----T:  6383400 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6383399----T:  6386004 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6383400----T:  6386005 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6386004----T:  6388609 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386005----T:  6388610 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6388609----T:  6391214 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388610----T:  6391215 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6391214----T:  6393819 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391215----T:  6393820 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6393819----T:  6396424 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393820----T:  6396425 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6396424----T:  6399029 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6396425----T:  6399030 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6399029----T:  6401634 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399030----T:  6401635 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6401634----T:  6404239 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6401635----T:  6404240 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6404239----T:  6406844 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404240----T:  6406845 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6406844----T:  6409449 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406845----T:  6409450 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6409449----T:  6412054 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6409450----T:  6412055 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6412054----T:  6414659 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412055----T:  6414660 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6414659----T:  6417264 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414661----T:  6417266 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645010----T:  6682679 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.434841)
F:  6645615----T:  6648220 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645615----T:  6648220 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648220----T:  6650825 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648220----T:  6650825 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650825----T:  6653430 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650825----T:  6653430 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6653430----T:  6656035 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653430----T:  6656035 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656035----T:  6658640 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656035----T:  6658640 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658640----T:  6661245 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658640----T:  6661245 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661245----T:  6663850 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661245----T:  6663850 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663850----T:  6666455 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663850----T:  6666455 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666455----T:  6669060 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666455----T:  6669060 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669060----T:  6671665 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669060----T:  6671665 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671665----T:  6674270 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671665----T:  6674270 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674270----T:  6676875 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674270----T:  6676875 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6676875----T:  6679480 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676875----T:  6679480 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679480----T:  6682085 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679481----T:  6682086 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682679----T:  6685214 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6685215----T:  6687750 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6909901----T:  7190260 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(189.303848)
F:  6910505----T:  6913110 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6910505----T:  6913110 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6913110----T:  6915715 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6913110----T:  6915715 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6915715----T:  6918320 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6915715----T:  6918320 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6918320----T:  6920925 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6918320----T:  6920925 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6920925----T:  6923530 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6920925----T:  6923530 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6923530----T:  6926135 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6923530----T:  6926135 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6926135----T:  6928740 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6926135----T:  6928740 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6928740----T:  6931345 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6928740----T:  6931345 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6931345----T:  6933950 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6931345----T:  6933950 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6933950----T:  6936555 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933950----T:  6936555 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6936555----T:  6939160 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6936555----T:  6939160 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6939160----T:  6941765 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6939160----T:  6941765 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6941765----T:  6944370 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6941765----T:  6944370 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6944370----T:  6946975 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6944370----T:  6946975 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6946975----T:  6949580 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946975----T:  6949580 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6949580----T:  6952185 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6949580----T:  6952185 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6952185----T:  6954790 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6952185----T:  6954790 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6954790----T:  6957395 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6954790----T:  6957395 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6957395----T:  6960000 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6957395----T:  6960000 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6960000----T:  6962605 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6960000----T:  6962605 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6962605----T:  6965210 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6962605----T:  6965210 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6965210----T:  6967815 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6965210----T:  6967815 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6967815----T:  6970420 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6967815----T:  6970420 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6970420----T:  6973025 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6970420----T:  6973025 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6973025----T:  6975630 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6973025----T:  6975630 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6975630----T:  6978235 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6975630----T:  6978235 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6978235----T:  6980840 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978235----T:  6980840 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6980840----T:  6983445 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6980840----T:  6983445 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6983445----T:  6986050 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6983445----T:  6986050 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6986050----T:  6988655 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6986050----T:  6988655 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6988655----T:  6991260 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6988655----T:  6991260 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6991260----T:  6993865 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991260----T:  6993865 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6993865----T:  6996470 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993865----T:  6996470 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6996470----T:  6999075 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6996470----T:  6999075 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6999075----T:  7001680 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6999075----T:  7001680 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7001680----T:  7004285 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001680----T:  7004285 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7004285----T:  7006890 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004285----T:  7006890 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7006890----T:  7009495 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006890----T:  7009495 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7009495----T:  7012100 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7009495----T:  7012100 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7012100----T:  7014705 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012100----T:  7014705 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7014705----T:  7017310 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014705----T:  7017310 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7017310----T:  7019915 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017310----T:  7019915 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7019915----T:  7022520 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019915----T:  7022520 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7022520----T:  7025125 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022520----T:  7025125 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7025125----T:  7027730 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025125----T:  7027730 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7027730----T:  7030335 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027730----T:  7030335 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7030335----T:  7032940 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030335----T:  7032940 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7032940----T:  7035545 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032940----T:  7035545 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7035545----T:  7038150 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035545----T:  7038150 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7038150----T:  7040755 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038150----T:  7040755 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7040755----T:  7043360 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040755----T:  7043360 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7043360----T:  7045965 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043360----T:  7045965 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7045965----T:  7048570 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045965----T:  7048570 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7048570----T:  7051175 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048570----T:  7051175 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7051175----T:  7053780 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051175----T:  7053780 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7053780----T:  7056385 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053780----T:  7056385 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7056385----T:  7058990 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056385----T:  7058990 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7058990----T:  7061595 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058990----T:  7061595 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7061595----T:  7064200 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061595----T:  7064200 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7064200----T:  7066805 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064200----T:  7066805 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7066805----T:  7069410 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066805----T:  7069410 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7069410----T:  7072015 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069410----T:  7072015 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7072015----T:  7074620 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7072015----T:  7074620 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7074620----T:  7077225 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074620----T:  7077225 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7077225----T:  7079830 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077225----T:  7079830 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7079830----T:  7082435 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079830----T:  7082435 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7082435----T:  7085040 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082435----T:  7085040 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7085040----T:  7087645 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7085040----T:  7087645 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7087645----T:  7090250 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087645----T:  7090250 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7090250----T:  7092855 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090250----T:  7092855 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7092855----T:  7095460 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092855----T:  7095460 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7095460----T:  7098065 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095460----T:  7098065 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7098065----T:  7100670 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7098065----T:  7100670 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7100670----T:  7103275 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100670----T:  7103275 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7103275----T:  7105880 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103276----T:  7105881 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7106246----T:  7108851 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7106246----T:  7108851 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7108851----T:  7111456 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108851----T:  7111456 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7111456----T:  7114061 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111456----T:  7114061 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7114061----T:  7116666 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7114061----T:  7116666 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116666----T:  7119271 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116666----T:  7119271 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7119271----T:  7121876 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7119271----T:  7121876 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121876----T:  7124481 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121876----T:  7124481 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7124481----T:  7127086 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124481----T:  7127086 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7127086----T:  7129691 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7127086----T:  7129691 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7129691----T:  7132296 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129691----T:  7132296 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7132296----T:  7134901 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7132296----T:  7134901 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7134901----T:  7137506 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134901----T:  7137506 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7137506----T:  7140111 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137506----T:  7140111 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7140111----T:  7142716 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7140111----T:  7142716 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7142716----T:  7145321 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142716----T:  7145321 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7145321----T:  7147926 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7145321----T:  7147926 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7147926----T:  7150531 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147926----T:  7150531 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7150531----T:  7153136 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7150531----T:  7153136 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7153136----T:  7155741 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7153136----T:  7155741 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7155741----T:  7158346 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155741----T:  7158346 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7158346----T:  7160951 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7158346----T:  7160951 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7160951----T:  7163556 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160951----T:  7163556 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7163556----T:  7166161 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7163556----T:  7166161 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7166161----T:  7168766 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7166161----T:  7168766 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7168766----T:  7171371 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168766----T:  7171371 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7171371----T:  7173976 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7171371----T:  7173976 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7173976----T:  7176581 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7173976----T:  7176581 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7176581----T:  7179186 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7176581----T:  7179186 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7179186----T:  7181791 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179186----T:  7181791 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7181791----T:  7184396 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7181791----T:  7184396 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7184396----T:  7187001 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7184396----T:  7187001 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7187001----T:  7189606 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187002----T:  7189607 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7412410----T:  7413594 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.799460)
F:  7413594----T:  7416129 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7416130----T:  7418665 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7640816----T:  7644714 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.632005)
F:  7641786----T:  7644391 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7641786----T:  7644391 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7866864----T:  7867825 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.648886)
F:  7867825----T:  7870360 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7870361----T:  7872966 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7870361----T:  7878601 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7881206----T:  7883811 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7881206----T:  7889446 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7892051----T:  7894656 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7892051----T:  7907746 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7910351----T:  7912956 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7910351----T:  7935903 	 St: 0 Sz: 212992 	 Sm: 0 	 T: device_sync(17.253208)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3376641(cycle), 2279.973633(us)
Tot_kernel_exec_time_and_fault_time: 70154931(cycle), 47369.972656(us)
Tot_memcpy_h2d_time: 2996461(cycle), 2023.268677(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 3021811(cycle), 2040.385498(us)
Tot_devicesync_time: 68147(cycle), 46.014179(us)
Tot_writeback_time: 3084320(cycle), 2082.592773(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3177817(cycle), 2145.723877(us)
GPGPU-Sim: *** exit detected ***
