sep=\t
Module Resource Usage Distribution Estimates
Generated at: Nov 13, 2023 13:29:07

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
example_top:example_top                                     	   7319(98)	     585(0)	   2127(64)	  6485(217)	     0(0)	   173(0)	    43(0)	
 +rst_n_piple_inst:rst_n_piple                              	       3(3)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
 +rst_n_hdmi_rx_slow_clk:rst_n_piple                        	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
 +rst_n_hdmi_tx_slow_clk:rst_n_piple                        	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
 +u_hdmi_rx:hdmi_rx                                         	     89(26)	       0(0)	     32(25)	     78(33)	     0(0)	     1(0)	     0(0)	
  +u_I2Cslave_edid:I2Cslave(I2C_ADDR=7'b1010000)            	     63(63)	       0(0)	       7(7)	     45(45)	     0(0)	     0(0)	     0(0)	
  +u_simple_dual_port_ram:simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +u_dvi_decoder:dvi_decoder                                 	     421(1)	       0(0)	     201(0)	     341(0)	     0(0)	     3(0)	     0(0)	
  +u_tmds_decoder_0:tmds_decoder(kCtlTknCount=300)          	     143(0)	       0(0)	      67(0)	     117(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     16(16)	       0(0)	       0(0)	     18(18)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_1:tmds_decoder(kCtlTknCount=300)          	     140(0)	       0(0)	      67(0)	     113(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     58(58)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	     11(11)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     10(10)	       0(0)	       0(0)	     12(12)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_2:tmds_decoder(kCtlTknCount=300)          	     137(0)	       0(0)	      67(0)	     111(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     58(58)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     10(10)	       0(0)	       0(0)	     12(12)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +VIP_RGB888_YCbCr444_inst:VIP_RGB888_YCbCr444              	     25(25)	       0(0)	     29(29)	       8(8)	     0(0)	     0(0)	     3(3)	
 +delay_rgb_8_inst:delay_rgb_8                              	     24(24)	     24(24)	       0(0)	     24(24)	     0(0)	     0(0)	     0(0)	
 +s1xxx:edge_gen                                            	       2(2)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
 +VIP_Sobel_Edge_Detector_inst:VIP_Sobel_Edge_Detector      	    223(75)	       3(3)	   156(147)	    134(61)	     0(0)	     2(0)	     0(0)	
  +u_VIP_Matrix_Generate_3X3_8Bit:VIP_Matrix_Generate_3X3_8Bit	    148(83)	       0(0)	       9(0)	     73(73)	     0(0)	     2(0)	     0(0)	
   +u_Line_Shift_RAM_8Bit:line_shift_RAM_8bit               	     65(65)	       0(0)	       9(9)	       0(0)	     0(0)	     2(0)	     0(0)	
    +u_ram_1024x8_1:blk_mem_gen_0                           	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
     +u_efx_bram:efx_bram_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_1	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
      +genblk1.sdpram_inst:efx_simple_dual_port_ram_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_2	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
       +brams:bram_wrapper_mwm_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_3	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
        +scan_row.row[0].column[0].bram:bram_primitive_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_4	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
    +u_ram_1024x8_2:blk_mem_gen_0                           	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
     +u_efx_bram:efx_bram_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_1	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
      +genblk1.sdpram_inst:efx_simple_dual_port_ram_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_2	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
       +brams:bram_wrapper_mwm_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_3	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(0)	     0(0)	
        +scan_row.row[0].column[0].bram:bram_primitive_33f62a6f14634f389d698a4458414308_renamed_due_excessive_length_4	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +i82:advanced_edge_interpolation                           	 1389(1183)	       4(4)	   535(527)	   744(430)	     0(0)	    78(0)	   28(28)	
  +bram_asymmetric_r2_w1_port_even_edge:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12,C_DATA_WIDTH=1)	       0(0)	       0(0)	       0(0)	       1(1)	     0(0)	     3(3)	     0(0)	
  +bram_asymmetric_r2_w1_port_odd_edge:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12,C_DATA_WIDTH=1)	       0(0)	       0(0)	       0(0)	       1(1)	     0(0)	     3(3)	     0(0)	
  +bram_asymmetric_r2_w1_port_even_red:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       8(8)	     0(0)	   12(12)	     0(0)	
  +bram_asymmetric_r2_w1_port_odd_red:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       5(5)	     0(0)	   12(12)	     0(0)	
  +bram_asymmetric_r2_w1_port_even_green:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       4(4)	     0(0)	   12(12)	     0(0)	
  +bram_asymmetric_r2_w1_port_odd_green:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       8(8)	     0(0)	   12(12)	     0(0)	
  +bram_asymmetric_r2_w1_port_even_blue:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       8(8)	     0(0)	   12(12)	     0(0)	
  +bram_asymmetric_r2_w1_port_odd_blue:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)	       0(0)	       0(0)	       0(0)	       8(8)	     0(0)	   12(12)	     0(0)	
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                    	   206(206)	       0(0)	       8(8)	   271(271)	     0(0)	     0(0)	     0(0)	
 +my_rgb_to_yuv422_inst1:my_rgb_to_yuv422                   	     174(0)	       3(0)	     134(0)	      46(0)	     0(0)	     0(0)	     7(0)	
  +inst1:rgb_to_ycbcr                                       	   114(114)	       1(1)	   116(116)	     37(37)	     0(0)	     0(0)	     7(7)	
  +inst2:yuv444_yuv422                                      	     60(60)	       2(2)	     18(18)	       9(9)	     0(0)	     0(0)	     0(0)	
 +i83:my_yuv422_to_rgb                                      	     160(0)	       2(0)	     132(0)	     108(0)	     0(0)	     0(0)	     5(0)	
  +inst1:yuv422_2_ycbcr444                                  	     74(74)	       2(2)	       0(0)	     50(50)	     0(0)	     0(0)	     0(0)	
  +inst2:ycbcr_to_rgb                                       	     86(86)	       0(0)	   132(132)	     58(58)	     0(0)	     0(0)	     5(5)	
 +uart_txinst1:uart_tx_module(UART_BPS=32'b010010110000000,CLK_FREQ=32'b0100110001001011010000000)	     27(27)	       0(0)	     19(19)	     39(39)	     0(0)	     0(0)	     0(0)	
 +dvi_encoder_m0:dvi_encoder                                	     131(0)	       2(0)	     150(0)	     177(0)	     0(0)	     0(0)	     0(0)	
  +encb:encode                                              	     43(43)	       2(2)	     50(50)	     59(59)	     0(0)	     0(0)	     0(0)	
  +encr:encode                                              	     43(43)	       0(0)	     50(50)	     59(59)	     0(0)	     0(0)	     0(0)	
  +encg:encode                                              	     45(45)	       0(0)	     50(50)	     59(59)	     0(0)	     0(0)	     0(0)	
 +u_frame_buffer_ch0:frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128,MAX_VID_WIDTH=1024,MAX_VID_HIGHT=768)	    1612(0)	       1(0)	     215(0)	    1440(0)	     0(0)	    34(0)	     0(0)	
  +u_i_clk_rst_pip:rst_n_piple                              	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
  +u_axi_rst_pip:rst_n_piple                                	       3(3)	       0(0)	       0(0)	     42(42)	     0(0)	     0(0)	     0(0)	
  +u_ddr_rx_buffer:ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010)	   783(190)	       1(0)	    108(75)	   466(202)	     0(0)	    26(0)	     0(0)	
   +u_vid_rx_align:vid_rx_align(AXI_DDR_WIDTH=128)          	   420(290)	       1(1)	       0(0)	     86(14)	     0(0)	     0(0)	     0(0)	
    +u_frame_info_det:frame_info_det                        	   130(130)	       0(0)	       0(0)	     72(72)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)       	    123(72)	       0(0)	     25(25)	    117(59)	     0(0)	   26(26)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     25(13)	       0(0)	       0(0)	      23(0)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     23(23)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     26(14)	       0(0)	       0(0)	     35(11)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     24(24)	     0(0)	     0(0)	     0(0)	
   +u_ddr_wr_ctrl:DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)	     50(50)	       0(0)	       8(8)	     61(61)	     0(0)	     0(0)	     0(0)	
  +u_ddr_tx_buffer:ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128)	   805(351)	       0(0)	    107(52)	   922(510)	     0(0)	     8(0)	     0(0)	
   +u_ddr_rd_ctrl:DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)	   183(183)	       0(0)	     17(17)	     61(61)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128)                       	    103(61)	       0(0)	     19(19)	     92(49)	     0(0)	     7(7)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      25(8)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     17(17)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      18(0)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
   +u_data_tx:data_tx(FIFO_ALMOST_FULL=450)                 	    168(69)	       0(0)	      19(0)	   259(174)	     0(0)	     1(0)	     0(0)	
    +u_rd_fifo:DC_FIFO(DATA_WIDTH=16)                       	     99(57)	       0(0)	     19(19)	     85(43)	     0(0)	     1(1)	     0(0)	
     +U1_WrAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      25(8)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     17(17)	     0(0)	     0(0)	     0(0)	
     +U2_RdAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      17(0)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     17(17)	     0(0)	     0(0)	     0(0)	
  +u_bank_sw:bank_switch(FB_NUM=3,MAX_VID_WIDTH=1024,MAX_VID_HIGHT=768,AXI_DATA_WIDTH=128)	     18(18)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
 +inst_ddr3_axi:efx_ddr3_axi                                	  2098(321)	     492(0)	   358(129)	  2106(240)	     0(0)	    27(0)	     0(0)	
  +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       8(8)	       9(9)	     22(22)	     0(0)	     0(0)	     0(0)	
  +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)           	       0(0)	   116(116)	       0(0)	     58(58)	     0(0)	     0(0)	     0(0)	
  +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)	       8(8)	   124(124)	       9(9)	     80(80)	     0(0)	     0(0)	     0(0)	
  +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     11(11)	     0(0)	     0(0)	     0(0)	
  +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	       9(9)	     17(17)	     0(0)	     0(0)	     0(0)	
  +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     14(14)	     0(0)	     0(0)	     0(0)	
  +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       0(0)	     32(32)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
  +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       0(0)	     32(32)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
  +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	     32(32)	       9(9)	     46(46)	     0(0)	     0(0)	     0(0)	
  +inst_efx_ddr3:efx_ddr3_soft_controller                   	    1729(0)	     148(0)	     169(0)	    1586(0)	     0(0)	    27(0)	     0(0)	
   +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8	  1729(147)	     148(0)	    169(25)	  1586(460)	     0(0)	    27(0)	     0(0)	
    +top_mc:controller_top_6407b0f71fba4e5b90898b565f250ce8 	   1570(27)	     146(0)	     144(0)	   1114(26)	     0(0)	    27(0)	     0(0)	
     +rst_ctrl0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	      16(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +rst_ctrl1:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	       4(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +fifo_ar:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     57(26)	       0(0)	       8(8)	     65(47)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     17(17)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
     +fifo_aw:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     59(26)	       0(0)	       8(8)	     58(43)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     19(19)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       5(5)	     0(0)	     0(0)	     0(0)	
     +fifo_wr:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=144)	     59(26)	       0(0)	       8(8)	     52(39)	     0(0)	     8(8)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     19(19)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
     +fifo_rdpush:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=1)	     60(26)	       0(0)	       8(8)	     44(32)	     0(0)	     0(0)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     20(20)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
     +fifo_rd:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=128)	     58(26)	       0(0)	     16(16)	    110(89)	     0(0)	     7(7)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     15(15)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     17(17)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
     +fifo_ack:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=2)	     54(26)	       0(0)	       0(0)	     44(36)	     0(0)	     1(1)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       5(5)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +ac_fifo:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=52)	     54(26)	       0(0)	       0(0)	     42(37)	     0(0)	     3(3)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +controller_main:ddr_3_controller_6407b0f71fba4e5b90898b565f250ce8	 1122(1122)	   146(146)	     96(96)	   673(664)	     0(0)	     4(0)	     0(0)	
      +map_ram:user_dual_port_ram_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")	       0(0)	       0(0)	       0(0)	       9(9)	     0(0)	     4(4)	     0(0)	
    +rst_top0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)	       2(0)	       2(0)	       0(0)	       1(0)	     0(0)	     0(0)	     0(0)	
     +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
    +phase_u0:phase_shift_6407b0f71fba4e5b90898b565f250ce8  	     10(10)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
 +U2_Axi4FullDeplex_0:Axi4FullDeplex(AXI_DATA_WIDTH=128)    	       0(0)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
 +edb_top_inst:edb_top                                      	   837(837)	     54(54)	   102(102)	 1018(1018)	     0(0)	   28(28)	     0(0)	
