#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 28 01:22:34 2022
# Process ID: 20148
# Current directory: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50644 C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.xpr
# Log file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/vivado.log
# Journal file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 689.672 ; gain = 103.816
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_0
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_1
Adding component instance block -- xilinx.com:user:AXI_FIFO:1.0 - AXI_FIFO_0
Successfully read diagram <design_1> from BD file <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 761.125 ; gain = 5.867
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near '"' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:59]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 28 01:35:03 2022. For additional details about this file, please refer to the WebTalk help file at D:/Uczelnia/Vivado/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 85.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 28 01:35:03 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 797.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 100000ns
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 814.031 ; gain = 16.219
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/inst}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 823.746 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr 00000000
Writing 5656 to FIFO. Element nr 00000001
Writing 5757 to FIFO. Element nr 00000002
Writing 5858 to FIFO. Element nr 00000003
Writing 5959 to FIFO. Element nr 00000004
Writing 5a5a to FIFO. Element nr 00000005
Writing 5b5b to FIFO. Element nr 00000006
Writing 5c5c to FIFO. Element nr 00000007
Writing 5d5d to FIFO. Element nr 00000008
Writing 5e5e to FIFO. Element nr 00000009
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 823.746 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near 'for' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:70]
ERROR: [VRFC 10-2790] SystemVerilog keyword for used in incorrect context [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:70]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:73]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near 'for' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:70]
ERROR: [VRFC 10-2790] SystemVerilog keyword for used in incorrect context [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:70]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'get_data' is not declared under prefix 'driver' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 837.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 837.883 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr 00000000
Writing 5656 to FIFO. Element nr 00000001
Writing 5757 to FIFO. Element nr 00000002
Writing 5858 to FIFO. Element nr 00000003
Writing 5959 to FIFO. Element nr 00000004
Writing 5a5a to FIFO. Element nr 00000005
Writing 5b5b to FIFO. Element nr 00000006
Writing 5c5c to FIFO. Element nr 00000007
Writing 5d5d to FIFO. Element nr 00000008
Writing 5e5e to FIFO. Element nr 00000009
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 837.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
ERROR: [XSIM 43-3178] "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 73. Memory stestRData is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:73]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near 'stestRData' [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:73]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr 00000000
Writing 5656 to FIFO. Element nr 00000001
Writing 5757 to FIFO. Element nr 00000002
Writing 5858 to FIFO. Element nr 00000003
Writing 5959 to FIFO. Element nr 00000004
Writing 5a5a to FIFO. Element nr 00000005
Writing 5b5b to FIFO. Element nr 00000006
Writing 5c5c to FIFO. Element nr 00000007
Writing 5d5d to FIFO. Element nr 00000008
Writing 5e5e to FIFO. Element nr 00000009
Writing 00005555 to FIFO. Element nr 00000000
Writing 00005656 to FIFO. Element nr 00000001
Writing 00005757 to FIFO. Element nr 00000002
Writing 00005858 to FIFO. Element nr 00000003
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 837.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr 00000000
Writing 5656 to FIFO. Element nr 00000001
Writing 5757 to FIFO. Element nr 00000002
Writing 5858 to FIFO. Element nr 00000003
Writing 5959 to FIFO. Element nr 00000004
Writing 5a5a to FIFO. Element nr 00000005
Writing 5b5b to FIFO. Element nr 00000006
Writing 5c5c to FIFO. Element nr 00000007
Writing 5d5d to FIFO. Element nr 00000008
Writing 5e5e to FIFO. Element nr 00000009
Reading 00005555 from FIFO. Element nr 00000000
Reading 00005656 from FIFO. Element nr 00000001
Reading 00005757 from FIFO. Element nr 00000002
Reading 00005858 from FIFO. Element nr 00000003
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 837.883 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000000ns} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00005555 from FIFO. Element nr           0
Reading 00005656 from FIFO. Element nr           1
Reading 00005757 from FIFO. Element nr           2
Reading 00005858 from FIFO. Element nr           3
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 857.418 ; gain = 0.000
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00005555 from FIFO. Element nr           0
Reading 00005656 from FIFO. Element nr           1
Reading 00005757 from FIFO. Element nr           2
Reading 00005858 from FIFO. Element nr           3
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 883.086 ; gain = 25.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {} -objects [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 993.488 ; gain = 9.242
set_property -name {xsim.simulate.runtime} -value {100000000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.no_quit} -value {true} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100000000ns
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00005555 from FIFO. Element nr           0
Reading 00005656 from FIFO. Element nr           1
Reading 00005757 from FIFO. Element nr           2
Reading 00005858 from FIFO. Element nr           3
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.168 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1041.168 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1041.168 ; gain = 0.000
set_property -name {xsim.simulate.no_quit} -value {false} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100000000ns
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00005555 from FIFO. Element nr           0
Reading 00005656 from FIFO. Element nr           1
Reading 00005757 from FIFO. Element nr           2
Reading 00005858 from FIFO. Element nr           3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.555 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.555 ; gain = 3.090
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1054.555 ; gain = 3.090
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00005555 from FIFO. Element nr           0
Reading 00005656 from FIFO. Element nr           1
Reading 00005757 from FIFO. Element nr           2
Reading 00005858 from FIFO. Element nr           3
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.910 ; gain = 3.023
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.910 ; gain = 3.059
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1061.910 ; gain = 3.133
-verbose
invalid command name "-verbose"
-v
invalid command name "-v"
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 5555 from FIFO. Element nr           0
Reading 5656 from FIFO. Element nr           1
Reading 5757 from FIFO. Element nr           2
Reading 5858 from FIFO. Element nr           3
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.910 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.910 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1061.910 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 5555 from FIFO. Element nr           0
Reading 5656 from FIFO. Element nr           1
Reading 5757 from FIFO. Element nr           2
Reading 5858 from FIFO. Element nr           3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.910 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 00000000 from FIFO. Element nr           0
Reading 00000001 from FIFO. Element nr           1
Reading 00000002 from FIFO. Element nr           2
Reading 00000003 from FIFO. Element nr           3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.910 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 5555 from FIFO. Element nr           0
Reading 5656 from FIFO. Element nr           1
Reading 5757 from FIFO. Element nr           2
Reading 5858 from FIFO. Element nr           3
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.910 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb/design_1_wrapper/design_1_i/AXI_FIFO_0}} 
WARNING: [Wavedata 42-572] Protocol instance "/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/iAXI" is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-572] Protocol instance "/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/iAXI" is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-572] Protocol instance "/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/iAXI" is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-572] Protocol instance "/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/iAXI" is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
Writing 5555 to FIFO. Element nr           0
Writing 5656 to FIFO. Element nr           1
Writing 5757 to FIFO. Element nr           2
Writing 5858 to FIFO. Element nr           3
Writing 5959 to FIFO. Element nr           4
Writing 5a5a to FIFO. Element nr           5
Writing 5b5b to FIFO. Element nr           6
Writing 5c5c to FIFO. Element nr           7
Writing 5d5d to FIFO. Element nr           8
Writing 5e5e to FIFO. Element nr           9
Reading 5555 from FIFO. Element nr           0
Reading 5656 from FIFO. Element nr           1
Reading 5757 from FIFO. Element nr           2
Reading 5858 from FIFO. Element nr           3
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.910 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.910 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 28 02:26:34 2022...
