// Seed: 1788931427
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2
);
  wire [1 : -1] id_4;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output wand id_2,
    input tri id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri1 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output uwire id_15,
    input supply0 id_16
    , id_18
);
  assign id_9 = id_13 || 1'b0 || id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
